Timing Analyzer report for TripleBuffer_top
Fri Oct 12 19:04:53 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk_in_raw'
 14. Slow 1200mV 85C Model Setup: 'pclk'
 15. Slow 1200mV 85C Model Setup: 'mhz25'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'mhz25'
 18. Slow 1200mV 85C Model Hold: 'clk_in_raw'
 19. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Hold: 'pclk'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'clk_in_raw'
 31. Slow 1200mV 0C Model Setup: 'pclk'
 32. Slow 1200mV 0C Model Setup: 'mhz25'
 33. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 34. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'clk_in_raw'
 36. Slow 1200mV 0C Model Hold: 'mhz25'
 37. Slow 1200mV 0C Model Hold: 'pclk'
 38. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'clk_in_raw'
 47. Fast 1200mV 0C Model Setup: 'pclk'
 48. Fast 1200mV 0C Model Setup: 'mhz25'
 49. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 50. Fast 1200mV 0C Model Hold: 'mhz25'
 51. Fast 1200mV 0C Model Hold: 'clk_in_raw'
 52. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 53. Fast 1200mV 0C Model Hold: 'pclk'
 54. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Unconstrained Input Ports
 72. Unconstrained Output Ports
 73. Unconstrained Input Ports
 74. Unconstrained Output Ports
 75. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; TripleBuffer_top                                    ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  10.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------+
; SDC File List                                            ;
+----------------------+--------+--------------------------+
; SDC File Path        ; Status ; Read at                  ;
+----------------------+--------+--------------------------+
; TripleBuffer_top.sdc ; OK     ; Fri Oct 12 19:04:47 2018 ;
+----------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; cam_vsync           ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { camera_vsync }        ;
; clk_in_raw          ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_in_raw }          ;
; mhz25               ; Base ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { MHz_25:m25|clk_out }  ;
; pclk                ; Base ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { camera_pclk }         ;
; vga_clk             ; Base ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { VGA_clkout }          ;
; vga_vsync           ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { VGA:vga|Vsync }       ;
; xclk                ; Base ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { camera_xclk }         ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                     ;
+------------+-----------------+---------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note                                              ;
+------------+-----------------+---------------------+---------------------------------------------------+
; 79.1 MHz   ; 79.1 MHz        ; altera_reserved_tck ;                                                   ;
; 112.06 MHz ; 74.38 MHz       ; mhz25               ; limit due to minimum port rate restriction (tmin) ;
; 116.55 MHz ; 116.55 MHz      ; pclk                ;                                                   ;
; 136.28 MHz ; 136.28 MHz      ; clk_in_raw          ;                                                   ;
+------------+-----------------+---------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_in_raw          ; 3.944  ; 0.000         ;
; pclk                ; 5.917  ; 0.000         ;
; mhz25               ; 7.230  ; 0.000         ;
; altera_reserved_tck ; 43.679 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; mhz25               ; 0.364 ; 0.000         ;
; clk_in_raw          ; 0.401 ; 0.000         ;
; altera_reserved_tck ; 0.402 ; 0.000         ;
; pclk                ; 0.440 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 93.296 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.699 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; clk_in_raw          ; 9.720  ; 0.000              ;
; pclk                ; 19.553 ; 0.000              ;
; mhz25               ; 19.641 ; 0.000              ;
; vga_clk             ; 26.555 ; 0.000              ;
; xclk                ; 26.555 ; 0.000              ;
; altera_reserved_tck ; 49.574 ; 0.000              ;
; cam_vsync           ; 96.000 ; 0.000              ;
+---------------------+--------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_in_raw'                                                                                                                   ;
+--------+-------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.944  ; camera_vsync                  ; tri_control:tc|cap_state.state_first_wait    ; cam_vsync    ; clk_in_raw  ; 10.000       ; 2.982      ; 9.036      ;
; 3.944  ; camera_vsync                  ; tri_control:tc|cap_state.state_switch        ; cam_vsync    ; clk_in_raw  ; 10.000       ; 2.982      ; 9.036      ;
; 5.113  ; camera_vsync                  ; tri_control:tc|sram_select[2]                ; cam_vsync    ; clk_in_raw  ; 10.000       ; 2.955      ; 7.840      ;
; 5.113  ; camera_vsync                  ; tri_control:tc|sram_select[1]                ; cam_vsync    ; clk_in_raw  ; 10.000       ; 2.955      ; 7.840      ;
; 5.113  ; camera_vsync                  ; tri_control:tc|sram_select[0]                ; cam_vsync    ; clk_in_raw  ; 10.000       ; 2.955      ; 7.840      ;
; 6.397  ; camera_vsync                  ; tri_control:tc|cap_state.state_second_wait   ; cam_vsync    ; clk_in_raw  ; 10.000       ; 2.982      ; 6.583      ;
; 6.871  ; VGA:vga|Vsync                 ; tri_control:tc|trans_state.state_second_wait ; vga_vsync    ; clk_in_raw  ; 10.000       ; 2.953      ; 6.312      ;
; 7.124  ; VGA:vga|Vsync                 ; tri_control:tc|trans_state.state_switch      ; vga_vsync    ; clk_in_raw  ; 10.000       ; 2.953      ; 6.059      ;
; 7.210  ; VGA:vga|Vsync                 ; tri_control:tc|trans_state.state_first_wait  ; vga_vsync    ; clk_in_raw  ; 10.000       ; 2.953      ; 5.973      ;
; 7.759  ; VGA:vga|Vsync                 ; tri_control:tc|sram_select[2]                ; vga_vsync    ; clk_in_raw  ; 10.000       ; 2.955      ; 5.426      ;
; 7.759  ; VGA:vga|Vsync                 ; tri_control:tc|sram_select[1]                ; vga_vsync    ; clk_in_raw  ; 10.000       ; 2.955      ; 5.426      ;
; 7.759  ; VGA:vga|Vsync                 ; tri_control:tc|sram_select[0]                ; vga_vsync    ; clk_in_raw  ; 10.000       ; 2.955      ; 5.426      ;
; 12.662 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_y|addr_reg[13]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.090     ; 7.246      ;
; 12.744 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_y|addr_reg[13]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.090     ; 7.164      ;
; 12.951 ; tri_control:tc|sram_select[0] ; sram_ctrl:sc_y|addr_reg[13]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.090     ; 6.957      ;
; 13.049 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_y|addr_reg[1]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.090     ; 6.859      ;
; 13.066 ; tri_control:tc|sram_select[1] ; tr_buff:tb|state                             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.098     ; 6.834      ;
; 13.085 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_y|addr_reg[14]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.090     ; 6.823      ;
; 13.107 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_y|addr_reg[12]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.090     ; 6.801      ;
; 13.131 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_y|addr_reg[1]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.090     ; 6.777      ;
; 13.140 ; tri_control:tc|sram_select[2] ; tr_buff:tb|state                             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.098     ; 6.760      ;
; 13.167 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_y|addr_reg[14]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.090     ; 6.741      ;
; 13.189 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_y|addr_reg[12]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.090     ; 6.719      ;
; 13.289 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_y|addr_reg[7]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.090     ; 6.619      ;
; 13.338 ; tri_control:tc|sram_select[0] ; sram_ctrl:sc_y|addr_reg[1]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.090     ; 6.570      ;
; 13.348 ; tri_control:tc|sram_select[0] ; tr_buff:tb|state                             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.098     ; 6.552      ;
; 13.356 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_z|addr_reg[2]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.088     ; 6.554      ;
; 13.371 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_y|addr_reg[7]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.090     ; 6.537      ;
; 13.374 ; tri_control:tc|sram_select[0] ; sram_ctrl:sc_y|addr_reg[14]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.090     ; 6.534      ;
; 13.387 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|data_write_reg[0]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.092     ; 6.519      ;
; 13.387 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|data_write_reg[1]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.092     ; 6.519      ;
; 13.387 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|data_write_reg[2]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.092     ; 6.519      ;
; 13.387 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|data_write_reg[8]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.092     ; 6.519      ;
; 13.396 ; tri_control:tc|sram_select[0] ; sram_ctrl:sc_y|addr_reg[12]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.090     ; 6.512      ;
; 13.425 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|addr_reg[8]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.091     ; 6.482      ;
; 13.463 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_y|addr_reg[10]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.090     ; 6.445      ;
; 13.517 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|addr_reg[9]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.102     ; 6.379      ;
; 13.530 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|addr_reg[8]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.091     ; 6.377      ;
; 13.545 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_y|addr_reg[10]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.090     ; 6.363      ;
; 13.578 ; tri_control:tc|sram_select[0] ; sram_ctrl:sc_y|addr_reg[7]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.090     ; 6.330      ;
; 13.615 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_z|addr_reg[2]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.088     ; 6.295      ;
; 13.617 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|data_write_reg[0]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.092     ; 6.289      ;
; 13.617 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|data_write_reg[1]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.092     ; 6.289      ;
; 13.617 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|data_write_reg[2]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.092     ; 6.289      ;
; 13.617 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|data_write_reg[8]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.092     ; 6.289      ;
; 13.622 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|addr_reg[9]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.102     ; 6.274      ;
; 13.654 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|data_write_reg[6]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.097     ; 6.247      ;
; 13.752 ; tri_control:tc|sram_select[0] ; sram_ctrl:sc_y|addr_reg[10]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.090     ; 6.156      ;
; 13.755 ; Address_Generator:ag|val[2]   ; tr_buff:tb|addr_in_old[5]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.152     ; 4.991      ;
; 13.755 ; Address_Generator:ag|val[2]   ; tr_buff:tb|addr_in_old[6]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.152     ; 4.991      ;
; 13.755 ; Address_Generator:ag|val[2]   ; tr_buff:tb|addr_in_old[2]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.152     ; 4.991      ;
; 13.766 ; tri_control:tc|sram_select[0] ; sram_ctrl:sc_x|addr_reg[8]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.091     ; 6.141      ;
; 13.813 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_z|addr_reg[1]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.099     ; 6.086      ;
; 13.818 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|addr_reg[13]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.102     ; 6.078      ;
; 13.825 ; Address_Generator:ag|val[0]   ; tr_buff:tb|addr_in_old[5]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.152     ; 4.921      ;
; 13.825 ; Address_Generator:ag|val[0]   ; tr_buff:tb|addr_in_old[6]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.152     ; 4.921      ;
; 13.825 ; Address_Generator:ag|val[0]   ; tr_buff:tb|addr_in_old[2]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.152     ; 4.921      ;
; 13.831 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|data_write_reg[3]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.098     ; 6.069      ;
; 13.831 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|data_write_reg[4]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.098     ; 6.069      ;
; 13.831 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|data_write_reg[5]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.098     ; 6.069      ;
; 13.831 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|data_write_reg[7]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.098     ; 6.069      ;
; 13.831 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|data_write_reg[9]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.098     ; 6.069      ;
; 13.831 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|data_write_reg[10]            ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.098     ; 6.069      ;
; 13.831 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|data_write_reg[11]            ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.098     ; 6.069      ;
; 13.840 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_y|oe_reg                        ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.091     ; 6.067      ;
; 13.842 ; Address_Generator:ag|val[2]   ; tr_buff:tb|addr_in_old[11]                   ; mhz25        ; clk_in_raw  ; 20.000       ; -1.155     ; 4.901      ;
; 13.842 ; Address_Generator:ag|val[2]   ; tr_buff:tb|addr_in_old[10]                   ; mhz25        ; clk_in_raw  ; 20.000       ; -1.155     ; 4.901      ;
; 13.850 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|addr_reg[12]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.102     ; 6.046      ;
; 13.852 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_z|addr_reg[0]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.101     ; 6.045      ;
; 13.853 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_y|addr_reg[5]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.102     ; 6.043      ;
; 13.857 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_y|addr_reg[3]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.102     ; 6.039      ;
; 13.858 ; tri_control:tc|sram_select[0] ; sram_ctrl:sc_x|addr_reg[9]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.102     ; 6.038      ;
; 13.873 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|addr_reg[6]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.102     ; 6.023      ;
; 13.888 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|data_write_reg[6]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.097     ; 6.013      ;
; 13.888 ; Address_Generator:ag|val[3]   ; tr_buff:tb|addr_in_old[5]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.152     ; 4.858      ;
; 13.888 ; Address_Generator:ag|val[3]   ; tr_buff:tb|addr_in_old[6]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.152     ; 4.858      ;
; 13.888 ; Address_Generator:ag|val[3]   ; tr_buff:tb|addr_in_old[2]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.152     ; 4.858      ;
; 13.897 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|addr_reg[5]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.102     ; 5.999      ;
; 13.897 ; Address_Generator:ag|val[7]   ; tr_buff:tb|addr_in_old[5]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.152     ; 4.849      ;
; 13.897 ; Address_Generator:ag|val[7]   ; tr_buff:tb|addr_in_old[6]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.152     ; 4.849      ;
; 13.897 ; Address_Generator:ag|val[7]   ; tr_buff:tb|addr_in_old[2]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.152     ; 4.849      ;
; 13.905 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|addr_reg[2]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.102     ; 5.991      ;
; 13.906 ; Address_Generator:ag|val[8]   ; tr_buff:tb|addr_in_old[5]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.150     ; 4.842      ;
; 13.906 ; Address_Generator:ag|val[8]   ; tr_buff:tb|addr_in_old[6]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.150     ; 4.842      ;
; 13.906 ; Address_Generator:ag|val[8]   ; tr_buff:tb|addr_in_old[2]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.150     ; 4.842      ;
; 13.909 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|addr_reg[11]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.102     ; 5.987      ;
; 13.909 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_y|oe_reg                        ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.091     ; 5.998      ;
; 13.909 ; Address_Generator:ag|val[12]  ; tr_buff:tb|addr_in_old[5]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.150     ; 4.839      ;
; 13.909 ; Address_Generator:ag|val[12]  ; tr_buff:tb|addr_in_old[6]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.150     ; 4.839      ;
; 13.909 ; Address_Generator:ag|val[12]  ; tr_buff:tb|addr_in_old[2]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.150     ; 4.839      ;
; 13.910 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|addr_reg[3]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.102     ; 5.986      ;
; 13.912 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|addr_reg[13]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.102     ; 5.984      ;
; 13.912 ; Address_Generator:ag|val[0]   ; tr_buff:tb|addr_in_old[11]                   ; mhz25        ; clk_in_raw  ; 20.000       ; -1.155     ; 4.831      ;
; 13.912 ; Address_Generator:ag|val[0]   ; tr_buff:tb|addr_in_old[10]                   ; mhz25        ; clk_in_raw  ; 20.000       ; -1.155     ; 4.831      ;
; 13.935 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_y|addr_reg[5]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.102     ; 5.961      ;
; 13.936 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|addr_reg[12]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.102     ; 5.960      ;
; 13.939 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_y|addr_reg[3]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.102     ; 5.957      ;
; 13.964 ; Address_Generator:ag|val[5]   ; tr_buff:tb|addr_in_old[5]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.152     ; 4.782      ;
; 13.964 ; Address_Generator:ag|val[5]   ; tr_buff:tb|addr_in_old[6]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.152     ; 4.782      ;
; 13.964 ; Address_Generator:ag|val[5]   ; tr_buff:tb|addr_in_old[2]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.152     ; 4.782      ;
+--------+-------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pclk'                                                                                                                            ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.917  ; camera_vsync                           ; ov7670_capture:pixel_buf|latched_vsync ; cam_vsync    ; pclk        ; 10.000       ; 3.100      ; 7.181      ;
; 15.710 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 20.000       ; -0.519     ; 3.789      ;
; 15.710 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[15]   ; pclk         ; pclk        ; 20.000       ; -0.519     ; 3.789      ;
; 15.710 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[14]   ; pclk         ; pclk        ; 20.000       ; -0.519     ; 3.789      ;
; 15.710 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[13]   ; pclk         ; pclk        ; 20.000       ; -0.519     ; 3.789      ;
; 15.710 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[12]   ; pclk         ; pclk        ; 20.000       ; -0.519     ; 3.789      ;
; 15.710 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[11]   ; pclk         ; pclk        ; 20.000       ; -0.519     ; 3.789      ;
; 15.710 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[10]   ; pclk         ; pclk        ; 20.000       ; -0.519     ; 3.789      ;
; 15.710 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[9]    ; pclk         ; pclk        ; 20.000       ; -0.519     ; 3.789      ;
; 15.710 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[8]    ; pclk         ; pclk        ; 20.000       ; -0.519     ; 3.789      ;
; 16.268 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[7]    ; pclk         ; pclk        ; 20.000       ; -0.266     ; 3.484      ;
; 16.268 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[6]    ; pclk         ; pclk        ; 20.000       ; -0.266     ; 3.484      ;
; 16.268 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[5]    ; pclk         ; pclk        ; 20.000       ; -0.266     ; 3.484      ;
; 16.268 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[4]    ; pclk         ; pclk        ; 20.000       ; -0.266     ; 3.484      ;
; 16.268 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[3]    ; pclk         ; pclk        ; 20.000       ; -0.266     ; 3.484      ;
; 16.268 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[2]    ; pclk         ; pclk        ; 20.000       ; -0.266     ; 3.484      ;
; 16.268 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[1]    ; pclk         ; pclk        ; 20.000       ; -0.266     ; 3.484      ;
; 16.268 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[0]    ; pclk         ; pclk        ; 20.000       ; -0.266     ; 3.484      ;
; 16.594 ; camera_vsync                           ; ov7670_capture:pixel_buf|latched_vsync ; cam_vsync    ; pclk        ; 20.000       ; 3.100      ; 6.504      ;
; 17.609 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|href_last[0]  ; pclk         ; pclk        ; 20.000       ; 0.588      ; 2.997      ;
; 17.610 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|line[0]       ; pclk         ; pclk        ; 20.000       ; 0.588      ; 2.996      ;
; 17.679 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|line[1]       ; pclk         ; pclk        ; 20.000       ; 0.588      ; 2.927      ;
; 17.929 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|href_hold     ; pclk         ; pclk        ; 20.000       ; 0.588      ; 2.677      ;
; 18.080 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|line[0]       ; pclk         ; pclk        ; 20.000       ; -0.298     ; 1.640      ;
; 18.080 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|line[1]       ; pclk         ; pclk        ; 20.000       ; -0.298     ; 1.640      ;
; 18.080 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|we_reg        ; pclk         ; pclk        ; 20.000       ; -0.298     ; 1.640      ;
; 18.085 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|href_last[1]  ; pclk         ; pclk        ; 20.000       ; -0.298     ; 1.635      ;
; 18.416 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|href_last[2]  ; pclk         ; pclk        ; 20.000       ; -0.298     ; 1.304      ;
; 18.417 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|href_last[0]  ; pclk         ; pclk        ; 20.000       ; -0.298     ; 1.303      ;
; 19.296 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[1]    ; pclk         ; pclk        ; 20.000       ; 0.697      ; 1.419      ;
; 19.296 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[6]    ; pclk         ; pclk        ; 20.000       ; 0.697      ; 1.419      ;
; 19.296 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[14]   ; pclk         ; pclk        ; 20.000       ; 0.697      ; 1.419      ;
; 19.296 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[5]    ; pclk         ; pclk        ; 20.000       ; 0.697      ; 1.419      ;
; 19.296 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[13]   ; pclk         ; pclk        ; 20.000       ; 0.697      ; 1.419      ;
; 19.296 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[10]   ; pclk         ; pclk        ; 20.000       ; 0.697      ; 1.419      ;
; 19.296 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[9]    ; pclk         ; pclk        ; 20.000       ; 0.697      ; 1.419      ;
; 19.296 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[0]    ; pclk         ; pclk        ; 20.000       ; 0.697      ; 1.419      ;
; 19.296 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[8]    ; pclk         ; pclk        ; 20.000       ; 0.697      ; 1.419      ;
; 19.296 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[3]    ; pclk         ; pclk        ; 20.000       ; 0.697      ; 1.419      ;
; 19.296 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[2]    ; pclk         ; pclk        ; 20.000       ; 0.697      ; 1.419      ;
; 19.463 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[7]    ; pclk         ; pclk        ; 20.000       ; 0.703      ; 1.258      ;
; 19.463 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[4]    ; pclk         ; pclk        ; 20.000       ; 0.703      ; 1.258      ;
; 19.463 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[15]   ; pclk         ; pclk        ; 20.000       ; 0.703      ; 1.258      ;
; 19.463 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[12]   ; pclk         ; pclk        ; 20.000       ; 0.703      ; 1.258      ;
; 19.757 ; ov7670_capture:pixel_buf|latched_d[6]  ; ov7670_capture:pixel_buf|d_latch[6]    ; pclk         ; pclk        ; 20.000       ; 0.711      ; 0.972      ;
; 19.760 ; ov7670_capture:pixel_buf|latched_d[3]  ; ov7670_capture:pixel_buf|d_latch[3]    ; pclk         ; pclk        ; 20.000       ; 0.711      ; 0.969      ;
; 19.766 ; ov7670_capture:pixel_buf|latched_d[1]  ; ov7670_capture:pixel_buf|d_latch[1]    ; pclk         ; pclk        ; 20.000       ; 0.697      ; 0.949      ;
; 19.931 ; ov7670_capture:pixel_buf|latched_d[4]  ; ov7670_capture:pixel_buf|d_latch[4]    ; pclk         ; pclk        ; 20.000       ; 0.703      ; 0.790      ;
; 19.933 ; ov7670_capture:pixel_buf|latched_d[7]  ; ov7670_capture:pixel_buf|d_latch[7]    ; pclk         ; pclk        ; 20.000       ; 0.703      ; 0.788      ;
; 19.939 ; ov7670_capture:pixel_buf|latched_d[5]  ; ov7670_capture:pixel_buf|d_latch[5]    ; pclk         ; pclk        ; 20.000       ; 0.711      ; 0.790      ;
; 19.941 ; ov7670_capture:pixel_buf|latched_d[2]  ; ov7670_capture:pixel_buf|d_latch[2]    ; pclk         ; pclk        ; 20.000       ; 0.711      ; 0.788      ;
; 19.942 ; ov7670_capture:pixel_buf|latched_d[0]  ; ov7670_capture:pixel_buf|d_latch[0]    ; pclk         ; pclk        ; 20.000       ; 0.711      ; 0.787      ;
; 34.754 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[15]   ; pclk         ; pclk        ; 40.000       ; -0.293     ; 4.971      ;
; 34.773 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 40.000       ; -0.293     ; 4.952      ;
; 34.886 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[13]   ; pclk         ; pclk        ; 40.000       ; -0.293     ; 4.839      ;
; 34.905 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[14]   ; pclk         ; pclk        ; 40.000       ; -0.293     ; 4.820      ;
; 35.018 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[11]   ; pclk         ; pclk        ; 40.000       ; -0.293     ; 4.707      ;
; 35.037 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[12]   ; pclk         ; pclk        ; 40.000       ; -0.293     ; 4.688      ;
; 35.150 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[9]    ; pclk         ; pclk        ; 40.000       ; -0.293     ; 4.575      ;
; 35.169 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[10]   ; pclk         ; pclk        ; 40.000       ; -0.293     ; 4.556      ;
; 35.301 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[8]    ; pclk         ; pclk        ; 40.000       ; -0.293     ; 4.424      ;
; 35.535 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[7]    ; pclk         ; pclk        ; 40.000       ; -0.040     ; 4.443      ;
; 35.667 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[5]    ; pclk         ; pclk        ; 40.000       ; -0.040     ; 4.311      ;
; 35.686 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[6]    ; pclk         ; pclk        ; 40.000       ; -0.040     ; 4.292      ;
; 35.799 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[3]    ; pclk         ; pclk        ; 40.000       ; -0.040     ; 4.179      ;
; 35.818 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[4]    ; pclk         ; pclk        ; 40.000       ; -0.040     ; 4.160      ;
; 35.931 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[1]    ; pclk         ; pclk        ; 40.000       ; -0.040     ; 4.047      ;
; 35.950 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[2]    ; pclk         ; pclk        ; 40.000       ; -0.040     ; 4.028      ;
; 36.488 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[0]    ; pclk         ; pclk        ; 40.000       ; -0.040     ; 3.490      ;
; 36.930 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.733      ;
; 36.937 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[15]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.726      ;
; 36.984 ; ov7670_capture:pixel_buf|address[1]    ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.679      ;
; 37.062 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[14]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.601      ;
; 37.069 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[13]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.594      ;
; 37.116 ; ov7670_capture:pixel_buf|address[1]    ; ov7670_capture:pixel_buf|address[14]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.547      ;
; 37.119 ; ov7670_capture:pixel_buf|address[3]    ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.544      ;
; 37.135 ; ov7670_capture:pixel_buf|address[1]    ; ov7670_capture:pixel_buf|address[15]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.528      ;
; 37.194 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[12]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.469      ;
; 37.201 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[11]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.462      ;
; 37.206 ; ov7670_capture:pixel_buf|address[2]    ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.457      ;
; 37.236 ; ov7670_capture:pixel_buf|address[2]    ; ov7670_capture:pixel_buf|address[15]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.427      ;
; 37.248 ; ov7670_capture:pixel_buf|address[1]    ; ov7670_capture:pixel_buf|address[12]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.415      ;
; 37.251 ; ov7670_capture:pixel_buf|address[5]    ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.412      ;
; 37.251 ; ov7670_capture:pixel_buf|address[3]    ; ov7670_capture:pixel_buf|address[14]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.412      ;
; 37.267 ; ov7670_capture:pixel_buf|address[1]    ; ov7670_capture:pixel_buf|address[13]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.396      ;
; 37.270 ; ov7670_capture:pixel_buf|address[3]    ; ov7670_capture:pixel_buf|address[15]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.393      ;
; 37.326 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[10]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.337      ;
; 37.333 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[9]    ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.330      ;
; 37.338 ; ov7670_capture:pixel_buf|address[2]    ; ov7670_capture:pixel_buf|address[14]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.325      ;
; 37.338 ; ov7670_capture:pixel_buf|address[4]    ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.325      ;
; 37.368 ; ov7670_capture:pixel_buf|address[2]    ; ov7670_capture:pixel_buf|address[13]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.295      ;
; 37.368 ; ov7670_capture:pixel_buf|address[4]    ; ov7670_capture:pixel_buf|address[15]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.295      ;
; 37.380 ; ov7670_capture:pixel_buf|address[1]    ; ov7670_capture:pixel_buf|address[10]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.283      ;
; 37.383 ; ov7670_capture:pixel_buf|address[5]    ; ov7670_capture:pixel_buf|address[14]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.280      ;
; 37.383 ; ov7670_capture:pixel_buf|address[3]    ; ov7670_capture:pixel_buf|address[12]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.280      ;
; 37.384 ; ov7670_capture:pixel_buf|address[7]    ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.279      ;
; 37.399 ; ov7670_capture:pixel_buf|address[1]    ; ov7670_capture:pixel_buf|address[11]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.264      ;
; 37.402 ; ov7670_capture:pixel_buf|address[5]    ; ov7670_capture:pixel_buf|address[15]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.261      ;
; 37.402 ; ov7670_capture:pixel_buf|address[3]    ; ov7670_capture:pixel_buf|address[13]   ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.261      ;
; 37.458 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[8]    ; pclk         ; pclk        ; 40.000       ; -0.355     ; 2.205      ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mhz25'                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.230  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[16]                                    ; vga_vsync    ; mhz25       ; 10.000       ; 3.929      ; 6.849      ;
; 7.230  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[14]                                    ; vga_vsync    ; mhz25       ; 10.000       ; 3.929      ; 6.849      ;
; 7.230  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[13]                                    ; vga_vsync    ; mhz25       ; 10.000       ; 3.929      ; 6.849      ;
; 7.230  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[12]                                    ; vga_vsync    ; mhz25       ; 10.000       ; 3.929      ; 6.849      ;
; 7.230  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[11]                                    ; vga_vsync    ; mhz25       ; 10.000       ; 3.929      ; 6.849      ;
; 7.230  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[10]                                    ; vga_vsync    ; mhz25       ; 10.000       ; 3.929      ; 6.849      ;
; 7.230  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[9]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 3.929      ; 6.849      ;
; 7.230  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[8]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 3.929      ; 6.849      ;
; 7.230  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[15]                                    ; vga_vsync    ; mhz25       ; 10.000       ; 3.929      ; 6.849      ;
; 7.389  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[7]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 3.930      ; 6.691      ;
; 7.389  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[6]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 3.930      ; 6.691      ;
; 7.389  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[5]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 3.930      ; 6.691      ;
; 7.389  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[4]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 3.930      ; 6.691      ;
; 7.389  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[3]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 3.930      ; 6.691      ;
; 7.389  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[2]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 3.930      ; 6.691      ;
; 7.389  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[1]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 3.930      ; 6.691      ;
; 7.389  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[0]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 3.930      ; 6.691      ;
; 17.299 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[16]                                    ; vga_vsync    ; mhz25       ; 20.000       ; 3.929      ; 6.780      ;
; 17.299 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[14]                                    ; vga_vsync    ; mhz25       ; 20.000       ; 3.929      ; 6.780      ;
; 17.299 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[13]                                    ; vga_vsync    ; mhz25       ; 20.000       ; 3.929      ; 6.780      ;
; 17.299 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[12]                                    ; vga_vsync    ; mhz25       ; 20.000       ; 3.929      ; 6.780      ;
; 17.299 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[11]                                    ; vga_vsync    ; mhz25       ; 20.000       ; 3.929      ; 6.780      ;
; 17.299 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[10]                                    ; vga_vsync    ; mhz25       ; 20.000       ; 3.929      ; 6.780      ;
; 17.299 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[9]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 3.929      ; 6.780      ;
; 17.299 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[8]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 3.929      ; 6.780      ;
; 17.299 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[15]                                    ; vga_vsync    ; mhz25       ; 20.000       ; 3.929      ; 6.780      ;
; 17.602 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[7]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 3.930      ; 6.478      ;
; 17.602 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[6]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 3.930      ; 6.478      ;
; 17.602 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[5]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 3.930      ; 6.478      ;
; 17.602 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[4]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 3.930      ; 6.478      ;
; 17.602 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[3]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 3.930      ; 6.478      ;
; 17.602 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[2]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 3.930      ; 6.478      ;
; 17.602 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[1]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 3.930      ; 6.478      ;
; 17.602 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[0]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 3.930      ; 6.478      ;
; 31.076 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[25] ; mhz25        ; mhz25       ; 40.000       ; -0.448     ; 8.294      ;
; 31.076 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[24] ; mhz25        ; mhz25       ; 40.000       ; -0.448     ; 8.294      ;
; 31.076 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[23] ; mhz25        ; mhz25       ; 40.000       ; -0.448     ; 8.294      ;
; 31.076 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[22] ; mhz25        ; mhz25       ; 40.000       ; -0.448     ; 8.294      ;
; 31.076 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[21] ; mhz25        ; mhz25       ; 40.000       ; -0.448     ; 8.294      ;
; 31.076 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[3]  ; mhz25        ; mhz25       ; 40.000       ; -0.448     ; 8.294      ;
; 31.088 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[21] ; mhz25        ; mhz25       ; 40.000       ; -0.450     ; 8.280      ;
; 31.105 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[15] ; mhz25        ; mhz25       ; 40.000       ; -0.446     ; 8.267      ;
; 31.105 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[14] ; mhz25        ; mhz25       ; 40.000       ; -0.446     ; 8.267      ;
; 31.105 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[13] ; mhz25        ; mhz25       ; 40.000       ; -0.446     ; 8.267      ;
; 31.105 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[12] ; mhz25        ; mhz25       ; 40.000       ; -0.446     ; 8.267      ;
; 31.105 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[11] ; mhz25        ; mhz25       ; 40.000       ; -0.446     ; 8.267      ;
; 31.105 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[10] ; mhz25        ; mhz25       ; 40.000       ; -0.446     ; 8.267      ;
; 31.105 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[9]  ; mhz25        ; mhz25       ; 40.000       ; -0.446     ; 8.267      ;
; 31.105 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[8]  ; mhz25        ; mhz25       ; 40.000       ; -0.446     ; 8.267      ;
; 31.105 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[7]  ; mhz25        ; mhz25       ; 40.000       ; -0.446     ; 8.267      ;
; 31.105 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[6]  ; mhz25        ; mhz25       ; 40.000       ; -0.446     ; 8.267      ;
; 31.105 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[5]  ; mhz25        ; mhz25       ; 40.000       ; -0.446     ; 8.267      ;
; 31.105 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[4]  ; mhz25        ; mhz25       ; 40.000       ; -0.446     ; 8.267      ;
; 31.343 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[31] ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.023      ;
; 31.343 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[30] ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.023      ;
; 31.343 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[29] ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.023      ;
; 31.343 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[28] ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.023      ;
; 31.343 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[27] ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.023      ;
; 31.343 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[26] ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.023      ;
; 31.343 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[25] ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.023      ;
; 31.343 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[24] ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.023      ;
; 31.343 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[23] ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.023      ;
; 31.343 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[22] ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.023      ;
; 31.343 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[20] ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.023      ;
; 31.343 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[19] ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.023      ;
; 31.343 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[18] ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.023      ;
; 31.343 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[17] ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.023      ;
; 31.343 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[16] ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.023      ;
; 31.345 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[30] ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.021      ;
; 31.345 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[29] ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.021      ;
; 31.345 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[28] ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.021      ;
; 31.345 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[27] ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.021      ;
; 31.345 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[6]  ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.021      ;
; 31.345 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[5]  ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.021      ;
; 31.345 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[4]  ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.021      ;
; 31.345 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[3]  ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.021      ;
; 31.345 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[2]  ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.021      ;
; 31.345 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[0]  ; mhz25        ; mhz25       ; 40.000       ; -0.452     ; 8.021      ;
; 31.384 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[26] ; mhz25        ; mhz25       ; 40.000       ; -0.450     ; 7.984      ;
; 31.384 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[20] ; mhz25        ; mhz25       ; 40.000       ; -0.450     ; 7.984      ;
; 31.384 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[19] ; mhz25        ; mhz25       ; 40.000       ; -0.450     ; 7.984      ;
; 31.384 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[18] ; mhz25        ; mhz25       ; 40.000       ; -0.450     ; 7.984      ;
; 31.384 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[17] ; mhz25        ; mhz25       ; 40.000       ; -0.450     ; 7.984      ;
; 31.384 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[16] ; mhz25        ; mhz25       ; 40.000       ; -0.450     ; 7.984      ;
; 31.384 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[15] ; mhz25        ; mhz25       ; 40.000       ; -0.450     ; 7.984      ;
; 31.384 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[14] ; mhz25        ; mhz25       ; 40.000       ; -0.450     ; 7.984      ;
; 31.384 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[13] ; mhz25        ; mhz25       ; 40.000       ; -0.450     ; 7.984      ;
; 31.384 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[12] ; mhz25        ; mhz25       ; 40.000       ; -0.450     ; 7.984      ;
; 31.384 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[11] ; mhz25        ; mhz25       ; 40.000       ; -0.450     ; 7.984      ;
; 31.384 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[10] ; mhz25        ; mhz25       ; 40.000       ; -0.450     ; 7.984      ;
; 31.384 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[9]  ; mhz25        ; mhz25       ; 40.000       ; -0.450     ; 7.984      ;
; 31.384 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[8]  ; mhz25        ; mhz25       ; 40.000       ; -0.450     ; 7.984      ;
; 31.384 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[7]  ; mhz25        ; mhz25       ; 40.000       ; -0.450     ; 7.984      ;
; 31.480 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[5]  ; mhz25        ; mhz25       ; 40.000       ; -0.456     ; 7.882      ;
; 31.480 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[3]  ; mhz25        ; mhz25       ; 40.000       ; -0.456     ; 7.882      ;
; 31.480 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[7]  ; mhz25        ; mhz25       ; 40.000       ; -0.456     ; 7.882      ;
; 31.759 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[1]  ; mhz25        ; mhz25       ; 40.000       ; -0.454     ; 7.605      ;
; 31.770 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[2]  ; mhz25        ; mhz25       ; 40.000       ; -0.456     ; 7.592      ;
; 31.770 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[4]  ; mhz25        ; mhz25       ; 40.000       ; -0.456     ; 7.592      ;
; 31.770 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[6]  ; mhz25        ; mhz25       ; 40.000       ; -0.456     ; 7.592      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.042      ; 6.361      ;
; 43.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 6.187      ;
; 44.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.044      ; 5.981      ;
; 44.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 5.981      ;
; 44.130 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 5.941      ;
; 44.230 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.035      ; 5.803      ;
; 44.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 5.725      ;
; 44.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 5.666      ;
; 44.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 5.642      ;
; 44.440 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 5.630      ;
; 44.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 5.576      ;
; 44.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 5.360      ;
; 44.911 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 5.170      ;
; 45.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 5.005      ;
; 45.078 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 5.002      ;
; 45.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 4.615      ;
; 45.664 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 4.415      ;
; 45.746 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.044      ; 4.296      ;
; 45.775 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 4.304      ;
; 46.066 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.045      ; 3.977      ;
; 46.797 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 3.283      ;
; 46.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 3.111      ;
; 46.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.038      ; 3.067      ;
; 47.111 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.041      ; 2.928      ;
; 47.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.038      ; 2.922      ;
; 47.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 2.930      ;
; 47.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 2.853      ;
; 47.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 2.328      ;
; 47.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 2.312      ;
; 48.606 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 1.472      ;
; 89.751 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a100~portb_address_reg0                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.379     ; 9.868      ;
; 90.391 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a64~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.389     ; 9.218      ;
; 90.532 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a66~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.392     ; 9.074      ;
; 90.557 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a73~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.392     ; 9.049      ;
; 90.569 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a93~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.407     ; 9.022      ;
; 90.640 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a78~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.322     ; 9.036      ;
; 90.727 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a57~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.333     ; 8.938      ;
; 90.839 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a98~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.370     ; 8.789      ;
; 90.909 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.398     ; 8.691      ;
; 91.025 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a86~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.306     ; 8.667      ;
; 91.055 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a109~portb_address_reg0                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.394     ; 8.549      ;
; 91.061 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a59~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.334     ; 8.603      ;
; 91.152 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a63~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.416     ; 8.430      ;
; 91.189 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a70~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.416     ; 8.393      ;
; 91.214 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a58~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.311     ; 8.473      ;
; 91.246 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a110~portb_address_reg0                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.384     ; 8.368      ;
; 91.316 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a68~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.408     ; 8.274      ;
; 91.352 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a56~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.367     ; 8.279      ;
; 91.410 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a43~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.356     ; 8.232      ;
; 91.435 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a95~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.426     ; 8.137      ;
; 91.440 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a80~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.350     ; 8.208      ;
; 91.503 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a99~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.347     ; 8.148      ;
; 91.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a63~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.214      ; 8.687      ;
; 91.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a76~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.202      ; 8.674      ;
; 91.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a7~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.205      ; 8.669      ;
; 91.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a69~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.204      ; 8.668      ;
; 91.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a68~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.200      ; 8.644      ;
; 91.613 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a88~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.356     ; 8.029      ;
; 91.616 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a70~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.214      ; 8.636      ;
; 91.734 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a79~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.337     ; 7.927      ;
; 91.740 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a77~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.400     ; 7.858      ;
; 91.750 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a25~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.334     ; 7.914      ;
; 91.784 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a96~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.412     ; 7.802      ;
; 91.789 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a107~portb_address_reg0                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.368     ; 7.841      ;
; 91.791 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a85~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.340     ; 7.867      ;
; 91.795 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a24~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.304     ; 7.899      ;
; 91.803 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a75~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.402     ; 7.793      ;
; 91.804 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a65~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.354     ; 7.840      ;
; 91.807 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a67~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.400     ; 7.791      ;
; 91.811 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a94~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.397     ; 7.790      ;
; 91.865 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a102~portb_address_reg0                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.350     ; 7.783      ;
; 91.891 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a62~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.310     ; 7.797      ;
; 91.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a75~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.193      ; 8.319      ;
; 91.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a72~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.197      ; 8.319      ;
; 91.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a94~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 8.309      ;
; 91.929 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a73~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.184      ; 8.293      ;
; 91.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a97~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.211      ; 8.286      ;
; 91.976 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a92~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.410     ; 7.612      ;
; 91.982 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a16~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.350     ; 7.666      ;
; 91.988 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                          ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.394     ; 7.616      ;
; 91.993 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a60~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.353     ; 7.652      ;
; 92.002 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a74~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.401     ; 7.595      ;
; 92.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a93~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.205      ; 8.239      ;
; 92.034 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a108~portb_address_reg0                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.384     ; 7.580      ;
; 92.040 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                          ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.398     ; 7.560      ;
; 92.072 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a71~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.404     ; 7.522      ;
; 92.079 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a55~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.395     ; 7.524      ;
; 92.080 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a91~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.419     ; 7.499      ;
; 92.102 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a101~portb_address_reg0                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.327     ; 7.569      ;
; 92.105 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                          ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.402     ; 7.491      ;
; 92.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a2~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 8.086      ;
; 92.161 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a18~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.361     ; 7.476      ;
; 92.162 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a52~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.402     ; 7.434      ;
; 92.211 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a106~portb_address_reg0                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.382     ; 7.405      ;
; 92.224 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a81~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.340     ; 7.434      ;
; 92.231 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a19~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.415     ; 7.352      ;
; 92.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a54~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 7.971      ;
; 92.273 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a84~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.402     ; 7.323      ;
; 92.274 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a82~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.340     ; 7.384      ;
; 92.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a71~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.202      ; 7.958      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mhz25'                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.364 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; mhz25        ; mhz25       ; 0.000        ; 0.434      ; 1.020      ;
; 0.369 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; mhz25        ; mhz25       ; 0.000        ; 0.434      ; 1.025      ;
; 0.377 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; mhz25        ; mhz25       ; 0.000        ; 0.434      ; 1.033      ;
; 0.389 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; mhz25        ; mhz25       ; 0.000        ; 0.434      ; 1.045      ;
; 0.391 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; mhz25        ; mhz25       ; 0.000        ; 0.434      ; 1.047      ;
; 0.404 ; VGA:vga|activeArea                                                         ; VGA:vga|activeArea                                                                                                                                   ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; mhz25        ; mhz25       ; 0.000        ; 0.434      ; 1.060      ;
; 0.405 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[31]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[0]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[0]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[5]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[2]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[3]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[3]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[7]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[4]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[6]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[1]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[1]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.077      ; 0.669      ;
; 0.407 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; mhz25        ; mhz25       ; 0.000        ; 0.434      ; 1.063      ;
; 0.445 ; ov7670_controller:ovctrl|sys_clk                                           ; ov7670_controller:ovctrl|sys_clk                                                                                                                     ; mhz25        ; mhz25       ; 0.000        ; 0.043      ; 0.674      ;
; 0.484 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[1]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.748      ;
; 0.554 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[4]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[5]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.818      ;
; 0.554 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[3]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[4]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.818      ;
; 0.555 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[26]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[27]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.819      ;
; 0.555 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[8]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[9]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.819      ;
; 0.555 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[5]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[6]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.819      ;
; 0.556 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[25]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[26]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.820      ;
; 0.556 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[23]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[24]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.820      ;
; 0.556 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[6]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[7]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.820      ;
; 0.556 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[15]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.820      ;
; 0.556 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[8]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[9]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.820      ;
; 0.557 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[27]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[28]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.821      ;
; 0.558 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[16]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[17]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.822      ;
; 0.558 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[14]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.822      ;
; 0.558 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[13]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.822      ;
; 0.639 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[12]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[13]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.903      ;
; 0.639 ; VGA:vga|Vcnt[8]                                                            ; VGA:vga|Vsync                                                                                                                                        ; mhz25        ; mhz25       ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[9]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[10]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.903      ;
; 0.640 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[16]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[17]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.904      ;
; 0.640 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[10]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[11]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.904      ;
; 0.641 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[29]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[30]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.905      ;
; 0.641 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[11]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[12]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.905      ;
; 0.641 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[5]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[6]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.905      ;
; 0.641 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[24]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[25]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.905      ;
; 0.641 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[23]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[24]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.905      ;
; 0.641 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[23]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.905      ;
; 0.641 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[4]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[5]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.905      ;
; 0.642 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[30]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[31]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.906      ;
; 0.642 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[14]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[15]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.906      ;
; 0.642 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[13]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[14]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.906      ;
; 0.642 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[7]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[8]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.906      ;
; 0.642 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[15]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[16]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.906      ;
; 0.642 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[7]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[8]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.906      ;
; 0.643 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[27]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[28]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[18]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[19]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[9]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[10]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[18]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[19]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[18]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.907      ;
; 0.645 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[24]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[25]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[22]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[23]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.909      ;
; 0.646 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[28]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[29]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[21]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[22]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.910      ;
; 0.647 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[19]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[20]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[17]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[18]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[11]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[12]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[10]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[11]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.911      ;
; 0.649 ; VGA:vga|Vcnt[7]                                                            ; VGA:vga|Vcnt[7]                                                                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.914      ;
; 0.650 ; VGA:vga|Vcnt[5]                                                            ; VGA:vga|Vcnt[5]                                                                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.915      ;
; 0.650 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[28]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[29]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.914      ;
; 0.654 ; VGA:vga|Vcnt[6]                                                            ; VGA:vga|Vcnt[6]                                                                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.919      ;
; 0.655 ; VGA:vga|Hcnt[4]                                                            ; VGA:vga|Hsync                                                                                                                                        ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.920      ;
; 0.659 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; VGA:vga|Vcnt[1]                                                            ; VGA:vga|Vcnt[1]                                                                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[19]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[20]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[5]                                                                           ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[3]                                                                           ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[1]                                                                           ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; VGA:vga|Hcnt[6]                                                            ; VGA:vga|Hsync                                                                                                                                        ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[7]                                                                           ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.926      ;
; 0.662 ; Address_Generator:ag|val[7]                                                ; Address_Generator:ag|val[7]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; VGA:vga|Vcnt[8]                                                            ; VGA:vga|Vcnt[8]                                                                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; Address_Generator:ag|val[3]                                                ; Address_Generator:ag|val[3]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.080      ; 0.929      ;
; 0.663 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.928      ;
; 0.664 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[2]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[3]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.928      ;
; 0.665 ; Address_Generator:ag|val[13]                                               ; Address_Generator:ag|val[13]                                                                                                                         ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.930      ;
; 0.666 ; Address_Generator:ag|val[1]                                                ; Address_Generator:ag|val[1]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.080      ; 0.932      ;
; 0.667 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[29]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[30]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.078      ; 0.931      ;
; 0.668 ; Address_Generator:ag|val[4]                                                ; Address_Generator:ag|val[4]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.080      ; 0.934      ;
; 0.670 ; Address_Generator:ag|val[5]                                                ; Address_Generator:ag|val[5]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.080      ; 0.936      ;
; 0.670 ; Address_Generator:ag|val[12]                                               ; Address_Generator:ag|val[12]                                                                                                                         ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.935      ;
; 0.670 ; VGA:vga|Vcnt[4]                                                            ; VGA:vga|Vcnt[4]                                                                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.935      ;
; 0.671 ; Address_Generator:ag|val[11]                                               ; Address_Generator:ag|val[11]                                                                                                                         ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.936      ;
; 0.673 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; mhz25        ; mhz25       ; 0.000        ; 0.434      ; 1.329      ;
; 0.674 ; Address_Generator:ag|val[6]                                                ; Address_Generator:ag|val[6]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.080      ; 0.940      ;
; 0.676 ; Address_Generator:ag|val[2]                                                ; Address_Generator:ag|val[2]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.080      ; 0.942      ;
; 0.676 ; Address_Generator:ag|val[14]                                               ; Address_Generator:ag|val[14]                                                                                                                         ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.941      ;
; 0.677 ; Address_Generator:ag|val[15]                                               ; Address_Generator:ag|val[15]                                                                                                                         ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.942      ;
; 0.677 ; Address_Generator:ag|val[10]                                               ; Address_Generator:ag|val[10]                                                                                                                         ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.942      ;
; 0.677 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[0]                                                                           ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.942      ;
; 0.681 ; Address_Generator:ag|val[16]                                               ; Address_Generator:ag|val[16]                                                                                                                         ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.946      ;
; 0.688 ; Address_Generator:ag|val[9]                                                ; Address_Generator:ag|val[9]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.079      ; 0.953      ;
+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_in_raw'                                                                                                                              ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; tri_control:tc|cap_state.state_second_wait ; tri_control:tc|cap_state.state_second_wait ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; tri_control:tc|cap_state.state_first_wait  ; tri_control:tc|cap_state.state_first_wait  ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; tr_buff:tb|start                           ; tr_buff:tb|start                           ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; tr_buff:tb|state                           ; tr_buff:tb|state                           ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; tri_control:tc|vga_buff.X                  ; tri_control:tc|vga_buff.X                  ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; tri_control:tc|z_cnt[1]                    ; tri_control:tc|z_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; tri_control:tc|y_cnt[1]                    ; tri_control:tc|y_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; tri_control:tc|x_cnt[1]                    ; tri_control:tc|x_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; sram_ctrl:sc_y|state_reg.state_idle        ; sram_ctrl:sc_y|state_reg.state_idle        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; sram_ctrl:sc_z|state_reg.state_idle        ; sram_ctrl:sc_z|state_reg.state_idle        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; sram_ctrl:sc_x|state_reg.state_idle        ; sram_ctrl:sc_x|state_reg.state_idle        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; tri_control:tc|camera_buff.Z               ; tri_control:tc|camera_buff.Z               ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; tri_control:tc|z_cnt[0]                    ; tri_control:tc|z_cnt[0]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; tri_control:tc|y_cnt[0]                    ; tri_control:tc|y_cnt[0]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; tri_control:tc|x_cnt[0]                    ; tri_control:tc|x_cnt[0]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.080      ; 0.674      ;
; 0.420 ; tri_control:tc|cap_state.state_second_wait ; tri_control:tc|cap_state.state_first_wait  ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 0.688      ;
; 0.440 ; kHz_50:k50|clk_out                         ; kHz_50:k50|clk_out                         ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.043      ; 0.669      ;
; 0.459 ; sram_ctrl:sc_y|state_reg.state_idle        ; sram_ctrl:sc_y|oe_reg                      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.726      ;
; 0.459 ; capture_buff:cb|start                      ; sram_ctrl:sc_x|we_reg                      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.726      ;
; 0.468 ; sram_ctrl:sc_y|state_reg.state_idle        ; sram_ctrl:sc_y|tri_reg                     ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.735      ;
; 0.543 ; tri_control:tc|cap_state.state_first_wait  ; tri_control:tc|cap_state.state_switch      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 0.811      ;
; 0.566 ; sram_ctrl:sc_x|state_reg.state_read        ; sram_ctrl:sc_x|tri_reg                     ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.833      ;
; 0.567 ; tri_control:tc|camera_buff.X               ; tri_control:tc|sram_select[0]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.080      ; 0.833      ;
; 0.568 ; sram_ctrl:sc_x|state_reg.state_idle        ; sram_ctrl:sc_x|oe_reg                      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.835      ;
; 0.588 ; sram_ctrl:sc_z|state_reg.state_idle        ; sram_ctrl:sc_z|we_reg                      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.855      ;
; 0.590 ; tr_buff:tb|state                           ; tr_buff:tb|start                           ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.857      ;
; 0.591 ; sram_ctrl:sc_z|state_reg.state_idle        ; sram_ctrl:sc_z|oe_reg                      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.858      ;
; 0.596 ; tri_control:tc|cap_state.state_switch      ; tri_control:tc|cap_state.state_second_wait ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 0.864      ;
; 0.599 ; sram_ctrl:sc_z|state_reg.state_idle        ; sram_ctrl:sc_z|tri_reg                     ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; tri_control:tc|camera_buff.Y               ; tri_control:tc|sram_select[1]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.080      ; 0.866      ;
; 0.632 ; sram_ctrl:sc_x|state_reg.state_idle        ; sram_ctrl:sc_x|tri_reg                     ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.899      ;
; 0.633 ; kHz_50:k50|count[1]                        ; kHz_50:k50|count[1]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 0.901      ;
; 0.638 ; tri_control:tc|y_cnt[1]                    ; tri_control:tc|vga_buff.Y                  ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.079      ; 0.903      ;
; 0.639 ; tri_control:tc|x_cnt[0]                    ; tri_control:tc|x_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.080      ; 0.905      ;
; 0.646 ; tri_control:tc|camera_buff.Y               ; tri_control:tc|sram_select[2]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; tri_control:tc|vga_buff.Y                  ; tri_control:tc|sram_select[0]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 0.915      ;
; 0.650 ; tri_control:tc|camera_buff.Y               ; tri_control:tc|camera_buff.Z               ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.080      ; 0.916      ;
; 0.653 ; kHz_50:k50|count[3]                        ; kHz_50:k50|count[3]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 0.921      ;
; 0.653 ; kHz_50:k50|count[5]                        ; kHz_50:k50|count[5]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 0.921      ;
; 0.653 ; kHz_50:k50|count[13]                       ; kHz_50:k50|count[13]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 0.921      ;
; 0.653 ; kHz_50:k50|count[15]                       ; kHz_50:k50|count[15]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 0.921      ;
; 0.654 ; kHz_50:k50|count[11]                       ; kHz_50:k50|count[11]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 0.922      ;
; 0.655 ; kHz_50:k50|count[19]                       ; kHz_50:k50|count[19]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; kHz_50:k50|count[21]                       ; kHz_50:k50|count[21]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; kHz_50:k50|count[29]                       ; kHz_50:k50|count[29]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; kHz_50:k50|count[9]                        ; kHz_50:k50|count[9]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; kHz_50:k50|count[6]                        ; kHz_50:k50|count[6]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; kHz_50:k50|count[7]                        ; kHz_50:k50|count[7]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; kHz_50:k50|count[17]                       ; kHz_50:k50|count[17]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; kHz_50:k50|count[27]                       ; kHz_50:k50|count[27]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; kHz_50:k50|count[22]                       ; kHz_50:k50|count[22]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; kHz_50:k50|count[31]                       ; kHz_50:k50|count[31]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; kHz_50:k50|count[0]                        ; kHz_50:k50|count[0]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 0.926      ;
; 0.658 ; kHz_50:k50|count[2]                        ; kHz_50:k50|count[2]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 0.926      ;
; 0.658 ; kHz_50:k50|count[14]                       ; kHz_50:k50|count[14]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 0.926      ;
; 0.658 ; kHz_50:k50|count[23]                       ; kHz_50:k50|count[23]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; kHz_50:k50|count[25]                       ; kHz_50:k50|count[25]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; kHz_50:k50|count[4]                        ; kHz_50:k50|count[4]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 0.927      ;
; 0.659 ; kHz_50:k50|count[8]                        ; kHz_50:k50|count[8]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 0.927      ;
; 0.659 ; kHz_50:k50|count[10]                       ; kHz_50:k50|count[10]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 0.927      ;
; 0.659 ; kHz_50:k50|count[12]                       ; kHz_50:k50|count[12]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 0.927      ;
; 0.659 ; kHz_50:k50|count[16]                       ; kHz_50:k50|count[16]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; kHz_50:k50|count[18]                       ; kHz_50:k50|count[18]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; kHz_50:k50|count[20]                       ; kHz_50:k50|count[20]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; kHz_50:k50|count[24]                       ; kHz_50:k50|count[24]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; kHz_50:k50|count[30]                       ; kHz_50:k50|count[30]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; kHz_50:k50|count[26]                       ; kHz_50:k50|count[26]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; kHz_50:k50|count[28]                       ; kHz_50:k50|count[28]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 0.928      ;
; 0.695 ; tri_control:tc|z_cnt[0]                    ; tri_control:tc|z_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.080      ; 0.961      ;
; 0.699 ; tri_control:tc|y_cnt[0]                    ; tri_control:tc|y_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.080      ; 0.965      ;
; 0.752 ; tri_control:tc|camera_buff.Z               ; tri_control:tc|z_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.080      ; 1.018      ;
; 0.755 ; tri_control:tc|camera_buff.Z               ; tri_control:tc|z_cnt[0]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.080      ; 1.021      ;
; 0.770 ; sram_ctrl:sc_y|state_reg.state_idle        ; sram_ctrl:sc_y|we_reg                      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 1.037      ;
; 0.789 ; sram_ctrl:sc_x|state_reg.state_idle        ; sram_ctrl:sc_x|we_reg                      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.080      ; 1.055      ;
; 0.789 ; tri_control:tc|vga_buff.X                  ; tri_control:tc|vga_buff.Y                  ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 1.056      ;
; 0.873 ; tri_control:tc|camera_buff.Z               ; tri_control:tc|vga_buff.Y                  ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.079      ; 1.138      ;
; 0.875 ; tri_control:tc|camera_buff.Z               ; tri_control:tc|vga_buff.Z                  ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.079      ; 1.140      ;
; 0.879 ; tri_control:tc|vga_buff.Y                  ; tri_control:tc|camera_buff.Z               ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 1.147      ;
; 0.894 ; tr_buff:tb|start                           ; sram_ctrl:sc_z|oe_reg                      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.088      ; 1.168      ;
; 0.903 ; tri_control:tc|vga_buff.Z                  ; tri_control:tc|sram_select[1]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 1.171      ;
; 0.914 ; tri_control:tc|vga_buff.X                  ; tri_control:tc|sram_select[2]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 1.182      ;
; 0.918 ; tri_control:tc|vga_buff.X                  ; tri_control:tc|sram_select[0]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 1.186      ;
; 0.924 ; tri_control:tc|camera_buff.X               ; tri_control:tc|camera_buff.Y               ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.080      ; 1.190      ;
; 0.931 ; tri_control:tc|camera_buff.X               ; tri_control:tc|sram_select[1]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.080      ; 1.197      ;
; 0.939 ; tri_control:tc|vga_buff.X                  ; tri_control:tc|sram_select[1]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 1.207      ;
; 0.941 ; tri_control:tc|camera_buff.X               ; tri_control:tc|y_cnt[0]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.080      ; 1.207      ;
; 0.943 ; tri_control:tc|vga_buff.X                  ; tri_control:tc|camera_buff.Z               ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 1.211      ;
; 0.945 ; tri_control:tc|camera_buff.X               ; tri_control:tc|y_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.080      ; 1.211      ;
; 0.946 ; tri_control:tc|vga_buff.Z                  ; tri_control:tc|sram_select[2]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 1.214      ;
; 0.950 ; kHz_50:k50|count[1]                        ; kHz_50:k50|count[2]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 1.218      ;
; 0.962 ; kHz_50:k50|count[0]                        ; kHz_50:k50|count[1]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 1.230      ;
; 0.967 ; kHz_50:k50|count[0]                        ; kHz_50:k50|count[2]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 1.235      ;
; 0.971 ; kHz_50:k50|count[5]                        ; kHz_50:k50|count[6]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 1.239      ;
; 0.971 ; kHz_50:k50|count[13]                       ; kHz_50:k50|count[14]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 1.239      ;
; 0.971 ; kHz_50:k50|count[3]                        ; kHz_50:k50|count[4]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 1.239      ;
; 0.972 ; kHz_50:k50|count[11]                       ; kHz_50:k50|count[12]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 1.240      ;
; 0.973 ; kHz_50:k50|count[21]                       ; kHz_50:k50|count[22]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; kHz_50:k50|count[7]                        ; kHz_50:k50|count[8]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 1.241      ;
; 0.973 ; kHz_50:k50|count[9]                        ; kHz_50:k50|count[10]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.082      ; 1.241      ;
; 0.973 ; kHz_50:k50|count[15]                       ; kHz_50:k50|count[16]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.080      ; 1.239      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.427 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                     ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                     ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                     ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_mcj:auto_generated|counter_reg_bit[16]                                                                                ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_mcj:auto_generated|counter_reg_bit[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                  ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[29]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[30]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[29]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[34]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[33]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                  ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                  ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                     ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                  ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                     ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30]                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[30]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[32]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[31]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.433 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.699      ;
; 0.434 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]                                                                                                                                                                                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.701      ;
; 0.435 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[2] ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[15]                                                                                                                                                                                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_mcj:auto_generated|counter_reg_bit[16]                                                                                ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|address_reg_b[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0] ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_mcj:auto_generated|counter_reg_bit[14]                                                                                ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|address_reg_b[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_mcj:auto_generated|counter_reg_bit[13]                                                                                ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|address_reg_b[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pclk'                                                                                                                          ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.440 ; ov7670_capture:pixel_buf|line[0]      ; ov7670_capture:pixel_buf|line[0]      ; pclk         ; pclk        ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; ov7670_capture:pixel_buf|line[1]      ; ov7670_capture:pixel_buf|line[1]      ; pclk         ; pclk        ; 0.000        ; 0.043      ; 0.669      ;
; 0.445 ; ov7670_capture:pixel_buf|href_last[2] ; ov7670_capture:pixel_buf|href_last[2] ; pclk         ; pclk        ; 0.000        ; 0.043      ; 0.674      ;
; 0.453 ; ov7670_capture:pixel_buf|line[0]      ; ov7670_capture:pixel_buf|line[1]      ; pclk         ; pclk        ; 0.000        ; 0.049      ; 0.688      ;
; 0.466 ; ov7670_capture:pixel_buf|d_latch[6]   ; ov7670_capture:pixel_buf|d_latch[14]  ; pclk         ; pclk        ; 0.000        ; 0.046      ; 0.698      ;
; 0.466 ; ov7670_capture:pixel_buf|d_latch[5]   ; ov7670_capture:pixel_buf|d_latch[13]  ; pclk         ; pclk        ; 0.000        ; 0.046      ; 0.698      ;
; 0.468 ; ov7670_capture:pixel_buf|href_last[2] ; ov7670_capture:pixel_buf|href_last[1] ; pclk         ; pclk        ; 0.000        ; 0.049      ; 0.703      ;
; 0.474 ; ov7670_capture:pixel_buf|href_last[2] ; ov7670_capture:pixel_buf|we_reg       ; pclk         ; pclk        ; 0.000        ; 0.049      ; 0.709      ;
; 0.480 ; ov7670_capture:pixel_buf|address[16]  ; ov7670_capture:pixel_buf|address[16]  ; pclk         ; pclk        ; 0.000        ; 0.043      ; 0.709      ;
; 0.482 ; ov7670_capture:pixel_buf|d_latch[4]   ; ov7670_capture:pixel_buf|d_latch[12]  ; pclk         ; pclk        ; 0.000        ; 0.049      ; 0.717      ;
; 0.484 ; ov7670_capture:pixel_buf|d_latch[7]   ; ov7670_capture:pixel_buf|d_latch[15]  ; pclk         ; pclk        ; 0.000        ; 0.049      ; 0.719      ;
; 0.486 ; ov7670_capture:pixel_buf|d_latch[2]   ; ov7670_capture:pixel_buf|d_latch[10]  ; pclk         ; pclk        ; 0.000        ; 0.046      ; 0.718      ;
; 0.634 ; ov7670_capture:pixel_buf|d_latch[0]   ; ov7670_capture:pixel_buf|d_latch[8]   ; pclk         ; pclk        ; 0.000        ; 0.046      ; 0.866      ;
; 0.657 ; ov7670_capture:pixel_buf|d_latch[1]   ; ov7670_capture:pixel_buf|d_latch[9]   ; pclk         ; pclk        ; 0.000        ; 0.046      ; 0.889      ;
; 0.668 ; ov7670_capture:pixel_buf|line[1]      ; ov7670_capture:pixel_buf|we_reg       ; pclk         ; pclk        ; 0.000        ; 0.049      ; 0.903      ;
; 0.676 ; ov7670_capture:pixel_buf|href_hold    ; ov7670_capture:pixel_buf|line[0]      ; pclk         ; pclk        ; 0.000        ; 0.049      ; 0.911      ;
; 0.679 ; ov7670_capture:pixel_buf|href_hold    ; ov7670_capture:pixel_buf|line[1]      ; pclk         ; pclk        ; 0.000        ; 0.049      ; 0.914      ;
; 0.692 ; ov7670_capture:pixel_buf|address[7]   ; ov7670_capture:pixel_buf|address[7]   ; pclk         ; pclk        ; 0.000        ; 0.043      ; 0.921      ;
; 0.693 ; ov7670_capture:pixel_buf|address[3]   ; ov7670_capture:pixel_buf|address[3]   ; pclk         ; pclk        ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; ov7670_capture:pixel_buf|address[5]   ; ov7670_capture:pixel_buf|address[5]   ; pclk         ; pclk        ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; ov7670_capture:pixel_buf|address[11]  ; ov7670_capture:pixel_buf|address[11]  ; pclk         ; pclk        ; 0.000        ; 0.043      ; 0.922      ;
; 0.694 ; ov7670_capture:pixel_buf|address[13]  ; ov7670_capture:pixel_buf|address[13]  ; pclk         ; pclk        ; 0.000        ; 0.043      ; 0.923      ;
; 0.695 ; ov7670_capture:pixel_buf|address[9]   ; ov7670_capture:pixel_buf|address[9]   ; pclk         ; pclk        ; 0.000        ; 0.043      ; 0.924      ;
; 0.696 ; ov7670_capture:pixel_buf|address[1]   ; ov7670_capture:pixel_buf|address[1]   ; pclk         ; pclk        ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; ov7670_capture:pixel_buf|address[14]  ; ov7670_capture:pixel_buf|address[14]  ; pclk         ; pclk        ; 0.000        ; 0.043      ; 0.925      ;
; 0.697 ; ov7670_capture:pixel_buf|address[8]   ; ov7670_capture:pixel_buf|address[8]   ; pclk         ; pclk        ; 0.000        ; 0.043      ; 0.926      ;
; 0.697 ; ov7670_capture:pixel_buf|address[15]  ; ov7670_capture:pixel_buf|address[15]  ; pclk         ; pclk        ; 0.000        ; 0.043      ; 0.926      ;
; 0.698 ; ov7670_capture:pixel_buf|address[4]   ; ov7670_capture:pixel_buf|address[4]   ; pclk         ; pclk        ; 0.000        ; 0.043      ; 0.927      ;
; 0.698 ; ov7670_capture:pixel_buf|address[6]   ; ov7670_capture:pixel_buf|address[6]   ; pclk         ; pclk        ; 0.000        ; 0.043      ; 0.927      ;
; 0.698 ; ov7670_capture:pixel_buf|address[10]  ; ov7670_capture:pixel_buf|address[10]  ; pclk         ; pclk        ; 0.000        ; 0.043      ; 0.927      ;
; 0.699 ; ov7670_capture:pixel_buf|address[2]   ; ov7670_capture:pixel_buf|address[2]   ; pclk         ; pclk        ; 0.000        ; 0.043      ; 0.928      ;
; 0.699 ; ov7670_capture:pixel_buf|address[12]  ; ov7670_capture:pixel_buf|address[12]  ; pclk         ; pclk        ; 0.000        ; 0.043      ; 0.928      ;
; 0.729 ; ov7670_capture:pixel_buf|href_last[0] ; ov7670_capture:pixel_buf|href_last[1] ; pclk         ; pclk        ; 0.000        ; 0.049      ; 0.964      ;
; 0.730 ; ov7670_capture:pixel_buf|href_last[1] ; ov7670_capture:pixel_buf|href_last[2] ; pclk         ; pclk        ; 0.000        ; 0.049      ; 0.965      ;
; 0.777 ; ov7670_capture:pixel_buf|href_last[2] ; ov7670_capture:pixel_buf|href_last[0] ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.012      ;
; 0.877 ; ov7670_capture:pixel_buf|address[0]   ; ov7670_capture:pixel_buf|address[0]   ; pclk         ; pclk        ; 0.000        ; 0.043      ; 1.106      ;
; 1.006 ; ov7670_capture:pixel_buf|address[11]  ; ov7670_capture:pixel_buf|address[12]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.240      ;
; 1.007 ; ov7670_capture:pixel_buf|address[3]   ; ov7670_capture:pixel_buf|address[4]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.240      ;
; 1.007 ; ov7670_capture:pixel_buf|address[5]   ; ov7670_capture:pixel_buf|address[6]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.240      ;
; 1.007 ; ov7670_capture:pixel_buf|address[9]   ; ov7670_capture:pixel_buf|address[10]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.241      ;
; 1.007 ; ov7670_capture:pixel_buf|address[13]  ; ov7670_capture:pixel_buf|address[14]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.241      ;
; 1.009 ; ov7670_capture:pixel_buf|address[1]   ; ov7670_capture:pixel_buf|address[2]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.242      ;
; 1.009 ; ov7670_capture:pixel_buf|address[15]  ; ov7670_capture:pixel_buf|address[16]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.243      ;
; 1.018 ; ov7670_capture:pixel_buf|address[14]  ; ov7670_capture:pixel_buf|address[15]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.252      ;
; 1.019 ; ov7670_capture:pixel_buf|address[8]   ; ov7670_capture:pixel_buf|address[9]   ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.253      ;
; 1.020 ; ov7670_capture:pixel_buf|address[10]  ; ov7670_capture:pixel_buf|address[11]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.254      ;
; 1.021 ; ov7670_capture:pixel_buf|address[4]   ; ov7670_capture:pixel_buf|address[5]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.254      ;
; 1.021 ; ov7670_capture:pixel_buf|address[6]   ; ov7670_capture:pixel_buf|address[7]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.254      ;
; 1.021 ; ov7670_capture:pixel_buf|address[12]  ; ov7670_capture:pixel_buf|address[13]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.255      ;
; 1.022 ; ov7670_capture:pixel_buf|address[2]   ; ov7670_capture:pixel_buf|address[3]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.255      ;
; 1.023 ; ov7670_capture:pixel_buf|address[14]  ; ov7670_capture:pixel_buf|address[16]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.257      ;
; 1.024 ; ov7670_capture:pixel_buf|address[8]   ; ov7670_capture:pixel_buf|address[10]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.258      ;
; 1.025 ; ov7670_capture:pixel_buf|address[10]  ; ov7670_capture:pixel_buf|address[12]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.259      ;
; 1.026 ; ov7670_capture:pixel_buf|address[4]   ; ov7670_capture:pixel_buf|address[6]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.259      ;
; 1.026 ; ov7670_capture:pixel_buf|address[12]  ; ov7670_capture:pixel_buf|address[14]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.260      ;
; 1.027 ; ov7670_capture:pixel_buf|address[2]   ; ov7670_capture:pixel_buf|address[4]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.260      ;
; 1.127 ; ov7670_capture:pixel_buf|address[11]  ; ov7670_capture:pixel_buf|address[13]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.361      ;
; 1.128 ; ov7670_capture:pixel_buf|address[3]   ; ov7670_capture:pixel_buf|address[5]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.361      ;
; 1.128 ; ov7670_capture:pixel_buf|address[5]   ; ov7670_capture:pixel_buf|address[7]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.361      ;
; 1.128 ; ov7670_capture:pixel_buf|address[9]   ; ov7670_capture:pixel_buf|address[11]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.362      ;
; 1.128 ; ov7670_capture:pixel_buf|address[13]  ; ov7670_capture:pixel_buf|address[15]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.362      ;
; 1.130 ; ov7670_capture:pixel_buf|address[1]   ; ov7670_capture:pixel_buf|address[3]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.363      ;
; 1.132 ; ov7670_capture:pixel_buf|address[11]  ; ov7670_capture:pixel_buf|address[14]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.366      ;
; 1.133 ; ov7670_capture:pixel_buf|address[3]   ; ov7670_capture:pixel_buf|address[6]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.366      ;
; 1.133 ; ov7670_capture:pixel_buf|address[9]   ; ov7670_capture:pixel_buf|address[12]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.367      ;
; 1.133 ; ov7670_capture:pixel_buf|address[13]  ; ov7670_capture:pixel_buf|address[16]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.367      ;
; 1.135 ; ov7670_capture:pixel_buf|address[1]   ; ov7670_capture:pixel_buf|address[4]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.368      ;
; 1.145 ; ov7670_capture:pixel_buf|address[8]   ; ov7670_capture:pixel_buf|address[11]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.379      ;
; 1.146 ; ov7670_capture:pixel_buf|address[10]  ; ov7670_capture:pixel_buf|address[13]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.380      ;
; 1.147 ; ov7670_capture:pixel_buf|address[4]   ; ov7670_capture:pixel_buf|address[7]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.380      ;
; 1.147 ; ov7670_capture:pixel_buf|address[12]  ; ov7670_capture:pixel_buf|address[15]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.381      ;
; 1.148 ; ov7670_capture:pixel_buf|address[2]   ; ov7670_capture:pixel_buf|address[5]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.381      ;
; 1.150 ; ov7670_capture:pixel_buf|address[8]   ; ov7670_capture:pixel_buf|address[12]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.384      ;
; 1.151 ; ov7670_capture:pixel_buf|address[10]  ; ov7670_capture:pixel_buf|address[14]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.385      ;
; 1.152 ; ov7670_capture:pixel_buf|address[12]  ; ov7670_capture:pixel_buf|address[16]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.386      ;
; 1.153 ; ov7670_capture:pixel_buf|address[2]   ; ov7670_capture:pixel_buf|address[6]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.386      ;
; 1.183 ; ov7670_capture:pixel_buf|address[0]   ; ov7670_capture:pixel_buf|address[1]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.416      ;
; 1.188 ; ov7670_capture:pixel_buf|address[0]   ; ov7670_capture:pixel_buf|address[2]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.421      ;
; 1.214 ; ov7670_capture:pixel_buf|address[7]   ; ov7670_capture:pixel_buf|address[8]   ; pclk         ; pclk        ; 0.000        ; -0.161     ; 1.239      ;
; 1.234 ; ov7670_capture:pixel_buf|address[6]   ; ov7670_capture:pixel_buf|address[8]   ; pclk         ; pclk        ; 0.000        ; -0.161     ; 1.259      ;
; 1.253 ; ov7670_capture:pixel_buf|address[11]  ; ov7670_capture:pixel_buf|address[15]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.487      ;
; 1.254 ; ov7670_capture:pixel_buf|address[3]   ; ov7670_capture:pixel_buf|address[7]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.487      ;
; 1.254 ; ov7670_capture:pixel_buf|address[9]   ; ov7670_capture:pixel_buf|address[13]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.488      ;
; 1.256 ; ov7670_capture:pixel_buf|address[1]   ; ov7670_capture:pixel_buf|address[5]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.489      ;
; 1.258 ; ov7670_capture:pixel_buf|address[11]  ; ov7670_capture:pixel_buf|address[16]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.492      ;
; 1.259 ; ov7670_capture:pixel_buf|address[9]   ; ov7670_capture:pixel_buf|address[14]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.493      ;
; 1.261 ; ov7670_capture:pixel_buf|address[1]   ; ov7670_capture:pixel_buf|address[6]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.494      ;
; 1.271 ; ov7670_capture:pixel_buf|address[8]   ; ov7670_capture:pixel_buf|address[13]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.505      ;
; 1.272 ; ov7670_capture:pixel_buf|address[10]  ; ov7670_capture:pixel_buf|address[15]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.506      ;
; 1.274 ; ov7670_capture:pixel_buf|address[2]   ; ov7670_capture:pixel_buf|address[7]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.507      ;
; 1.276 ; ov7670_capture:pixel_buf|address[8]   ; ov7670_capture:pixel_buf|address[14]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.510      ;
; 1.277 ; ov7670_capture:pixel_buf|address[10]  ; ov7670_capture:pixel_buf|address[16]  ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.511      ;
; 1.309 ; ov7670_capture:pixel_buf|address[0]   ; ov7670_capture:pixel_buf|address[3]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.542      ;
; 1.314 ; ov7670_capture:pixel_buf|address[0]   ; ov7670_capture:pixel_buf|address[4]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.547      ;
; 1.335 ; ov7670_capture:pixel_buf|address[7]   ; ov7670_capture:pixel_buf|address[9]   ; pclk         ; pclk        ; 0.000        ; -0.161     ; 1.360      ;
; 1.340 ; ov7670_capture:pixel_buf|address[7]   ; ov7670_capture:pixel_buf|address[10]  ; pclk         ; pclk        ; 0.000        ; -0.161     ; 1.365      ;
; 1.341 ; ov7670_capture:pixel_buf|address[5]   ; ov7670_capture:pixel_buf|address[8]   ; pclk         ; pclk        ; 0.000        ; -0.161     ; 1.366      ;
; 1.355 ; ov7670_capture:pixel_buf|address[6]   ; ov7670_capture:pixel_buf|address[9]   ; pclk         ; pclk        ; 0.000        ; -0.161     ; 1.380      ;
; 1.360 ; ov7670_capture:pixel_buf|address[4]   ; ov7670_capture:pixel_buf|address[8]   ; pclk         ; pclk        ; 0.000        ; -0.161     ; 1.385      ;
; 1.360 ; ov7670_capture:pixel_buf|address[6]   ; ov7670_capture:pixel_buf|address[10]  ; pclk         ; pclk        ; 0.000        ; -0.161     ; 1.385      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 93.296 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.615      ;
; 93.296 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.615      ;
; 93.296 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.615      ;
; 93.296 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.615      ;
; 93.296 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.615      ;
; 93.296 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.615      ;
; 93.296 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.615      ;
; 93.296 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.615      ;
; 93.297 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[15]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.617      ;
; 93.297 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_3|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.619      ;
; 93.297 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_3|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.619      ;
; 93.297 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_3|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.619      ;
; 93.297 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.619      ;
; 93.297 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.619      ;
; 93.297 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.619      ;
; 93.297 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.619      ;
; 93.297 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.619      ;
; 93.297 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.619      ;
; 93.297 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.619      ;
; 93.297 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.619      ;
; 93.297 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.617      ;
; 93.297 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.617      ;
; 93.297 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.617      ;
; 93.297 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.617      ;
; 93.297 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.617      ;
; 93.297 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.617      ;
; 93.297 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.618      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.606      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.605      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.605      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.605      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.605      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.605      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.605      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.607      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.607      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.607      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.607      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.607      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.607      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.607      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.607      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.604      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.604      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[29]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.604      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[30]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.604      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[31]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.604      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[32]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.604      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[33]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.604      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[34]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.604      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.604      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.603      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.603      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.602      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.602      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.602      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.602      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.602      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.602      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.602      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.604      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.604      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.604      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.604      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.604      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.604      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.604      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.604      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.604      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[29]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.604      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[30]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.604      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[31]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.603      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[32]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.603      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[33]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.603      ;
; 93.321 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[34]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.603      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.606      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.606      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.606      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.606      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.606      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.606      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.606      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.606      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.606      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.606      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.606      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.606      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.597      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.597      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.597      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.590      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.590      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.590      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.591      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.602      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.602      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.602      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.602      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.602      ;
; 93.322 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.602      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.975      ;
; 1.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.975      ;
; 1.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.975      ;
; 1.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.975      ;
; 1.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.975      ;
; 1.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.989      ;
; 1.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.000      ;
; 1.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.000      ;
; 1.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.000      ;
; 1.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.000      ;
; 1.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.000      ;
; 1.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.000      ;
; 1.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.000      ;
; 1.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.000      ;
; 1.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.000      ;
; 1.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.000      ;
; 1.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.000      ;
; 1.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.000      ;
; 1.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.000      ;
; 1.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.000      ;
; 1.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.000      ;
; 1.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 2.029      ;
; 1.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 2.029      ;
; 1.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 2.029      ;
; 1.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 2.029      ;
; 1.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 2.029      ;
; 1.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 2.029      ;
; 1.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 2.029      ;
; 1.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 2.029      ;
; 1.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 2.029      ;
; 1.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 2.029      ;
; 1.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 2.029      ;
; 1.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 2.029      ;
; 1.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.098      ;
; 2.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.278      ;
; 2.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.278      ;
; 2.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.278      ;
; 2.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.278      ;
; 5.953 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 6.265      ;
; 5.954 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[15]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 6.265      ;
; 5.954 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_3|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 6.267      ;
; 5.954 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_3|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 6.267      ;
; 5.954 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_3|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 6.267      ;
; 5.954 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 6.267      ;
; 5.954 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 6.267      ;
; 5.954 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 6.267      ;
; 5.954 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 6.267      ;
; 5.954 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 6.267      ;
; 5.954 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 6.267      ;
; 5.954 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 6.267      ;
; 5.954 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 6.267      ;
; 5.954 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 6.265      ;
; 5.954 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 6.265      ;
; 5.954 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 6.265      ;
; 5.954 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 6.265      ;
; 5.954 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 6.265      ;
; 5.954 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 6.265      ;
; 5.956 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 6.264      ;
; 5.956 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 6.264      ;
; 5.956 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 6.264      ;
; 5.956 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 6.264      ;
; 5.956 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 6.264      ;
; 5.956 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 6.264      ;
; 5.956 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 6.264      ;
; 5.956 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 6.264      ;
; 5.980 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 6.241      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 6.258      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 6.258      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 6.258      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 6.258      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 6.258      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 6.258      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 6.258      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 6.258      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 6.257      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 6.257      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 6.257      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 6.257      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 6.257      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 6.257      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 6.257      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 6.257      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 6.257      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 6.257      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 6.257      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 6.257      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 6.255      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 6.255      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[29]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 6.255      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[30]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 6.255      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[31]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 6.255      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[32]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 6.255      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[33]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 6.255      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[34]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 6.255      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 6.241      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 6.241      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 6.241      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 6.255      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 6.254      ;
; 5.981 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 6.254      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 10
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 34.008 ns




+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                      ;
+------------+-----------------+---------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note                                              ;
+------------+-----------------+---------------------+---------------------------------------------------+
; 86.87 MHz  ; 86.87 MHz       ; altera_reserved_tck ;                                                   ;
; 122.06 MHz ; 74.38 MHz       ; mhz25               ; limit due to minimum port rate restriction (tmin) ;
; 126.97 MHz ; 126.97 MHz      ; pclk                ;                                                   ;
; 149.45 MHz ; 149.45 MHz      ; clk_in_raw          ;                                                   ;
+------------+-----------------+---------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_in_raw          ; 4.667  ; 0.000         ;
; pclk                ; 6.467  ; 0.000         ;
; mhz25               ; 7.519  ; 0.000         ;
; altera_reserved_tck ; 44.244 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.353 ; 0.000         ;
; clk_in_raw          ; 0.353 ; 0.000         ;
; mhz25               ; 0.354 ; 0.000         ;
; pclk                ; 0.387 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 93.787 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.559 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clk_in_raw          ; 9.724  ; 0.000             ;
; pclk                ; 19.635 ; 0.000             ;
; mhz25               ; 19.712 ; 0.000             ;
; vga_clk             ; 26.555 ; 0.000             ;
; xclk                ; 26.555 ; 0.000             ;
; altera_reserved_tck ; 49.500 ; 0.000             ;
; cam_vsync           ; 96.000 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_in_raw'                                                                                                                           ;
+--------+--------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.667  ; camera_vsync                         ; tri_control:tc|cap_state.state_switch        ; cam_vsync    ; clk_in_raw  ; 10.000       ; 2.711      ; 8.043      ;
; 4.668  ; camera_vsync                         ; tri_control:tc|cap_state.state_first_wait    ; cam_vsync    ; clk_in_raw  ; 10.000       ; 2.711      ; 8.042      ;
; 5.708  ; camera_vsync                         ; tri_control:tc|sram_select[2]                ; cam_vsync    ; clk_in_raw  ; 10.000       ; 2.684      ; 6.975      ;
; 5.708  ; camera_vsync                         ; tri_control:tc|sram_select[1]                ; cam_vsync    ; clk_in_raw  ; 10.000       ; 2.684      ; 6.975      ;
; 5.708  ; camera_vsync                         ; tri_control:tc|sram_select[0]                ; cam_vsync    ; clk_in_raw  ; 10.000       ; 2.684      ; 6.975      ;
; 6.883  ; camera_vsync                         ; tri_control:tc|cap_state.state_second_wait   ; cam_vsync    ; clk_in_raw  ; 10.000       ; 2.711      ; 5.827      ;
; 7.149  ; VGA:vga|Vsync                        ; tri_control:tc|trans_state.state_second_wait ; vga_vsync    ; clk_in_raw  ; 10.000       ; 2.682      ; 5.745      ;
; 7.382  ; VGA:vga|Vsync                        ; tri_control:tc|trans_state.state_switch      ; vga_vsync    ; clk_in_raw  ; 10.000       ; 2.682      ; 5.512      ;
; 7.458  ; VGA:vga|Vsync                        ; tri_control:tc|trans_state.state_first_wait  ; vga_vsync    ; clk_in_raw  ; 10.000       ; 2.682      ; 5.436      ;
; 7.951  ; VGA:vga|Vsync                        ; tri_control:tc|sram_select[2]                ; vga_vsync    ; clk_in_raw  ; 10.000       ; 2.684      ; 4.945      ;
; 7.951  ; VGA:vga|Vsync                        ; tri_control:tc|sram_select[1]                ; vga_vsync    ; clk_in_raw  ; 10.000       ; 2.684      ; 4.945      ;
; 7.951  ; VGA:vga|Vsync                        ; tri_control:tc|sram_select[0]                ; vga_vsync    ; clk_in_raw  ; 10.000       ; 2.684      ; 4.945      ;
; 13.309 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_y|addr_reg[13]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 6.612      ;
; 13.366 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_y|addr_reg[13]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 6.555      ;
; 13.542 ; tri_control:tc|sram_select[1]        ; tr_buff:tb|state                             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.085     ; 6.372      ;
; 13.557 ; tri_control:tc|sram_select[0]        ; sram_ctrl:sc_y|addr_reg[13]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 6.364      ;
; 13.603 ; tri_control:tc|sram_select[2]        ; tr_buff:tb|state                             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.085     ; 6.311      ;
; 13.695 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_y|addr_reg[14]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 6.226      ;
; 13.701 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_y|addr_reg[1]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 6.220      ;
; 13.703 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_y|addr_reg[1]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 6.218      ;
; 13.712 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_y|addr_reg[12]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 6.209      ;
; 13.756 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_y|addr_reg[14]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 6.165      ;
; 13.773 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_y|addr_reg[12]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 6.148      ;
; 13.795 ; tri_control:tc|sram_select[0]        ; tr_buff:tb|state                             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.085     ; 6.119      ;
; 13.807 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_z|addr_reg[2]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 6.114      ;
; 13.841 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|data_write_reg[0]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.081     ; 6.077      ;
; 13.841 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|data_write_reg[1]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.081     ; 6.077      ;
; 13.841 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|data_write_reg[2]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.081     ; 6.077      ;
; 13.841 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|data_write_reg[8]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.081     ; 6.077      ;
; 13.894 ; tri_control:tc|sram_select[0]        ; sram_ctrl:sc_y|addr_reg[1]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 6.027      ;
; 13.896 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_y|addr_reg[7]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 6.025      ;
; 13.946 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_y|addr_reg[7]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 5.975      ;
; 13.948 ; tri_control:tc|sram_select[0]        ; sram_ctrl:sc_y|addr_reg[14]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 5.973      ;
; 13.965 ; tri_control:tc|sram_select[0]        ; sram_ctrl:sc_y|addr_reg[12]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 5.956      ;
; 13.977 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|addr_reg[8]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 5.944      ;
; 14.040 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_y|addr_reg[10]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 5.881      ;
; 14.050 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|addr_reg[9]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.091     ; 5.858      ;
; 14.059 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_x|data_write_reg[0]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.081     ; 5.859      ;
; 14.059 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_x|data_write_reg[1]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.081     ; 5.859      ;
; 14.059 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_x|data_write_reg[2]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.081     ; 5.859      ;
; 14.059 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_x|data_write_reg[8]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.081     ; 5.859      ;
; 14.067 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_x|addr_reg[8]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 5.854      ;
; 14.090 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_y|addr_reg[10]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 5.831      ;
; 14.094 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|data_write_reg[6]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.086     ; 5.819      ;
; 14.119 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_z|addr_reg[2]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 5.802      ;
; 14.137 ; tri_control:tc|sram_select[0]        ; sram_ctrl:sc_y|addr_reg[7]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 5.784      ;
; 14.151 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_x|addr_reg[9]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.091     ; 5.757      ;
; 14.232 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_z|addr_reg[1]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.086     ; 5.681      ;
; 14.258 ; tri_control:tc|sram_select[0]        ; sram_ctrl:sc_x|addr_reg[8]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 5.663      ;
; 14.262 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_z|addr_reg[0]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.088     ; 5.649      ;
; 14.281 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|data_write_reg[3]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.087     ; 5.631      ;
; 14.281 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|data_write_reg[4]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.087     ; 5.631      ;
; 14.281 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|data_write_reg[5]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.087     ; 5.631      ;
; 14.281 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|data_write_reg[7]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.087     ; 5.631      ;
; 14.281 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|data_write_reg[9]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.087     ; 5.631      ;
; 14.281 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|data_write_reg[10]            ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.087     ; 5.631      ;
; 14.281 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|data_write_reg[11]            ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.087     ; 5.631      ;
; 14.281 ; tri_control:tc|sram_select[0]        ; sram_ctrl:sc_y|addr_reg[10]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 5.640      ;
; 14.286 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_y|oe_reg                        ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 5.635      ;
; 14.312 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_x|data_write_reg[6]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.086     ; 5.601      ;
; 14.318 ; Address_Generator:ag|val[2]          ; tr_buff:tb|addr_in_old[5]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.048     ; 4.533      ;
; 14.318 ; Address_Generator:ag|val[2]          ; tr_buff:tb|addr_in_old[6]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.048     ; 4.533      ;
; 14.318 ; Address_Generator:ag|val[2]          ; tr_buff:tb|addr_in_old[2]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.048     ; 4.533      ;
; 14.324 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|addr_reg[13]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.091     ; 5.584      ;
; 14.329 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_y|addr_reg[5]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.092     ; 5.578      ;
; 14.333 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_y|addr_reg[3]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.092     ; 5.574      ;
; 14.346 ; ov7670_capture:pixel_buf|d_latch[15] ; sram_ctrl:sc_z|data_write_reg[11]            ; pclk         ; clk_in_raw  ; 20.000       ; -0.218     ; 5.425      ;
; 14.347 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_y|oe_reg                        ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.078     ; 5.574      ;
; 14.350 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|addr_reg[12]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.091     ; 5.558      ;
; 14.376 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|addr_reg[6]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.091     ; 5.532      ;
; 14.376 ; tri_control:tc|sram_select[0]        ; sram_ctrl:sc_x|addr_reg[9]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.091     ; 5.532      ;
; 14.379 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|addr_reg[3]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.092     ; 5.528      ;
; 14.379 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_x|addr_reg[13]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.091     ; 5.529      ;
; 14.389 ; Address_Generator:ag|val[0]          ; tr_buff:tb|addr_in_old[5]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.048     ; 4.462      ;
; 14.389 ; Address_Generator:ag|val[0]          ; tr_buff:tb|addr_in_old[6]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.048     ; 4.462      ;
; 14.389 ; Address_Generator:ag|val[0]          ; tr_buff:tb|addr_in_old[2]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.048     ; 4.462      ;
; 14.390 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_y|addr_reg[5]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.092     ; 5.517      ;
; 14.391 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|addr_reg[5]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.091     ; 5.517      ;
; 14.391 ; ov7670_capture:pixel_buf|d_latch[15] ; sram_ctrl:sc_y|data_write_reg[11]            ; pclk         ; clk_in_raw  ; 20.000       ; -0.219     ; 5.379      ;
; 14.394 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_y|addr_reg[3]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.092     ; 5.513      ;
; 14.399 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_x|addr_reg[12]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.091     ; 5.509      ;
; 14.399 ; Address_Generator:ag|val[2]          ; tr_buff:tb|addr_in_old[11]                   ; mhz25        ; clk_in_raw  ; 20.000       ; -1.050     ; 4.450      ;
; 14.399 ; Address_Generator:ag|val[2]          ; tr_buff:tb|addr_in_old[10]                   ; mhz25        ; clk_in_raw  ; 20.000       ; -1.050     ; 4.450      ;
; 14.403 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_z|addr_reg[3]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.086     ; 5.510      ;
; 14.413 ; Address_Generator:ag|val[12]         ; tr_buff:tb|addr_in_old[5]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.048     ; 4.438      ;
; 14.413 ; Address_Generator:ag|val[12]         ; tr_buff:tb|addr_in_old[6]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.048     ; 4.438      ;
; 14.413 ; Address_Generator:ag|val[12]         ; tr_buff:tb|addr_in_old[2]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.048     ; 4.438      ;
; 14.420 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|addr_reg[2]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.091     ; 5.488      ;
; 14.421 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|addr_reg[11]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.091     ; 5.487      ;
; 14.422 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|addr_reg[0]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.091     ; 5.486      ;
; 14.422 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|addr_reg[1]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.091     ; 5.486      ;
; 14.422 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|addr_reg[4]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.091     ; 5.486      ;
; 14.422 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_x|addr_reg[14]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.091     ; 5.486      ;
; 14.425 ; tri_control:tc|sram_select[1]        ; sram_ctrl:sc_y|addr_reg[0]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.092     ; 5.482      ;
; 14.425 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_x|addr_reg[6]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.091     ; 5.483      ;
; 14.428 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_x|addr_reg[3]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.092     ; 5.479      ;
; 14.440 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_z|addr_reg[6]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.086     ; 5.473      ;
; 14.440 ; tri_control:tc|sram_select[2]        ; sram_ctrl:sc_x|addr_reg[5]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.091     ; 5.468      ;
; 14.447 ; Address_Generator:ag|val[3]          ; tr_buff:tb|addr_in_old[5]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.048     ; 4.404      ;
; 14.447 ; Address_Generator:ag|val[3]          ; tr_buff:tb|addr_in_old[6]                    ; mhz25        ; clk_in_raw  ; 20.000       ; -1.048     ; 4.404      ;
+--------+--------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pclk'                                                                                                                             ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.467  ; camera_vsync                           ; ov7670_capture:pixel_buf|latched_vsync ; cam_vsync    ; pclk        ; 10.000       ; 2.835      ; 6.367      ;
; 16.062 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 20.000       ; -0.415     ; 3.542      ;
; 16.062 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[15]   ; pclk         ; pclk        ; 20.000       ; -0.415     ; 3.542      ;
; 16.062 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[14]   ; pclk         ; pclk        ; 20.000       ; -0.415     ; 3.542      ;
; 16.062 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[13]   ; pclk         ; pclk        ; 20.000       ; -0.415     ; 3.542      ;
; 16.062 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[12]   ; pclk         ; pclk        ; 20.000       ; -0.415     ; 3.542      ;
; 16.062 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[11]   ; pclk         ; pclk        ; 20.000       ; -0.415     ; 3.542      ;
; 16.062 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[10]   ; pclk         ; pclk        ; 20.000       ; -0.415     ; 3.542      ;
; 16.062 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[9]    ; pclk         ; pclk        ; 20.000       ; -0.415     ; 3.542      ;
; 16.062 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[8]    ; pclk         ; pclk        ; 20.000       ; -0.415     ; 3.542      ;
; 16.580 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[7]    ; pclk         ; pclk        ; 20.000       ; -0.182     ; 3.257      ;
; 16.580 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[6]    ; pclk         ; pclk        ; 20.000       ; -0.182     ; 3.257      ;
; 16.580 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[5]    ; pclk         ; pclk        ; 20.000       ; -0.182     ; 3.257      ;
; 16.580 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[4]    ; pclk         ; pclk        ; 20.000       ; -0.182     ; 3.257      ;
; 16.580 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[3]    ; pclk         ; pclk        ; 20.000       ; -0.182     ; 3.257      ;
; 16.580 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[2]    ; pclk         ; pclk        ; 20.000       ; -0.182     ; 3.257      ;
; 16.580 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[1]    ; pclk         ; pclk        ; 20.000       ; -0.182     ; 3.257      ;
; 16.580 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[0]    ; pclk         ; pclk        ; 20.000       ; -0.182     ; 3.257      ;
; 16.931 ; camera_vsync                           ; ov7670_capture:pixel_buf|latched_vsync ; cam_vsync    ; pclk        ; 20.000       ; 2.835      ; 5.903      ;
; 17.900 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|line[0]       ; pclk         ; pclk        ; 20.000       ; 0.593      ; 2.712      ;
; 17.904 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|href_last[0]  ; pclk         ; pclk        ; 20.000       ; 0.593      ; 2.708      ;
; 17.943 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|line[1]       ; pclk         ; pclk        ; 20.000       ; 0.593      ; 2.669      ;
; 18.172 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|href_hold     ; pclk         ; pclk        ; 20.000       ; 0.593      ; 2.440      ;
; 18.317 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|line[0]       ; pclk         ; pclk        ; 20.000       ; -0.208     ; 1.494      ;
; 18.317 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|line[1]       ; pclk         ; pclk        ; 20.000       ; -0.208     ; 1.494      ;
; 18.317 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|we_reg        ; pclk         ; pclk        ; 20.000       ; -0.208     ; 1.494      ;
; 18.336 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|href_last[1]  ; pclk         ; pclk        ; 20.000       ; -0.208     ; 1.475      ;
; 18.637 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|href_last[2]  ; pclk         ; pclk        ; 20.000       ; -0.208     ; 1.174      ;
; 18.638 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|href_last[0]  ; pclk         ; pclk        ; 20.000       ; -0.208     ; 1.173      ;
; 19.403 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[1]    ; pclk         ; pclk        ; 20.000       ; 0.689      ; 1.305      ;
; 19.403 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[6]    ; pclk         ; pclk        ; 20.000       ; 0.689      ; 1.305      ;
; 19.403 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[14]   ; pclk         ; pclk        ; 20.000       ; 0.689      ; 1.305      ;
; 19.403 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[5]    ; pclk         ; pclk        ; 20.000       ; 0.689      ; 1.305      ;
; 19.403 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[13]   ; pclk         ; pclk        ; 20.000       ; 0.689      ; 1.305      ;
; 19.403 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[10]   ; pclk         ; pclk        ; 20.000       ; 0.689      ; 1.305      ;
; 19.403 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[9]    ; pclk         ; pclk        ; 20.000       ; 0.689      ; 1.305      ;
; 19.403 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[0]    ; pclk         ; pclk        ; 20.000       ; 0.689      ; 1.305      ;
; 19.403 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[8]    ; pclk         ; pclk        ; 20.000       ; 0.689      ; 1.305      ;
; 19.403 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[3]    ; pclk         ; pclk        ; 20.000       ; 0.689      ; 1.305      ;
; 19.403 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[2]    ; pclk         ; pclk        ; 20.000       ; 0.689      ; 1.305      ;
; 19.566 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[7]    ; pclk         ; pclk        ; 20.000       ; 0.701      ; 1.154      ;
; 19.566 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[4]    ; pclk         ; pclk        ; 20.000       ; 0.701      ; 1.154      ;
; 19.566 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[15]   ; pclk         ; pclk        ; 20.000       ; 0.701      ; 1.154      ;
; 19.566 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[12]   ; pclk         ; pclk        ; 20.000       ; 0.701      ; 1.154      ;
; 19.833 ; ov7670_capture:pixel_buf|latched_d[6]  ; ov7670_capture:pixel_buf|d_latch[6]    ; pclk         ; pclk        ; 20.000       ; 0.702      ; 0.888      ;
; 19.836 ; ov7670_capture:pixel_buf|latched_d[3]  ; ov7670_capture:pixel_buf|d_latch[3]    ; pclk         ; pclk        ; 20.000       ; 0.702      ; 0.885      ;
; 19.856 ; ov7670_capture:pixel_buf|latched_d[1]  ; ov7670_capture:pixel_buf|d_latch[1]    ; pclk         ; pclk        ; 20.000       ; 0.689      ; 0.852      ;
; 20.009 ; ov7670_capture:pixel_buf|latched_d[4]  ; ov7670_capture:pixel_buf|d_latch[4]    ; pclk         ; pclk        ; 20.000       ; 0.701      ; 0.711      ;
; 20.010 ; ov7670_capture:pixel_buf|latched_d[5]  ; ov7670_capture:pixel_buf|d_latch[5]    ; pclk         ; pclk        ; 20.000       ; 0.702      ; 0.711      ;
; 20.010 ; ov7670_capture:pixel_buf|latched_d[7]  ; ov7670_capture:pixel_buf|d_latch[7]    ; pclk         ; pclk        ; 20.000       ; 0.701      ; 0.710      ;
; 20.011 ; ov7670_capture:pixel_buf|latched_d[2]  ; ov7670_capture:pixel_buf|d_latch[2]    ; pclk         ; pclk        ; 20.000       ; 0.702      ; 0.710      ;
; 20.012 ; ov7670_capture:pixel_buf|latched_d[0]  ; ov7670_capture:pixel_buf|d_latch[0]    ; pclk         ; pclk        ; 20.000       ; 0.702      ; 0.709      ;
; 35.191 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[15]   ; pclk         ; pclk        ; 40.000       ; -0.273     ; 4.555      ;
; 35.220 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 40.000       ; -0.273     ; 4.526      ;
; 35.307 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[13]   ; pclk         ; pclk        ; 40.000       ; -0.273     ; 4.439      ;
; 35.336 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[14]   ; pclk         ; pclk        ; 40.000       ; -0.273     ; 4.410      ;
; 35.423 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[11]   ; pclk         ; pclk        ; 40.000       ; -0.273     ; 4.323      ;
; 35.452 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[12]   ; pclk         ; pclk        ; 40.000       ; -0.273     ; 4.294      ;
; 35.539 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[9]    ; pclk         ; pclk        ; 40.000       ; -0.273     ; 4.207      ;
; 35.568 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[10]   ; pclk         ; pclk        ; 40.000       ; -0.273     ; 4.178      ;
; 35.684 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[8]    ; pclk         ; pclk        ; 40.000       ; -0.273     ; 4.062      ;
; 35.888 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[7]    ; pclk         ; pclk        ; 40.000       ; -0.040     ; 4.091      ;
; 36.004 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[5]    ; pclk         ; pclk        ; 40.000       ; -0.040     ; 3.975      ;
; 36.033 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[6]    ; pclk         ; pclk        ; 40.000       ; -0.040     ; 3.946      ;
; 36.120 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[3]    ; pclk         ; pclk        ; 40.000       ; -0.040     ; 3.859      ;
; 36.149 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[4]    ; pclk         ; pclk        ; 40.000       ; -0.040     ; 3.830      ;
; 36.236 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[1]    ; pclk         ; pclk        ; 40.000       ; -0.040     ; 3.743      ;
; 36.265 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[2]    ; pclk         ; pclk        ; 40.000       ; -0.040     ; 3.714      ;
; 36.773 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[0]    ; pclk         ; pclk        ; 40.000       ; -0.040     ; 3.206      ;
; 37.237 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[15]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.454      ;
; 37.258 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.433      ;
; 37.304 ; ov7670_capture:pixel_buf|address[1]    ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.387      ;
; 37.353 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[13]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.338      ;
; 37.374 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[14]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.317      ;
; 37.420 ; ov7670_capture:pixel_buf|address[1]    ; ov7670_capture:pixel_buf|address[14]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.271      ;
; 37.424 ; ov7670_capture:pixel_buf|address[3]    ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.267      ;
; 37.449 ; ov7670_capture:pixel_buf|address[1]    ; ov7670_capture:pixel_buf|address[15]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.242      ;
; 37.469 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[11]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.222      ;
; 37.490 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[12]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.201      ;
; 37.499 ; ov7670_capture:pixel_buf|address[2]    ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.192      ;
; 37.517 ; ov7670_capture:pixel_buf|address[2]    ; ov7670_capture:pixel_buf|address[15]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.174      ;
; 37.536 ; ov7670_capture:pixel_buf|address[1]    ; ov7670_capture:pixel_buf|address[12]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.155      ;
; 37.540 ; ov7670_capture:pixel_buf|address[3]    ; ov7670_capture:pixel_buf|address[14]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.151      ;
; 37.541 ; ov7670_capture:pixel_buf|address[5]    ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.150      ;
; 37.565 ; ov7670_capture:pixel_buf|address[1]    ; ov7670_capture:pixel_buf|address[13]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.126      ;
; 37.569 ; ov7670_capture:pixel_buf|address[3]    ; ov7670_capture:pixel_buf|address[15]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.122      ;
; 37.585 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[9]    ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.106      ;
; 37.606 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[10]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.085      ;
; 37.615 ; ov7670_capture:pixel_buf|address[2]    ; ov7670_capture:pixel_buf|address[14]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.076      ;
; 37.616 ; ov7670_capture:pixel_buf|address[4]    ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.075      ;
; 37.633 ; ov7670_capture:pixel_buf|address[2]    ; ov7670_capture:pixel_buf|address[13]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.058      ;
; 37.633 ; ov7670_capture:pixel_buf|address[4]    ; ov7670_capture:pixel_buf|address[15]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.058      ;
; 37.652 ; ov7670_capture:pixel_buf|address[1]    ; ov7670_capture:pixel_buf|address[10]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.039      ;
; 37.656 ; ov7670_capture:pixel_buf|address[3]    ; ov7670_capture:pixel_buf|address[12]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.035      ;
; 37.657 ; ov7670_capture:pixel_buf|address[5]    ; ov7670_capture:pixel_buf|address[14]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.034      ;
; 37.658 ; ov7670_capture:pixel_buf|address[7]    ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.033      ;
; 37.681 ; ov7670_capture:pixel_buf|address[1]    ; ov7670_capture:pixel_buf|address[11]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.010      ;
; 37.685 ; ov7670_capture:pixel_buf|address[3]    ; ov7670_capture:pixel_buf|address[13]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.006      ;
; 37.686 ; ov7670_capture:pixel_buf|address[5]    ; ov7670_capture:pixel_buf|address[15]   ; pclk         ; pclk        ; 40.000       ; -0.328     ; 2.005      ;
; 37.722 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[8]    ; pclk         ; pclk        ; 40.000       ; -0.328     ; 1.969      ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mhz25'                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.519  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[16]                                    ; vga_vsync    ; mhz25       ; 10.000       ; 3.573      ; 6.186      ;
; 7.519  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[14]                                    ; vga_vsync    ; mhz25       ; 10.000       ; 3.573      ; 6.186      ;
; 7.519  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[13]                                    ; vga_vsync    ; mhz25       ; 10.000       ; 3.573      ; 6.186      ;
; 7.519  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[12]                                    ; vga_vsync    ; mhz25       ; 10.000       ; 3.573      ; 6.186      ;
; 7.519  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[11]                                    ; vga_vsync    ; mhz25       ; 10.000       ; 3.573      ; 6.186      ;
; 7.519  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[10]                                    ; vga_vsync    ; mhz25       ; 10.000       ; 3.573      ; 6.186      ;
; 7.519  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[9]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 3.573      ; 6.186      ;
; 7.519  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[8]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 3.573      ; 6.186      ;
; 7.519  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[15]                                    ; vga_vsync    ; mhz25       ; 10.000       ; 3.573      ; 6.186      ;
; 7.606  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[7]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 3.573      ; 6.099      ;
; 7.606  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[6]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 3.573      ; 6.099      ;
; 7.606  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[5]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 3.573      ; 6.099      ;
; 7.606  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[4]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 3.573      ; 6.099      ;
; 7.606  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[3]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 3.573      ; 6.099      ;
; 7.606  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[2]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 3.573      ; 6.099      ;
; 7.606  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[1]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 3.573      ; 6.099      ;
; 7.606  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[0]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 3.573      ; 6.099      ;
; 17.362 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[16]                                    ; vga_vsync    ; mhz25       ; 20.000       ; 3.573      ; 6.343      ;
; 17.362 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[14]                                    ; vga_vsync    ; mhz25       ; 20.000       ; 3.573      ; 6.343      ;
; 17.362 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[13]                                    ; vga_vsync    ; mhz25       ; 20.000       ; 3.573      ; 6.343      ;
; 17.362 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[12]                                    ; vga_vsync    ; mhz25       ; 20.000       ; 3.573      ; 6.343      ;
; 17.362 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[11]                                    ; vga_vsync    ; mhz25       ; 20.000       ; 3.573      ; 6.343      ;
; 17.362 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[10]                                    ; vga_vsync    ; mhz25       ; 20.000       ; 3.573      ; 6.343      ;
; 17.362 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[9]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 3.573      ; 6.343      ;
; 17.362 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[8]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 3.573      ; 6.343      ;
; 17.362 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[15]                                    ; vga_vsync    ; mhz25       ; 20.000       ; 3.573      ; 6.343      ;
; 17.659 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[7]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 3.573      ; 6.046      ;
; 17.659 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[6]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 3.573      ; 6.046      ;
; 17.659 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[5]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 3.573      ; 6.046      ;
; 17.659 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[4]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 3.573      ; 6.046      ;
; 17.659 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[3]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 3.573      ; 6.046      ;
; 17.659 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[2]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 3.573      ; 6.046      ;
; 17.659 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[1]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 3.573      ; 6.046      ;
; 17.659 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[0]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 3.573      ; 6.046      ;
; 31.807 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[25] ; mhz25        ; mhz25       ; 40.000       ; -0.404     ; 7.608      ;
; 31.807 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[24] ; mhz25        ; mhz25       ; 40.000       ; -0.404     ; 7.608      ;
; 31.807 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[23] ; mhz25        ; mhz25       ; 40.000       ; -0.404     ; 7.608      ;
; 31.807 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[22] ; mhz25        ; mhz25       ; 40.000       ; -0.404     ; 7.608      ;
; 31.807 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[21] ; mhz25        ; mhz25       ; 40.000       ; -0.404     ; 7.608      ;
; 31.807 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[3]  ; mhz25        ; mhz25       ; 40.000       ; -0.404     ; 7.608      ;
; 31.827 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[21] ; mhz25        ; mhz25       ; 40.000       ; -0.406     ; 7.586      ;
; 31.833 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[15] ; mhz25        ; mhz25       ; 40.000       ; -0.402     ; 7.584      ;
; 31.833 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[14] ; mhz25        ; mhz25       ; 40.000       ; -0.402     ; 7.584      ;
; 31.833 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[13] ; mhz25        ; mhz25       ; 40.000       ; -0.402     ; 7.584      ;
; 31.833 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[12] ; mhz25        ; mhz25       ; 40.000       ; -0.402     ; 7.584      ;
; 31.833 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[11] ; mhz25        ; mhz25       ; 40.000       ; -0.402     ; 7.584      ;
; 31.833 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[10] ; mhz25        ; mhz25       ; 40.000       ; -0.402     ; 7.584      ;
; 31.833 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[9]  ; mhz25        ; mhz25       ; 40.000       ; -0.402     ; 7.584      ;
; 31.833 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[8]  ; mhz25        ; mhz25       ; 40.000       ; -0.402     ; 7.584      ;
; 31.833 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[7]  ; mhz25        ; mhz25       ; 40.000       ; -0.402     ; 7.584      ;
; 31.833 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[6]  ; mhz25        ; mhz25       ; 40.000       ; -0.402     ; 7.584      ;
; 31.833 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[5]  ; mhz25        ; mhz25       ; 40.000       ; -0.402     ; 7.584      ;
; 31.833 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[4]  ; mhz25        ; mhz25       ; 40.000       ; -0.402     ; 7.584      ;
; 32.043 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[31] ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.368      ;
; 32.043 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[30] ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.368      ;
; 32.043 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[29] ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.368      ;
; 32.043 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[28] ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.368      ;
; 32.043 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[27] ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.368      ;
; 32.043 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[26] ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.368      ;
; 32.043 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[25] ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.368      ;
; 32.043 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[24] ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.368      ;
; 32.043 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[23] ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.368      ;
; 32.043 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[22] ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.368      ;
; 32.043 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[20] ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.368      ;
; 32.043 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[19] ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.368      ;
; 32.043 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[18] ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.368      ;
; 32.043 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[17] ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.368      ;
; 32.043 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[16] ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.368      ;
; 32.049 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[30] ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.362      ;
; 32.049 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[29] ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.362      ;
; 32.049 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[28] ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.362      ;
; 32.049 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[27] ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.362      ;
; 32.049 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[6]  ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.362      ;
; 32.049 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[5]  ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.362      ;
; 32.049 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[4]  ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.362      ;
; 32.049 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[3]  ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.362      ;
; 32.049 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[2]  ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.362      ;
; 32.049 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[0]  ; mhz25        ; mhz25       ; 40.000       ; -0.408     ; 7.362      ;
; 32.082 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[26] ; mhz25        ; mhz25       ; 40.000       ; -0.406     ; 7.331      ;
; 32.082 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[20] ; mhz25        ; mhz25       ; 40.000       ; -0.406     ; 7.331      ;
; 32.082 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[19] ; mhz25        ; mhz25       ; 40.000       ; -0.406     ; 7.331      ;
; 32.082 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[18] ; mhz25        ; mhz25       ; 40.000       ; -0.406     ; 7.331      ;
; 32.082 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[17] ; mhz25        ; mhz25       ; 40.000       ; -0.406     ; 7.331      ;
; 32.082 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[16] ; mhz25        ; mhz25       ; 40.000       ; -0.406     ; 7.331      ;
; 32.082 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[15] ; mhz25        ; mhz25       ; 40.000       ; -0.406     ; 7.331      ;
; 32.082 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[14] ; mhz25        ; mhz25       ; 40.000       ; -0.406     ; 7.331      ;
; 32.082 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[13] ; mhz25        ; mhz25       ; 40.000       ; -0.406     ; 7.331      ;
; 32.082 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[12] ; mhz25        ; mhz25       ; 40.000       ; -0.406     ; 7.331      ;
; 32.082 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[11] ; mhz25        ; mhz25       ; 40.000       ; -0.406     ; 7.331      ;
; 32.082 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[10] ; mhz25        ; mhz25       ; 40.000       ; -0.406     ; 7.331      ;
; 32.082 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[9]  ; mhz25        ; mhz25       ; 40.000       ; -0.406     ; 7.331      ;
; 32.082 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[8]  ; mhz25        ; mhz25       ; 40.000       ; -0.406     ; 7.331      ;
; 32.082 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[7]  ; mhz25        ; mhz25       ; 40.000       ; -0.406     ; 7.331      ;
; 32.197 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[5]  ; mhz25        ; mhz25       ; 40.000       ; -0.412     ; 7.210      ;
; 32.197 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[3]  ; mhz25        ; mhz25       ; 40.000       ; -0.412     ; 7.210      ;
; 32.197 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[7]  ; mhz25        ; mhz25       ; 40.000       ; -0.412     ; 7.210      ;
; 32.403 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[2]  ; mhz25        ; mhz25       ; 40.000       ; -0.412     ; 7.004      ;
; 32.403 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[4]  ; mhz25        ; mhz25       ; 40.000       ; -0.412     ; 7.004      ;
; 32.403 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[6]  ; mhz25        ; mhz25       ; 40.000       ; -0.412     ; 7.004      ;
; 32.403 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[1]  ; mhz25        ; mhz25       ; 40.000       ; -0.412     ; 7.004      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 5.866      ;
; 44.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 5.647      ;
; 44.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.114      ; 5.534      ;
; 44.626 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 5.513      ;
; 44.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 5.500      ;
; 44.745 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 5.359      ;
; 44.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 5.285      ;
; 44.930 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 5.207      ;
; 44.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 5.209      ;
; 44.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 5.172      ;
; 45.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 5.132      ;
; 45.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 4.926      ;
; 45.375 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 4.773      ;
; 45.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 4.624      ;
; 45.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 4.600      ;
; 45.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 4.243      ;
; 46.128 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 4.018      ;
; 46.208 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 3.938      ;
; 46.241 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 3.869      ;
; 46.508 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.113      ; 3.604      ;
; 47.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.977      ;
; 47.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.846      ;
; 47.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 2.765      ;
; 47.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 2.637      ;
; 47.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.671      ;
; 47.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 2.626      ;
; 47.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.581      ;
; 48.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.117      ;
; 48.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.105      ;
; 48.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 1.320      ;
; 90.491 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a100~portb_address_reg0                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.334     ; 9.174      ;
; 91.137 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a64~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.341     ; 8.521      ;
; 91.305 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a66~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.342     ; 8.352      ;
; 91.313 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a93~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.359     ; 8.327      ;
; 91.340 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a73~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.346     ; 8.313      ;
; 91.361 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a78~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.278     ; 8.360      ;
; 91.443 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a57~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.290     ; 8.266      ;
; 91.536 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a98~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.323     ; 8.140      ;
; 91.635 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.351     ; 8.013      ;
; 91.716 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a86~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.264     ; 8.019      ;
; 91.721 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a109~portb_address_reg0                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.345     ; 7.933      ;
; 91.864 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a59~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.290     ; 7.845      ;
; 91.893 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a110~portb_address_reg0                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.335     ; 7.771      ;
; 91.936 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a63~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.370     ; 7.693      ;
; 91.940 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a58~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.267     ; 7.792      ;
; 91.971 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a70~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.370     ; 7.658      ;
; 92.012 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a68~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.359     ; 7.628      ;
; 92.049 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a56~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.325     ; 7.625      ;
; 92.094 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a43~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.311     ; 7.594      ;
; 92.121 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a95~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.377     ; 7.501      ;
; 92.151 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a99~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.299     ; 7.549      ;
; 92.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a76~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.177      ; 8.029      ;
; 92.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a7~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.181      ; 8.025      ;
; 92.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a69~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.180      ; 8.024      ;
; 92.188 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a80~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.306     ; 7.505      ;
; 92.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a63~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 8.029      ;
; 92.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a68~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.175      ; 8.001      ;
; 92.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a70~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 7.981      ;
; 92.274 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a88~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.312     ; 7.413      ;
; 92.403 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a79~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.293     ; 7.303      ;
; 92.412 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a96~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.364     ; 7.223      ;
; 92.417 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a25~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.289     ; 7.293      ;
; 92.419 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a85~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.294     ; 7.286      ;
; 92.450 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a77~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.354     ; 7.195      ;
; 92.461 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a24~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.257     ; 7.281      ;
; 92.481 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a94~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.350     ; 7.168      ;
; 92.486 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a67~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.351     ; 7.162      ;
; 92.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a75~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 7.698      ;
; 92.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a72~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 7.699      ;
; 92.505 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a102~portb_address_reg0                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.306     ; 7.188      ;
; 92.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a94~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.166      ; 7.689      ;
; 92.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a73~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.162      ; 7.673      ;
; 92.541 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a65~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.310     ; 7.148      ;
; 92.549 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a107~portb_address_reg0                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.326     ; 7.124      ;
; 92.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a97~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.186      ; 7.658      ;
; 92.593 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a75~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.353     ; 7.053      ;
; 92.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a93~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.180      ; 7.616      ;
; 92.616 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a92~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.363     ; 7.020      ;
; 92.627 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a16~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.307     ; 7.065      ;
; 92.644 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                          ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.345     ; 7.010      ;
; 92.657 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a60~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.308     ; 7.034      ;
; 92.661 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a74~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.351     ; 6.987      ;
; 92.690 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a71~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.356     ; 6.953      ;
; 92.695 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                          ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.350     ; 6.954      ;
; 92.709 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a62~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.266     ; 7.024      ;
; 92.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a2~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 7.484      ;
; 92.715 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a108~portb_address_reg0                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.336     ; 6.948      ;
; 92.749 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a101~portb_address_reg0                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.283     ; 6.967      ;
; 92.752 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a91~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.372     ; 6.875      ;
; 92.762 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                          ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.355     ; 6.882      ;
; 92.790 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a52~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.355     ; 6.854      ;
; 92.806 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a55~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.348     ; 6.845      ;
; 92.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a54~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.158      ; 7.375      ;
; 92.819 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a18~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 6.865      ;
; 92.825 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a106~portb_address_reg0                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.337     ; 6.837      ;
; 92.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a71~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.177      ; 7.357      ;
; 92.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a92~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.184      ; 7.356      ;
; 92.865 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a81~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.294     ; 6.840      ;
; 92.895 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a19~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.368     ; 6.736      ;
; 92.910 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a84~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.356     ; 6.733      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.353 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.387 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_mcj:auto_generated|counter_reg_bit[16]                                                                                ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_mcj:auto_generated|counter_reg_bit[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.394 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                     ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                     ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                     ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                  ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                     ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                  ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[34]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[33]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                  ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                  ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                     ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[29]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[30]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[29]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30]                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[30]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[32]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[31]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.642      ;
; 0.400 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]                                                                                                                                                                                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.643      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.643      ;
; 0.401 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[15]                                                                                                                                                                                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[2] ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_mcj:auto_generated|counter_reg_bit[16]                                                                                ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|address_reg_b[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.404 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0] ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_mcj:auto_generated|counter_reg_bit[13]                                                                                ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|address_reg_b[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_in_raw'                                                                                                                               ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; tri_control:tc|cap_state.state_second_wait ; tri_control:tc|cap_state.state_second_wait ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; tri_control:tc|cap_state.state_first_wait  ; tri_control:tc|cap_state.state_first_wait  ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; tri_control:tc|z_cnt[1]                    ; tri_control:tc|z_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; tri_control:tc|y_cnt[1]                    ; tri_control:tc|y_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; tri_control:tc|x_cnt[1]                    ; tri_control:tc|x_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; tr_buff:tb|start                           ; tr_buff:tb|start                           ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; tr_buff:tb|state                           ; tr_buff:tb|state                           ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; tri_control:tc|vga_buff.X                  ; tri_control:tc|vga_buff.X                  ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; tri_control:tc|camera_buff.Z               ; tri_control:tc|camera_buff.Z               ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; tri_control:tc|z_cnt[0]                    ; tri_control:tc|z_cnt[0]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; tri_control:tc|y_cnt[0]                    ; tri_control:tc|y_cnt[0]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; tri_control:tc|x_cnt[0]                    ; tri_control:tc|x_cnt[0]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sram_ctrl:sc_y|state_reg.state_idle        ; sram_ctrl:sc_y|state_reg.state_idle        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sram_ctrl:sc_z|state_reg.state_idle        ; sram_ctrl:sc_z|state_reg.state_idle        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sram_ctrl:sc_x|state_reg.state_idle        ; sram_ctrl:sc_x|state_reg.state_idle        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.608      ;
; 0.380 ; tri_control:tc|cap_state.state_second_wait ; tri_control:tc|cap_state.state_first_wait  ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.624      ;
; 0.387 ; kHz_50:k50|clk_out                         ; kHz_50:k50|clk_out                         ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.039      ; 0.597      ;
; 0.415 ; sram_ctrl:sc_y|state_reg.state_idle        ; sram_ctrl:sc_y|oe_reg                      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.658      ;
; 0.423 ; capture_buff:cb|start                      ; sram_ctrl:sc_x|we_reg                      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.666      ;
; 0.432 ; sram_ctrl:sc_y|state_reg.state_idle        ; sram_ctrl:sc_y|tri_reg                     ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.675      ;
; 0.493 ; tri_control:tc|cap_state.state_first_wait  ; tri_control:tc|cap_state.state_switch      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.737      ;
; 0.513 ; tri_control:tc|camera_buff.X               ; tri_control:tc|sram_select[0]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.756      ;
; 0.514 ; sram_ctrl:sc_x|state_reg.state_read        ; sram_ctrl:sc_x|tri_reg                     ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.757      ;
; 0.515 ; sram_ctrl:sc_x|state_reg.state_idle        ; sram_ctrl:sc_x|oe_reg                      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.758      ;
; 0.533 ; sram_ctrl:sc_z|state_reg.state_idle        ; sram_ctrl:sc_z|we_reg                      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.776      ;
; 0.535 ; sram_ctrl:sc_z|state_reg.state_idle        ; sram_ctrl:sc_z|oe_reg                      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.778      ;
; 0.548 ; tri_control:tc|camera_buff.Y               ; tri_control:tc|sram_select[1]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; tr_buff:tb|state                           ; tr_buff:tb|start                           ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; sram_ctrl:sc_z|state_reg.state_idle        ; sram_ctrl:sc_z|tri_reg                     ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.792      ;
; 0.555 ; tri_control:tc|cap_state.state_switch      ; tri_control:tc|cap_state.state_second_wait ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.799      ;
; 0.578 ; sram_ctrl:sc_x|state_reg.state_idle        ; sram_ctrl:sc_x|tri_reg                     ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.821      ;
; 0.580 ; kHz_50:k50|count[1]                        ; kHz_50:k50|count[1]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.824      ;
; 0.585 ; tri_control:tc|x_cnt[0]                    ; tri_control:tc|x_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.828      ;
; 0.594 ; tri_control:tc|y_cnt[1]                    ; tri_control:tc|vga_buff.Y                  ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.069      ; 0.834      ;
; 0.595 ; tri_control:tc|camera_buff.Y               ; tri_control:tc|sram_select[2]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.838      ;
; 0.597 ; tri_control:tc|vga_buff.Y                  ; tri_control:tc|sram_select[0]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.074      ; 0.842      ;
; 0.597 ; kHz_50:k50|count[3]                        ; kHz_50:k50|count[3]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.841      ;
; 0.597 ; kHz_50:k50|count[13]                       ; kHz_50:k50|count[13]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.841      ;
; 0.597 ; kHz_50:k50|count[15]                       ; kHz_50:k50|count[15]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.841      ;
; 0.598 ; kHz_50:k50|count[5]                        ; kHz_50:k50|count[5]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; kHz_50:k50|count[11]                       ; kHz_50:k50|count[11]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; kHz_50:k50|count[19]                       ; kHz_50:k50|count[19]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; kHz_50:k50|count[21]                       ; kHz_50:k50|count[21]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; kHz_50:k50|count[29]                       ; kHz_50:k50|count[29]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; kHz_50:k50|count[6]                        ; kHz_50:k50|count[6]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; kHz_50:k50|count[27]                       ; kHz_50:k50|count[27]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; kHz_50:k50|count[31]                       ; kHz_50:k50|count[31]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; tri_control:tc|camera_buff.Y               ; tri_control:tc|camera_buff.Z               ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; kHz_50:k50|count[17]                       ; kHz_50:k50|count[17]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; kHz_50:k50|count[22]                       ; kHz_50:k50|count[22]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; kHz_50:k50|count[9]                        ; kHz_50:k50|count[9]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; kHz_50:k50|count[7]                        ; kHz_50:k50|count[7]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; kHz_50:k50|count[2]                        ; kHz_50:k50|count[2]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; kHz_50:k50|count[14]                       ; kHz_50:k50|count[14]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; kHz_50:k50|count[16]                       ; kHz_50:k50|count[16]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; kHz_50:k50|count[23]                       ; kHz_50:k50|count[23]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; kHz_50:k50|count[25]                       ; kHz_50:k50|count[25]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; kHz_50:k50|count[0]                        ; kHz_50:k50|count[0]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; kHz_50:k50|count[4]                        ; kHz_50:k50|count[4]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; kHz_50:k50|count[8]                        ; kHz_50:k50|count[8]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; kHz_50:k50|count[10]                       ; kHz_50:k50|count[10]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; kHz_50:k50|count[12]                       ; kHz_50:k50|count[12]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; kHz_50:k50|count[18]                       ; kHz_50:k50|count[18]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; kHz_50:k50|count[20]                       ; kHz_50:k50|count[20]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; kHz_50:k50|count[30]                       ; kHz_50:k50|count[30]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; kHz_50:k50|count[24]                       ; kHz_50:k50|count[24]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; kHz_50:k50|count[26]                       ; kHz_50:k50|count[26]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; kHz_50:k50|count[28]                       ; kHz_50:k50|count[28]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 0.848      ;
; 0.633 ; tri_control:tc|z_cnt[0]                    ; tri_control:tc|z_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.876      ;
; 0.638 ; tri_control:tc|y_cnt[0]                    ; tri_control:tc|y_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.881      ;
; 0.676 ; tri_control:tc|camera_buff.Z               ; tri_control:tc|z_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.919      ;
; 0.679 ; tri_control:tc|camera_buff.Z               ; tri_control:tc|z_cnt[0]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.922      ;
; 0.701 ; sram_ctrl:sc_y|state_reg.state_idle        ; sram_ctrl:sc_y|we_reg                      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 0.944      ;
; 0.719 ; tri_control:tc|vga_buff.X                  ; tri_control:tc|vga_buff.Y                  ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.071      ; 0.961      ;
; 0.729 ; sram_ctrl:sc_x|state_reg.state_idle        ; sram_ctrl:sc_x|we_reg                      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.071      ; 0.971      ;
; 0.815 ; tri_control:tc|camera_buff.Z               ; tri_control:tc|vga_buff.Y                  ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.069      ; 1.055      ;
; 0.815 ; tr_buff:tb|start                           ; sram_ctrl:sc_z|oe_reg                      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.079      ; 1.065      ;
; 0.816 ; tri_control:tc|vga_buff.Y                  ; tri_control:tc|camera_buff.Z               ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.074      ; 1.061      ;
; 0.817 ; tri_control:tc|camera_buff.Z               ; tri_control:tc|vga_buff.Z                  ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.069      ; 1.057      ;
; 0.833 ; tri_control:tc|camera_buff.X               ; tri_control:tc|camera_buff.Y               ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 1.076      ;
; 0.835 ; tri_control:tc|vga_buff.Z                  ; tri_control:tc|sram_select[1]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.074      ; 1.080      ;
; 0.844 ; tri_control:tc|vga_buff.X                  ; tri_control:tc|sram_select[2]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.074      ; 1.089      ;
; 0.848 ; tri_control:tc|vga_buff.X                  ; tri_control:tc|sram_select[0]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.074      ; 1.093      ;
; 0.854 ; tri_control:tc|camera_buff.X               ; tri_control:tc|y_cnt[0]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 1.097      ;
; 0.858 ; tri_control:tc|camera_buff.X               ; tri_control:tc|y_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 1.101      ;
; 0.858 ; tri_control:tc|camera_buff.X               ; tri_control:tc|sram_select[1]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.072      ; 1.101      ;
; 0.865 ; tri_control:tc|vga_buff.X                  ; tri_control:tc|sram_select[1]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.074      ; 1.110      ;
; 0.867 ; kHz_50:k50|count[1]                        ; kHz_50:k50|count[2]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 1.111      ;
; 0.868 ; tri_control:tc|vga_buff.X                  ; tri_control:tc|camera_buff.Z               ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.074      ; 1.113      ;
; 0.870 ; kHz_50:k50|count[0]                        ; kHz_50:k50|count[1]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 1.114      ;
; 0.872 ; tri_control:tc|vga_buff.Z                  ; tri_control:tc|sram_select[2]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.074      ; 1.117      ;
; 0.881 ; kHz_50:k50|count[0]                        ; kHz_50:k50|count[2]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 1.125      ;
; 0.883 ; kHz_50:k50|count[13]                       ; kHz_50:k50|count[14]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 1.127      ;
; 0.883 ; kHz_50:k50|count[15]                       ; kHz_50:k50|count[16]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 1.127      ;
; 0.883 ; kHz_50:k50|count[3]                        ; kHz_50:k50|count[4]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 1.127      ;
; 0.884 ; kHz_50:k50|count[5]                        ; kHz_50:k50|count[6]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; kHz_50:k50|count[21]                       ; kHz_50:k50|count[22]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; kHz_50:k50|count[11]                       ; kHz_50:k50|count[12]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; kHz_50:k50|count[19]                       ; kHz_50:k50|count[20]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; kHz_50:k50|count[29]                       ; kHz_50:k50|count[30]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.073      ; 1.128      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mhz25'                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; VGA:vga|activeArea                                                         ; VGA:vga|activeArea                                                                                                                                   ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[31]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[5]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[2]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[3]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[3]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[7]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[4]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[6]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[1]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[1]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[0]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[0]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.597      ;
; 0.362 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; mhz25        ; mhz25       ; 0.000        ; 0.388      ; 0.951      ;
; 0.367 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; mhz25        ; mhz25       ; 0.000        ; 0.388      ; 0.956      ;
; 0.371 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; mhz25        ; mhz25       ; 0.000        ; 0.388      ; 0.960      ;
; 0.387 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; mhz25        ; mhz25       ; 0.000        ; 0.388      ; 0.976      ;
; 0.389 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; mhz25        ; mhz25       ; 0.000        ; 0.388      ; 0.978      ;
; 0.397 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; mhz25        ; mhz25       ; 0.000        ; 0.388      ; 0.986      ;
; 0.398 ; ov7670_controller:ovctrl|sys_clk                                           ; ov7670_controller:ovctrl|sys_clk                                                                                                                     ; mhz25        ; mhz25       ; 0.000        ; 0.039      ; 0.608      ;
; 0.399 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; mhz25        ; mhz25       ; 0.000        ; 0.388      ; 0.988      ;
; 0.436 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[1]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.678      ;
; 0.506 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[4]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[5]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.749      ;
; 0.507 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[8]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[9]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[6]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[7]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[3]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[4]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.749      ;
; 0.508 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[26]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[27]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[23]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[24]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[15]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[8]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[9]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[5]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[6]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.750      ;
; 0.509 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[25]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[26]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.751      ;
; 0.510 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[27]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[28]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.752      ;
; 0.510 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[16]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[17]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.752      ;
; 0.510 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[14]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.752      ;
; 0.511 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[13]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.753      ;
; 0.581 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[12]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[13]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.824      ;
; 0.582 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[16]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[17]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.824      ;
; 0.583 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[24]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[25]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.826      ;
; 0.583 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[23]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[24]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.826      ;
; 0.583 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[23]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.826      ;
; 0.583 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[9]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[10]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.825      ;
; 0.584 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[30]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[31]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[29]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[30]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[11]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[12]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.827      ;
; 0.584 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[10]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[11]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.827      ;
; 0.584 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[5]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[6]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.827      ;
; 0.585 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[27]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[28]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[14]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[15]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[4]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[5]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.827      ;
; 0.586 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[13]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[14]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[7]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[8]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[18]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[19]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[9]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[10]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[18]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[19]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[15]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[16]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[7]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[8]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[22]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[23]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[18]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.830      ;
; 0.589 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[24]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[25]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; VGA:vga|Vcnt[8]                                                            ; VGA:vga|Vsync                                                                                                                                        ; mhz25        ; mhz25       ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[21]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[22]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[28]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[29]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[19]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[20]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; VGA:vga|Vcnt[7]                                                            ; VGA:vga|Vcnt[7]                                                                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.073      ; 0.834      ;
; 0.590 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[10]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[11]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[17]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[18]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[11]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[12]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.833      ;
; 0.592 ; VGA:vga|Vcnt[5]                                                            ; VGA:vga|Vcnt[5]                                                                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.073      ; 0.836      ;
; 0.593 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[28]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[29]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.835      ;
; 0.595 ; VGA:vga|Vcnt[6]                                                            ; VGA:vga|Vcnt[6]                                                                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.073      ; 0.839      ;
; 0.597 ; VGA:vga|Hcnt[4]                                                            ; VGA:vga|Hsync                                                                                                                                        ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.840      ;
; 0.601 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; VGA:vga|Hcnt[6]                                                            ; VGA:vga|Hsync                                                                                                                                        ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; VGA:vga|Vcnt[1]                                                            ; VGA:vga|Vcnt[1]                                                                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[19]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[20]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; Address_Generator:ag|val[7]                                                ; Address_Generator:ag|val[7]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; VGA:vga|Vcnt[8]                                                            ; VGA:vga|Vcnt[8]                                                                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[5]                                                                           ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[3]                                                                           ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[1]                                                                           ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; Address_Generator:ag|val[3]                                                ; Address_Generator:ag|val[3]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[7]                                                                           ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; Address_Generator:ag|val[13]                                               ; Address_Generator:ag|val[13]                                                                                                                         ; mhz25        ; mhz25       ; 0.000        ; 0.073      ; 0.850      ;
; 0.607 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[2]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[3]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.849      ;
; 0.608 ; Address_Generator:ag|val[1]                                                ; Address_Generator:ag|val[1]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.073      ; 0.852      ;
; 0.608 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[29]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[30]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.071      ; 0.850      ;
; 0.609 ; Address_Generator:ag|val[4]                                                ; Address_Generator:ag|val[4]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.073      ; 0.853      ;
; 0.610 ; Address_Generator:ag|val[11]                                               ; Address_Generator:ag|val[11]                                                                                                                         ; mhz25        ; mhz25       ; 0.000        ; 0.073      ; 0.854      ;
; 0.610 ; Address_Generator:ag|val[12]                                               ; Address_Generator:ag|val[12]                                                                                                                         ; mhz25        ; mhz25       ; 0.000        ; 0.073      ; 0.854      ;
; 0.610 ; VGA:vga|Vcnt[4]                                                            ; VGA:vga|Vcnt[4]                                                                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.073      ; 0.854      ;
; 0.611 ; Address_Generator:ag|val[5]                                                ; Address_Generator:ag|val[5]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.073      ; 0.855      ;
; 0.614 ; Address_Generator:ag|val[6]                                                ; Address_Generator:ag|val[6]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.073      ; 0.858      ;
; 0.615 ; Address_Generator:ag|val[14]                                               ; Address_Generator:ag|val[14]                                                                                                                         ; mhz25        ; mhz25       ; 0.000        ; 0.073      ; 0.859      ;
; 0.616 ; Address_Generator:ag|val[2]                                                ; Address_Generator:ag|val[2]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.073      ; 0.860      ;
; 0.616 ; Address_Generator:ag|val[10]                                               ; Address_Generator:ag|val[10]                                                                                                                         ; mhz25        ; mhz25       ; 0.000        ; 0.073      ; 0.860      ;
; 0.617 ; Address_Generator:ag|val[15]                                               ; Address_Generator:ag|val[15]                                                                                                                         ; mhz25        ; mhz25       ; 0.000        ; 0.073      ; 0.861      ;
; 0.620 ; Address_Generator:ag|val[16]                                               ; Address_Generator:ag|val[16]                                                                                                                         ; mhz25        ; mhz25       ; 0.000        ; 0.073      ; 0.864      ;
; 0.620 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[0]                                                                           ; mhz25        ; mhz25       ; 0.000        ; 0.072      ; 0.863      ;
; 0.625 ; Address_Generator:ag|val[9]                                                ; Address_Generator:ag|val[9]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.073      ; 0.869      ;
; 0.627 ; Address_Generator:ag|val[8]                                                ; Address_Generator:ag|val[8]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.073      ; 0.871      ;
+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pclk'                                                                                                                           ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; ov7670_capture:pixel_buf|line[0]      ; ov7670_capture:pixel_buf|line[0]      ; pclk         ; pclk        ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; ov7670_capture:pixel_buf|line[1]      ; ov7670_capture:pixel_buf|line[1]      ; pclk         ; pclk        ; 0.000        ; 0.039      ; 0.597      ;
; 0.398 ; ov7670_capture:pixel_buf|href_last[2] ; ov7670_capture:pixel_buf|href_last[2] ; pclk         ; pclk        ; 0.000        ; 0.039      ; 0.608      ;
; 0.407 ; ov7670_capture:pixel_buf|line[0]      ; ov7670_capture:pixel_buf|line[1]      ; pclk         ; pclk        ; 0.000        ; 0.046      ; 0.624      ;
; 0.422 ; ov7670_capture:pixel_buf|href_last[2] ; ov7670_capture:pixel_buf|href_last[1] ; pclk         ; pclk        ; 0.000        ; 0.046      ; 0.639      ;
; 0.427 ; ov7670_capture:pixel_buf|d_latch[6]   ; ov7670_capture:pixel_buf|d_latch[14]  ; pclk         ; pclk        ; 0.000        ; 0.043      ; 0.641      ;
; 0.427 ; ov7670_capture:pixel_buf|d_latch[5]   ; ov7670_capture:pixel_buf|d_latch[13]  ; pclk         ; pclk        ; 0.000        ; 0.043      ; 0.641      ;
; 0.433 ; ov7670_capture:pixel_buf|address[16]  ; ov7670_capture:pixel_buf|address[16]  ; pclk         ; pclk        ; 0.000        ; 0.039      ; 0.643      ;
; 0.435 ; ov7670_capture:pixel_buf|href_last[2] ; ov7670_capture:pixel_buf|we_reg       ; pclk         ; pclk        ; 0.000        ; 0.046      ; 0.652      ;
; 0.443 ; ov7670_capture:pixel_buf|d_latch[4]   ; ov7670_capture:pixel_buf|d_latch[12]  ; pclk         ; pclk        ; 0.000        ; 0.045      ; 0.659      ;
; 0.444 ; ov7670_capture:pixel_buf|d_latch[7]   ; ov7670_capture:pixel_buf|d_latch[15]  ; pclk         ; pclk        ; 0.000        ; 0.045      ; 0.660      ;
; 0.446 ; ov7670_capture:pixel_buf|d_latch[2]   ; ov7670_capture:pixel_buf|d_latch[10]  ; pclk         ; pclk        ; 0.000        ; 0.043      ; 0.660      ;
; 0.577 ; ov7670_capture:pixel_buf|d_latch[0]   ; ov7670_capture:pixel_buf|d_latch[8]   ; pclk         ; pclk        ; 0.000        ; 0.043      ; 0.791      ;
; 0.598 ; ov7670_capture:pixel_buf|d_latch[1]   ; ov7670_capture:pixel_buf|d_latch[9]   ; pclk         ; pclk        ; 0.000        ; 0.043      ; 0.812      ;
; 0.608 ; ov7670_capture:pixel_buf|line[1]      ; ov7670_capture:pixel_buf|we_reg       ; pclk         ; pclk        ; 0.000        ; 0.046      ; 0.825      ;
; 0.615 ; ov7670_capture:pixel_buf|href_hold    ; ov7670_capture:pixel_buf|line[0]      ; pclk         ; pclk        ; 0.000        ; 0.046      ; 0.832      ;
; 0.617 ; ov7670_capture:pixel_buf|href_hold    ; ov7670_capture:pixel_buf|line[1]      ; pclk         ; pclk        ; 0.000        ; 0.046      ; 0.834      ;
; 0.631 ; ov7670_capture:pixel_buf|address[7]   ; ov7670_capture:pixel_buf|address[7]   ; pclk         ; pclk        ; 0.000        ; 0.039      ; 0.841      ;
; 0.632 ; ov7670_capture:pixel_buf|address[3]   ; ov7670_capture:pixel_buf|address[3]   ; pclk         ; pclk        ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; ov7670_capture:pixel_buf|address[5]   ; ov7670_capture:pixel_buf|address[5]   ; pclk         ; pclk        ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; ov7670_capture:pixel_buf|address[11]  ; ov7670_capture:pixel_buf|address[11]  ; pclk         ; pclk        ; 0.000        ; 0.039      ; 0.842      ;
; 0.633 ; ov7670_capture:pixel_buf|address[13]  ; ov7670_capture:pixel_buf|address[13]  ; pclk         ; pclk        ; 0.000        ; 0.039      ; 0.843      ;
; 0.634 ; ov7670_capture:pixel_buf|address[14]  ; ov7670_capture:pixel_buf|address[14]  ; pclk         ; pclk        ; 0.000        ; 0.039      ; 0.844      ;
; 0.635 ; ov7670_capture:pixel_buf|address[9]   ; ov7670_capture:pixel_buf|address[9]   ; pclk         ; pclk        ; 0.000        ; 0.039      ; 0.845      ;
; 0.636 ; ov7670_capture:pixel_buf|address[1]   ; ov7670_capture:pixel_buf|address[1]   ; pclk         ; pclk        ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; ov7670_capture:pixel_buf|address[8]   ; ov7670_capture:pixel_buf|address[8]   ; pclk         ; pclk        ; 0.000        ; 0.039      ; 0.846      ;
; 0.637 ; ov7670_capture:pixel_buf|address[4]   ; ov7670_capture:pixel_buf|address[4]   ; pclk         ; pclk        ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; ov7670_capture:pixel_buf|address[6]   ; ov7670_capture:pixel_buf|address[6]   ; pclk         ; pclk        ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; ov7670_capture:pixel_buf|address[10]  ; ov7670_capture:pixel_buf|address[10]  ; pclk         ; pclk        ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; ov7670_capture:pixel_buf|address[15]  ; ov7670_capture:pixel_buf|address[15]  ; pclk         ; pclk        ; 0.000        ; 0.039      ; 0.847      ;
; 0.638 ; ov7670_capture:pixel_buf|address[2]   ; ov7670_capture:pixel_buf|address[2]   ; pclk         ; pclk        ; 0.000        ; 0.039      ; 0.848      ;
; 0.638 ; ov7670_capture:pixel_buf|address[12]  ; ov7670_capture:pixel_buf|address[12]  ; pclk         ; pclk        ; 0.000        ; 0.039      ; 0.848      ;
; 0.664 ; ov7670_capture:pixel_buf|href_last[1] ; ov7670_capture:pixel_buf|href_last[2] ; pclk         ; pclk        ; 0.000        ; 0.046      ; 0.881      ;
; 0.668 ; ov7670_capture:pixel_buf|href_last[0] ; ov7670_capture:pixel_buf|href_last[1] ; pclk         ; pclk        ; 0.000        ; 0.046      ; 0.885      ;
; 0.705 ; ov7670_capture:pixel_buf|href_last[2] ; ov7670_capture:pixel_buf|href_last[0] ; pclk         ; pclk        ; 0.000        ; 0.046      ; 0.922      ;
; 0.804 ; ov7670_capture:pixel_buf|address[0]   ; ov7670_capture:pixel_buf|address[0]   ; pclk         ; pclk        ; 0.000        ; 0.039      ; 1.014      ;
; 0.910 ; ov7670_capture:pixel_buf|address[11]  ; ov7670_capture:pixel_buf|address[12]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.128      ;
; 0.911 ; ov7670_capture:pixel_buf|address[13]  ; ov7670_capture:pixel_buf|address[14]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.129      ;
; 0.913 ; ov7670_capture:pixel_buf|address[3]   ; ov7670_capture:pixel_buf|address[4]   ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.128      ;
; 0.913 ; ov7670_capture:pixel_buf|address[5]   ; ov7670_capture:pixel_buf|address[6]   ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.128      ;
; 0.914 ; ov7670_capture:pixel_buf|address[9]   ; ov7670_capture:pixel_buf|address[10]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.132      ;
; 0.914 ; ov7670_capture:pixel_buf|address[14]  ; ov7670_capture:pixel_buf|address[15]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.132      ;
; 0.916 ; ov7670_capture:pixel_buf|address[8]   ; ov7670_capture:pixel_buf|address[9]   ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.134      ;
; 0.916 ; ov7670_capture:pixel_buf|address[15]  ; ov7670_capture:pixel_buf|address[16]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.134      ;
; 0.917 ; ov7670_capture:pixel_buf|address[10]  ; ov7670_capture:pixel_buf|address[11]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.135      ;
; 0.918 ; ov7670_capture:pixel_buf|address[1]   ; ov7670_capture:pixel_buf|address[2]   ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.133      ;
; 0.918 ; ov7670_capture:pixel_buf|address[12]  ; ov7670_capture:pixel_buf|address[13]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.136      ;
; 0.920 ; ov7670_capture:pixel_buf|address[4]   ; ov7670_capture:pixel_buf|address[5]   ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.135      ;
; 0.920 ; ov7670_capture:pixel_buf|address[6]   ; ov7670_capture:pixel_buf|address[7]   ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.135      ;
; 0.921 ; ov7670_capture:pixel_buf|address[2]   ; ov7670_capture:pixel_buf|address[3]   ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.136      ;
; 0.925 ; ov7670_capture:pixel_buf|address[14]  ; ov7670_capture:pixel_buf|address[16]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.143      ;
; 0.927 ; ov7670_capture:pixel_buf|address[8]   ; ov7670_capture:pixel_buf|address[10]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.145      ;
; 0.928 ; ov7670_capture:pixel_buf|address[10]  ; ov7670_capture:pixel_buf|address[12]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.146      ;
; 0.929 ; ov7670_capture:pixel_buf|address[12]  ; ov7670_capture:pixel_buf|address[14]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.147      ;
; 0.931 ; ov7670_capture:pixel_buf|address[4]   ; ov7670_capture:pixel_buf|address[6]   ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.146      ;
; 0.932 ; ov7670_capture:pixel_buf|address[2]   ; ov7670_capture:pixel_buf|address[4]   ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.147      ;
; 1.009 ; ov7670_capture:pixel_buf|address[11]  ; ov7670_capture:pixel_buf|address[13]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.227      ;
; 1.010 ; ov7670_capture:pixel_buf|address[13]  ; ov7670_capture:pixel_buf|address[15]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.228      ;
; 1.012 ; ov7670_capture:pixel_buf|address[3]   ; ov7670_capture:pixel_buf|address[5]   ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.227      ;
; 1.012 ; ov7670_capture:pixel_buf|address[5]   ; ov7670_capture:pixel_buf|address[7]   ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.227      ;
; 1.013 ; ov7670_capture:pixel_buf|address[9]   ; ov7670_capture:pixel_buf|address[11]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.231      ;
; 1.017 ; ov7670_capture:pixel_buf|address[1]   ; ov7670_capture:pixel_buf|address[3]   ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.232      ;
; 1.020 ; ov7670_capture:pixel_buf|address[11]  ; ov7670_capture:pixel_buf|address[14]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.238      ;
; 1.021 ; ov7670_capture:pixel_buf|address[13]  ; ov7670_capture:pixel_buf|address[16]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.239      ;
; 1.023 ; ov7670_capture:pixel_buf|address[3]   ; ov7670_capture:pixel_buf|address[6]   ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.238      ;
; 1.024 ; ov7670_capture:pixel_buf|address[9]   ; ov7670_capture:pixel_buf|address[12]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.242      ;
; 1.026 ; ov7670_capture:pixel_buf|address[8]   ; ov7670_capture:pixel_buf|address[11]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.244      ;
; 1.027 ; ov7670_capture:pixel_buf|address[10]  ; ov7670_capture:pixel_buf|address[13]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.245      ;
; 1.028 ; ov7670_capture:pixel_buf|address[1]   ; ov7670_capture:pixel_buf|address[4]   ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.243      ;
; 1.028 ; ov7670_capture:pixel_buf|address[12]  ; ov7670_capture:pixel_buf|address[15]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.246      ;
; 1.030 ; ov7670_capture:pixel_buf|address[4]   ; ov7670_capture:pixel_buf|address[7]   ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.245      ;
; 1.031 ; ov7670_capture:pixel_buf|address[2]   ; ov7670_capture:pixel_buf|address[5]   ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.246      ;
; 1.037 ; ov7670_capture:pixel_buf|address[8]   ; ov7670_capture:pixel_buf|address[12]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.255      ;
; 1.038 ; ov7670_capture:pixel_buf|address[10]  ; ov7670_capture:pixel_buf|address[14]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.256      ;
; 1.039 ; ov7670_capture:pixel_buf|address[12]  ; ov7670_capture:pixel_buf|address[16]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.257      ;
; 1.042 ; ov7670_capture:pixel_buf|address[2]   ; ov7670_capture:pixel_buf|address[6]   ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.257      ;
; 1.070 ; ov7670_capture:pixel_buf|address[0]   ; ov7670_capture:pixel_buf|address[1]   ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.285      ;
; 1.089 ; ov7670_capture:pixel_buf|address[0]   ; ov7670_capture:pixel_buf|address[2]   ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.304      ;
; 1.103 ; ov7670_capture:pixel_buf|address[7]   ; ov7670_capture:pixel_buf|address[8]   ; pclk         ; pclk        ; 0.000        ; -0.147     ; 1.127      ;
; 1.119 ; ov7670_capture:pixel_buf|address[11]  ; ov7670_capture:pixel_buf|address[15]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.337      ;
; 1.122 ; ov7670_capture:pixel_buf|address[3]   ; ov7670_capture:pixel_buf|address[7]   ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.337      ;
; 1.122 ; ov7670_capture:pixel_buf|address[6]   ; ov7670_capture:pixel_buf|address[8]   ; pclk         ; pclk        ; 0.000        ; -0.147     ; 1.146      ;
; 1.123 ; ov7670_capture:pixel_buf|address[9]   ; ov7670_capture:pixel_buf|address[13]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.341      ;
; 1.127 ; ov7670_capture:pixel_buf|address[1]   ; ov7670_capture:pixel_buf|address[5]   ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.342      ;
; 1.130 ; ov7670_capture:pixel_buf|address[11]  ; ov7670_capture:pixel_buf|address[16]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.348      ;
; 1.134 ; ov7670_capture:pixel_buf|address[9]   ; ov7670_capture:pixel_buf|address[14]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.352      ;
; 1.136 ; ov7670_capture:pixel_buf|address[8]   ; ov7670_capture:pixel_buf|address[13]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.354      ;
; 1.137 ; ov7670_capture:pixel_buf|address[10]  ; ov7670_capture:pixel_buf|address[15]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.355      ;
; 1.138 ; ov7670_capture:pixel_buf|address[1]   ; ov7670_capture:pixel_buf|address[6]   ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.353      ;
; 1.141 ; ov7670_capture:pixel_buf|address[2]   ; ov7670_capture:pixel_buf|address[7]   ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.356      ;
; 1.147 ; ov7670_capture:pixel_buf|address[8]   ; ov7670_capture:pixel_buf|address[14]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.365      ;
; 1.148 ; ov7670_capture:pixel_buf|address[10]  ; ov7670_capture:pixel_buf|address[16]  ; pclk         ; pclk        ; 0.000        ; 0.047      ; 1.366      ;
; 1.180 ; ov7670_capture:pixel_buf|address[0]   ; ov7670_capture:pixel_buf|address[3]   ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.395      ;
; 1.199 ; ov7670_capture:pixel_buf|address[0]   ; ov7670_capture:pixel_buf|address[4]   ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.414      ;
; 1.202 ; ov7670_capture:pixel_buf|address[7]   ; ov7670_capture:pixel_buf|address[9]   ; pclk         ; pclk        ; 0.000        ; -0.147     ; 1.226      ;
; 1.213 ; ov7670_capture:pixel_buf|address[7]   ; ov7670_capture:pixel_buf|address[10]  ; pclk         ; pclk        ; 0.000        ; -0.147     ; 1.237      ;
; 1.214 ; ov7670_capture:pixel_buf|address[5]   ; ov7670_capture:pixel_buf|address[8]   ; pclk         ; pclk        ; 0.000        ; -0.147     ; 1.238      ;
; 1.221 ; ov7670_capture:pixel_buf|address[6]   ; ov7670_capture:pixel_buf|address[9]   ; pclk         ; pclk        ; 0.000        ; -0.147     ; 1.245      ;
; 1.232 ; ov7670_capture:pixel_buf|address[4]   ; ov7670_capture:pixel_buf|address[8]   ; pclk         ; pclk        ; 0.000        ; -0.147     ; 1.256      ;
; 1.232 ; ov7670_capture:pixel_buf|address[6]   ; ov7670_capture:pixel_buf|address[10]  ; pclk         ; pclk        ; 0.000        ; -0.147     ; 1.256      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 93.787 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_3|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.142      ;
; 93.787 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_3|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.142      ;
; 93.787 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_3|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.142      ;
; 93.787 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.142      ;
; 93.787 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.142      ;
; 93.787 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.142      ;
; 93.787 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.142      ;
; 93.787 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.142      ;
; 93.787 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.142      ;
; 93.787 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.142      ;
; 93.787 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.142      ;
; 93.787 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.138      ;
; 93.787 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.138      ;
; 93.787 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.138      ;
; 93.787 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.138      ;
; 93.787 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.138      ;
; 93.787 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.138      ;
; 93.787 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.138      ;
; 93.787 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.138      ;
; 93.788 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[15]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.139      ;
; 93.788 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.139      ;
; 93.788 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.139      ;
; 93.788 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.139      ;
; 93.788 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.139      ;
; 93.788 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.139      ;
; 93.788 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.139      ;
; 93.788 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.139      ;
; 93.808 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.129      ;
; 93.808 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.129      ;
; 93.808 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.129      ;
; 93.808 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.129      ;
; 93.808 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.129      ;
; 93.808 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.129      ;
; 93.808 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.129      ;
; 93.808 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.129      ;
; 93.808 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.126      ;
; 93.808 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.126      ;
; 93.808 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.126      ;
; 93.808 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.126      ;
; 93.808 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.126      ;
; 93.808 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.126      ;
; 93.808 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.126      ;
; 93.808 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.126      ;
; 93.808 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.126      ;
; 93.808 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.126      ;
; 93.808 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[29]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.126      ;
; 93.808 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[30]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.126      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.127      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.126      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.126      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.126      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.126      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.126      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.126      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.128      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.128      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.128      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.128      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.128      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.128      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.128      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.128      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.128      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.128      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.128      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.128      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.125      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.125      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[29]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.125      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[30]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.125      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[31]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.125      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[32]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.125      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[33]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.125      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[34]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.125      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.119      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.119      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.119      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.114      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.114      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.114      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.113      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.125      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.125      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.124      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.124      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.124      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.124      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.124      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.124      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.124      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.124      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.124      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.124      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.123      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.123      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.123      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.123      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.123      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.123      ;
; 93.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.123      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.809      ;
; 1.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.809      ;
; 1.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.809      ;
; 1.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.809      ;
; 1.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.809      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.840      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.840      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.840      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.840      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.840      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.840      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.840      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.840      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.840      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.840      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.840      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.840      ;
; 1.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.834      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.845      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.845      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.845      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.845      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.845      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.845      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.845      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.845      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.845      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.845      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.845      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.845      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.845      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.845      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.845      ;
; 1.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.896      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.082      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.082      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.082      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.082      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[15]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 5.587      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_3|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 5.589      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_3|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 5.589      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_3|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 5.589      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 5.589      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 5.589      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 5.589      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 5.589      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 5.589      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 5.589      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 5.589      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 5.589      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 5.587      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 5.587      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 5.587      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 5.587      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 5.587      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 5.587      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.586      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.586      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.586      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.586      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.586      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.586      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.586      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.586      ;
; 5.302 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 5.587      ;
; 5.324 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 5.563      ;
; 5.324 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 5.563      ;
; 5.324 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 5.563      ;
; 5.324 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.574      ;
; 5.324 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.574      ;
; 5.324 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[31]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.574      ;
; 5.324 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[32]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.574      ;
; 5.324 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[33]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.574      ;
; 5.324 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[34]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.574      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 5.576      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 5.576      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 5.576      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 5.576      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 5.576      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 5.576      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.575      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 5.573      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 5.573      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 5.573      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 5.573      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 5.573      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 5.573      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 5.573      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.575      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.575      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.575      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.575      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.575      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.575      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.575      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.575      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.575      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[29]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.575      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[30]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.575      ;
; 5.325 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[16]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 5.578      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 10
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 34.414 ns




+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_in_raw          ; 6.219  ; 0.000         ;
; pclk                ; 7.710  ; 0.000         ;
; mhz25               ; 8.309  ; 0.000         ;
; altera_reserved_tck ; 46.950 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; mhz25               ; 0.152 ; 0.000         ;
; clk_in_raw          ; 0.180 ; 0.000         ;
; altera_reserved_tck ; 0.181 ; 0.000         ;
; pclk                ; 0.201 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 96.391 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.805 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clk_in_raw          ; 9.435  ; 0.000             ;
; pclk                ; 19.089 ; 0.000             ;
; mhz25               ; 19.512 ; 0.000             ;
; vga_clk             ; 29.543 ; 0.000             ;
; xclk                ; 29.543 ; 0.000             ;
; altera_reserved_tck ; 49.456 ; 0.000             ;
; cam_vsync           ; 96.000 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_in_raw'                                                                                                                    ;
+--------+-------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.219  ; camera_vsync                  ; tri_control:tc|cap_state.state_first_wait    ; cam_vsync    ; clk_in_raw  ; 10.000       ; 1.596      ; 5.364      ;
; 6.219  ; camera_vsync                  ; tri_control:tc|cap_state.state_switch        ; cam_vsync    ; clk_in_raw  ; 10.000       ; 1.596      ; 5.364      ;
; 6.983  ; camera_vsync                  ; tri_control:tc|sram_select[2]                ; cam_vsync    ; clk_in_raw  ; 10.000       ; 1.573      ; 4.577      ;
; 6.983  ; camera_vsync                  ; tri_control:tc|sram_select[1]                ; cam_vsync    ; clk_in_raw  ; 10.000       ; 1.573      ; 4.577      ;
; 6.983  ; camera_vsync                  ; tri_control:tc|sram_select[0]                ; cam_vsync    ; clk_in_raw  ; 10.000       ; 1.573      ; 4.577      ;
; 7.607  ; camera_vsync                  ; tri_control:tc|cap_state.state_second_wait   ; cam_vsync    ; clk_in_raw  ; 10.000       ; 1.596      ; 3.976      ;
; 8.367  ; VGA:vga|Vsync                 ; tri_control:tc|trans_state.state_second_wait ; vga_vsync    ; clk_in_raw  ; 10.000       ; 1.571      ; 3.296      ;
; 8.497  ; VGA:vga|Vsync                 ; tri_control:tc|trans_state.state_switch      ; vga_vsync    ; clk_in_raw  ; 10.000       ; 1.571      ; 3.166      ;
; 8.536  ; VGA:vga|Vsync                 ; tri_control:tc|trans_state.state_first_wait  ; vga_vsync    ; clk_in_raw  ; 10.000       ; 1.571      ; 3.127      ;
; 8.835  ; VGA:vga|Vsync                 ; tri_control:tc|sram_select[2]                ; vga_vsync    ; clk_in_raw  ; 10.000       ; 1.573      ; 2.830      ;
; 8.835  ; VGA:vga|Vsync                 ; tri_control:tc|sram_select[1]                ; vga_vsync    ; clk_in_raw  ; 10.000       ; 1.573      ; 2.830      ;
; 8.835  ; VGA:vga|Vsync                 ; tri_control:tc|sram_select[0]                ; vga_vsync    ; clk_in_raw  ; 10.000       ; 1.573      ; 2.830      ;
; 16.193 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_y|addr_reg[13]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.039     ; 3.755      ;
; 16.234 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_y|addr_reg[13]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.039     ; 3.714      ;
; 16.286 ; tri_control:tc|sram_select[1] ; tr_buff:tb|state                             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.046     ; 3.655      ;
; 16.327 ; tri_control:tc|sram_select[2] ; tr_buff:tb|state                             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.046     ; 3.614      ;
; 16.353 ; tri_control:tc|sram_select[0] ; sram_ctrl:sc_y|addr_reg[13]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.039     ; 3.595      ;
; 16.379 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_y|addr_reg[1]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.039     ; 3.569      ;
; 16.383 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_y|addr_reg[14]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.039     ; 3.565      ;
; 16.390 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_y|addr_reg[12]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.039     ; 3.558      ;
; 16.420 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_y|addr_reg[1]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.039     ; 3.528      ;
; 16.424 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_y|addr_reg[14]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.039     ; 3.524      ;
; 16.431 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_y|addr_reg[12]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.039     ; 3.517      ;
; 16.446 ; tri_control:tc|sram_select[0] ; tr_buff:tb|state                             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.046     ; 3.495      ;
; 16.487 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_y|addr_reg[7]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.039     ; 3.461      ;
; 16.500 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_z|addr_reg[2]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.038     ; 3.449      ;
; 16.517 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|data_write_reg[0]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.042     ; 3.428      ;
; 16.517 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|data_write_reg[1]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.042     ; 3.428      ;
; 16.517 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|data_write_reg[2]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.042     ; 3.428      ;
; 16.517 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|data_write_reg[8]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.042     ; 3.428      ;
; 16.528 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_y|addr_reg[7]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.039     ; 3.420      ;
; 16.539 ; tri_control:tc|sram_select[0] ; sram_ctrl:sc_y|addr_reg[1]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.039     ; 3.409      ;
; 16.543 ; tri_control:tc|sram_select[0] ; sram_ctrl:sc_y|addr_reg[14]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.039     ; 3.405      ;
; 16.550 ; tri_control:tc|sram_select[0] ; sram_ctrl:sc_y|addr_reg[12]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.039     ; 3.398      ;
; 16.576 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_y|addr_reg[10]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.039     ; 3.372      ;
; 16.592 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|addr_reg[8]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.039     ; 3.356      ;
; 16.617 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_y|addr_reg[10]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.039     ; 3.331      ;
; 16.619 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|addr_reg[8]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.039     ; 3.329      ;
; 16.636 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|addr_reg[9]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.054     ; 3.297      ;
; 16.647 ; tri_control:tc|sram_select[0] ; sram_ctrl:sc_y|addr_reg[7]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.039     ; 3.301      ;
; 16.663 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|data_write_reg[6]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.047     ; 3.277      ;
; 16.663 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|addr_reg[9]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.054     ; 3.270      ;
; 16.669 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|data_write_reg[0]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.042     ; 3.276      ;
; 16.669 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|data_write_reg[1]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.042     ; 3.276      ;
; 16.669 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|data_write_reg[2]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.042     ; 3.276      ;
; 16.669 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|data_write_reg[8]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.042     ; 3.276      ;
; 16.683 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_y|oe_reg                        ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.039     ; 3.265      ;
; 16.724 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_y|oe_reg                        ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.039     ; 3.224      ;
; 16.729 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_y|addr_reg[5]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.055     ; 3.203      ;
; 16.731 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_z|addr_reg[1]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.048     ; 3.208      ;
; 16.731 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_y|addr_reg[3]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.055     ; 3.201      ;
; 16.736 ; tri_control:tc|sram_select[0] ; sram_ctrl:sc_y|addr_reg[10]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.039     ; 3.212      ;
; 16.737 ; tri_control:tc|sram_select[0] ; sram_ctrl:sc_x|addr_reg[8]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.039     ; 3.211      ;
; 16.756 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|addr_reg[6]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.054     ; 3.177      ;
; 16.757 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|data_write_reg[3]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.048     ; 3.182      ;
; 16.757 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|data_write_reg[4]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.048     ; 3.182      ;
; 16.757 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|data_write_reg[5]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.048     ; 3.182      ;
; 16.757 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|data_write_reg[7]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.048     ; 3.182      ;
; 16.757 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|data_write_reg[9]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.048     ; 3.182      ;
; 16.757 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|data_write_reg[10]            ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.048     ; 3.182      ;
; 16.757 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|data_write_reg[11]            ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.048     ; 3.182      ;
; 16.761 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_z|addr_reg[0]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.051     ; 3.175      ;
; 16.770 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_y|addr_reg[5]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.055     ; 3.162      ;
; 16.772 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_y|addr_reg[3]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.055     ; 3.160      ;
; 16.775 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|addr_reg[2]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.054     ; 3.158      ;
; 16.775 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|addr_reg[11]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.054     ; 3.158      ;
; 16.779 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|addr_reg[3]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.055     ; 3.153      ;
; 16.780 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_z|addr_reg[2]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.038     ; 3.169      ;
; 16.781 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|addr_reg[13]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.054     ; 3.152      ;
; 16.781 ; tri_control:tc|sram_select[0] ; sram_ctrl:sc_x|addr_reg[9]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.054     ; 3.152      ;
; 16.783 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|addr_reg[6]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.054     ; 3.150      ;
; 16.790 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_y|addr_reg[2]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.055     ; 3.142      ;
; 16.793 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|addr_reg[12]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.054     ; 3.140      ;
; 16.794 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_y|addr_reg[4]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.055     ; 3.138      ;
; 16.802 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|addr_reg[2]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.054     ; 3.131      ;
; 16.802 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|addr_reg[11]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.054     ; 3.131      ;
; 16.806 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_y|addr_reg[0]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.055     ; 3.126      ;
; 16.806 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|addr_reg[3]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.055     ; 3.126      ;
; 16.808 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|addr_reg[13]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.054     ; 3.125      ;
; 16.812 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|addr_reg[5]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.054     ; 3.121      ;
; 16.815 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|data_write_reg[6]             ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.047     ; 3.125      ;
; 16.820 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|addr_reg[12]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.054     ; 3.113      ;
; 16.825 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|addr_reg[0]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.054     ; 3.108      ;
; 16.825 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|addr_reg[1]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.054     ; 3.108      ;
; 16.825 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|addr_reg[4]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.054     ; 3.108      ;
; 16.825 ; tri_control:tc|sram_select[1] ; sram_ctrl:sc_x|addr_reg[14]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.054     ; 3.108      ;
; 16.831 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_y|addr_reg[2]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.055     ; 3.101      ;
; 16.835 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_z|addr_reg[3]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.048     ; 3.104      ;
; 16.835 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_y|addr_reg[4]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.055     ; 3.097      ;
; 16.843 ; tri_control:tc|sram_select[0] ; sram_ctrl:sc_y|oe_reg                        ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.039     ; 3.105      ;
; 16.847 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_y|addr_reg[0]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.055     ; 3.085      ;
; 16.849 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_z|addr_reg[6]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.048     ; 3.090      ;
; 16.856 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|addr_reg[5]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.054     ; 3.077      ;
; 16.881 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|addr_reg[0]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.054     ; 3.052      ;
; 16.883 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|addr_reg[14]                  ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.054     ; 3.050      ;
; 16.888 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|addr_reg[4]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.054     ; 3.045      ;
; 16.889 ; tri_control:tc|sram_select[0] ; sram_ctrl:sc_y|addr_reg[5]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.055     ; 3.043      ;
; 16.891 ; tri_control:tc|sram_select[0] ; sram_ctrl:sc_y|addr_reg[3]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.055     ; 3.041      ;
; 16.893 ; tri_control:tc|sram_select[2] ; sram_ctrl:sc_x|addr_reg[1]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.054     ; 3.040      ;
; 16.901 ; tri_control:tc|sram_select[0] ; sram_ctrl:sc_x|addr_reg[6]                   ; clk_in_raw   ; clk_in_raw  ; 20.000       ; -0.054     ; 3.032      ;
+--------+-------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pclk'                                                                                                                             ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.710  ; camera_vsync                           ; ov7670_capture:pixel_buf|latched_vsync ; cam_vsync    ; pclk        ; 10.000       ; 2.027      ; 4.304      ;
; 17.110 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 20.000       ; -0.875     ; 2.022      ;
; 17.110 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[15]   ; pclk         ; pclk        ; 20.000       ; -0.875     ; 2.022      ;
; 17.110 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[14]   ; pclk         ; pclk        ; 20.000       ; -0.875     ; 2.022      ;
; 17.110 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[13]   ; pclk         ; pclk        ; 20.000       ; -0.875     ; 2.022      ;
; 17.110 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[12]   ; pclk         ; pclk        ; 20.000       ; -0.875     ; 2.022      ;
; 17.110 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[11]   ; pclk         ; pclk        ; 20.000       ; -0.875     ; 2.022      ;
; 17.110 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[10]   ; pclk         ; pclk        ; 20.000       ; -0.875     ; 2.022      ;
; 17.110 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[9]    ; pclk         ; pclk        ; 20.000       ; -0.875     ; 2.022      ;
; 17.110 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[8]    ; pclk         ; pclk        ; 20.000       ; -0.875     ; 2.022      ;
; 17.391 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[7]    ; pclk         ; pclk        ; 20.000       ; -0.759     ; 1.857      ;
; 17.391 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[6]    ; pclk         ; pclk        ; 20.000       ; -0.759     ; 1.857      ;
; 17.391 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[5]    ; pclk         ; pclk        ; 20.000       ; -0.759     ; 1.857      ;
; 17.391 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[4]    ; pclk         ; pclk        ; 20.000       ; -0.759     ; 1.857      ;
; 17.391 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[3]    ; pclk         ; pclk        ; 20.000       ; -0.759     ; 1.857      ;
; 17.391 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[2]    ; pclk         ; pclk        ; 20.000       ; -0.759     ; 1.857      ;
; 17.391 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[1]    ; pclk         ; pclk        ; 20.000       ; -0.759     ; 1.857      ;
; 17.391 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|address[0]    ; pclk         ; pclk        ; 20.000       ; -0.759     ; 1.857      ;
; 18.200 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|href_last[0]  ; pclk         ; pclk        ; 20.000       ; -0.202     ; 1.605      ;
; 18.202 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|line[0]       ; pclk         ; pclk        ; 20.000       ; -0.202     ; 1.603      ;
; 18.234 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|line[1]       ; pclk         ; pclk        ; 20.000       ; -0.202     ; 1.571      ;
; 18.354 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|href_hold     ; pclk         ; pclk        ; 20.000       ; -0.202     ; 1.451      ;
; 18.461 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|href_last[1]  ; pclk         ; pclk        ; 20.000       ; -0.726     ; 0.820      ;
; 18.494 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|line[0]       ; pclk         ; pclk        ; 20.000       ; -0.726     ; 0.787      ;
; 18.494 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|line[1]       ; pclk         ; pclk        ; 20.000       ; -0.726     ; 0.787      ;
; 18.494 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|we_reg        ; pclk         ; pclk        ; 20.000       ; -0.726     ; 0.787      ;
; 18.630 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|href_last[0]  ; pclk         ; pclk        ; 20.000       ; -0.726     ; 0.651      ;
; 18.630 ; ov7670_capture:pixel_buf|latched_vsync ; ov7670_capture:pixel_buf|href_last[2]  ; pclk         ; pclk        ; 20.000       ; -0.726     ; 0.651      ;
; 18.699 ; camera_vsync                           ; ov7670_capture:pixel_buf|latched_vsync ; cam_vsync    ; pclk        ; 20.000       ; 2.027      ; 3.315      ;
; 19.136 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[1]    ; pclk         ; pclk        ; 20.000       ; -0.192     ; 0.679      ;
; 19.136 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[6]    ; pclk         ; pclk        ; 20.000       ; -0.192     ; 0.679      ;
; 19.136 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[14]   ; pclk         ; pclk        ; 20.000       ; -0.192     ; 0.679      ;
; 19.136 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[5]    ; pclk         ; pclk        ; 20.000       ; -0.192     ; 0.679      ;
; 19.136 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[13]   ; pclk         ; pclk        ; 20.000       ; -0.192     ; 0.679      ;
; 19.136 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[10]   ; pclk         ; pclk        ; 20.000       ; -0.192     ; 0.679      ;
; 19.136 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[9]    ; pclk         ; pclk        ; 20.000       ; -0.192     ; 0.679      ;
; 19.136 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[0]    ; pclk         ; pclk        ; 20.000       ; -0.192     ; 0.679      ;
; 19.136 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[8]    ; pclk         ; pclk        ; 20.000       ; -0.192     ; 0.679      ;
; 19.136 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[3]    ; pclk         ; pclk        ; 20.000       ; -0.192     ; 0.679      ;
; 19.136 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[2]    ; pclk         ; pclk        ; 20.000       ; -0.192     ; 0.679      ;
; 19.229 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[7]    ; pclk         ; pclk        ; 20.000       ; -0.187     ; 0.591      ;
; 19.229 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[4]    ; pclk         ; pclk        ; 20.000       ; -0.187     ; 0.591      ;
; 19.229 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[15]   ; pclk         ; pclk        ; 20.000       ; -0.187     ; 0.591      ;
; 19.229 ; ov7670_capture:pixel_buf|latched_href  ; ov7670_capture:pixel_buf|d_latch[12]   ; pclk         ; pclk        ; 20.000       ; -0.187     ; 0.591      ;
; 19.357 ; ov7670_capture:pixel_buf|latched_d[1]  ; ov7670_capture:pixel_buf|d_latch[1]    ; pclk         ; pclk        ; 20.000       ; -0.192     ; 0.458      ;
; 19.377 ; ov7670_capture:pixel_buf|latched_d[6]  ; ov7670_capture:pixel_buf|d_latch[6]    ; pclk         ; pclk        ; 20.000       ; -0.188     ; 0.442      ;
; 19.379 ; ov7670_capture:pixel_buf|latched_d[3]  ; ov7670_capture:pixel_buf|d_latch[3]    ; pclk         ; pclk        ; 20.000       ; -0.188     ; 0.440      ;
; 19.445 ; ov7670_capture:pixel_buf|latched_d[5]  ; ov7670_capture:pixel_buf|d_latch[5]    ; pclk         ; pclk        ; 20.000       ; -0.188     ; 0.374      ;
; 19.446 ; ov7670_capture:pixel_buf|latched_d[4]  ; ov7670_capture:pixel_buf|d_latch[4]    ; pclk         ; pclk        ; 20.000       ; -0.187     ; 0.374      ;
; 19.447 ; ov7670_capture:pixel_buf|latched_d[0]  ; ov7670_capture:pixel_buf|d_latch[0]    ; pclk         ; pclk        ; 20.000       ; -0.188     ; 0.372      ;
; 19.447 ; ov7670_capture:pixel_buf|latched_d[2]  ; ov7670_capture:pixel_buf|d_latch[2]    ; pclk         ; pclk        ; 20.000       ; -0.188     ; 0.372      ;
; 19.448 ; ov7670_capture:pixel_buf|latched_d[7]  ; ov7670_capture:pixel_buf|d_latch[7]    ; pclk         ; pclk        ; 20.000       ; -0.187     ; 0.372      ;
; 37.213 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 40.000       ; -0.184     ; 2.610      ;
; 37.277 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[15]   ; pclk         ; pclk        ; 40.000       ; -0.184     ; 2.546      ;
; 37.281 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[14]   ; pclk         ; pclk        ; 40.000       ; -0.184     ; 2.542      ;
; 37.345 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[13]   ; pclk         ; pclk        ; 40.000       ; -0.184     ; 2.478      ;
; 37.349 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[12]   ; pclk         ; pclk        ; 40.000       ; -0.184     ; 2.474      ;
; 37.413 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[11]   ; pclk         ; pclk        ; 40.000       ; -0.184     ; 2.410      ;
; 37.417 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[10]   ; pclk         ; pclk        ; 40.000       ; -0.184     ; 2.406      ;
; 37.481 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[9]    ; pclk         ; pclk        ; 40.000       ; -0.184     ; 2.342      ;
; 37.485 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[8]    ; pclk         ; pclk        ; 40.000       ; -0.184     ; 2.338      ;
; 37.665 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[7]    ; pclk         ; pclk        ; 40.000       ; -0.068     ; 2.274      ;
; 37.669 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[6]    ; pclk         ; pclk        ; 40.000       ; -0.068     ; 2.270      ;
; 37.733 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[5]    ; pclk         ; pclk        ; 40.000       ; -0.068     ; 2.206      ;
; 37.737 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[4]    ; pclk         ; pclk        ; 40.000       ; -0.068     ; 2.202      ;
; 37.801 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[3]    ; pclk         ; pclk        ; 40.000       ; -0.068     ; 2.138      ;
; 37.805 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[2]    ; pclk         ; pclk        ; 40.000       ; -0.068     ; 2.134      ;
; 37.869 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[1]    ; pclk         ; pclk        ; 40.000       ; -0.068     ; 2.070      ;
; 38.041 ; ov7670_capture:pixel_buf|we_reg        ; ov7670_capture:pixel_buf|address[0]    ; pclk         ; pclk        ; 40.000       ; -0.068     ; 1.898      ;
; 38.503 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.337      ;
; 38.529 ; ov7670_capture:pixel_buf|address[1]    ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.311      ;
; 38.536 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[15]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.304      ;
; 38.571 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[14]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.269      ;
; 38.593 ; ov7670_capture:pixel_buf|address[1]    ; ov7670_capture:pixel_buf|address[15]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.247      ;
; 38.597 ; ov7670_capture:pixel_buf|address[1]    ; ov7670_capture:pixel_buf|address[14]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.243      ;
; 38.601 ; ov7670_capture:pixel_buf|address[3]    ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.239      ;
; 38.604 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[13]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.236      ;
; 38.639 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[12]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.201      ;
; 38.645 ; ov7670_capture:pixel_buf|address[2]    ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.195      ;
; 38.661 ; ov7670_capture:pixel_buf|address[1]    ; ov7670_capture:pixel_buf|address[13]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.179      ;
; 38.665 ; ov7670_capture:pixel_buf|address[1]    ; ov7670_capture:pixel_buf|address[12]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.175      ;
; 38.665 ; ov7670_capture:pixel_buf|address[3]    ; ov7670_capture:pixel_buf|address[15]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.175      ;
; 38.668 ; ov7670_capture:pixel_buf|address[5]    ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.172      ;
; 38.669 ; ov7670_capture:pixel_buf|address[3]    ; ov7670_capture:pixel_buf|address[14]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.171      ;
; 38.672 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[11]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.168      ;
; 38.674 ; ov7670_capture:pixel_buf|address[2]    ; ov7670_capture:pixel_buf|address[15]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.166      ;
; 38.707 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[10]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.133      ;
; 38.713 ; ov7670_capture:pixel_buf|address[2]    ; ov7670_capture:pixel_buf|address[14]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.127      ;
; 38.713 ; ov7670_capture:pixel_buf|address[4]    ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.127      ;
; 38.729 ; ov7670_capture:pixel_buf|address[1]    ; ov7670_capture:pixel_buf|address[11]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.111      ;
; 38.732 ; ov7670_capture:pixel_buf|address[5]    ; ov7670_capture:pixel_buf|address[15]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.108      ;
; 38.733 ; ov7670_capture:pixel_buf|address[1]    ; ov7670_capture:pixel_buf|address[10]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.107      ;
; 38.733 ; ov7670_capture:pixel_buf|address[3]    ; ov7670_capture:pixel_buf|address[13]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.107      ;
; 38.736 ; ov7670_capture:pixel_buf|address[5]    ; ov7670_capture:pixel_buf|address[14]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.104      ;
; 38.737 ; ov7670_capture:pixel_buf|address[3]    ; ov7670_capture:pixel_buf|address[12]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.103      ;
; 38.737 ; ov7670_capture:pixel_buf|address[7]    ; ov7670_capture:pixel_buf|address[16]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.103      ;
; 38.740 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[9]    ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.100      ;
; 38.742 ; ov7670_capture:pixel_buf|address[2]    ; ov7670_capture:pixel_buf|address[13]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.098      ;
; 38.742 ; ov7670_capture:pixel_buf|address[4]    ; ov7670_capture:pixel_buf|address[15]   ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.098      ;
; 38.775 ; ov7670_capture:pixel_buf|address[0]    ; ov7670_capture:pixel_buf|address[8]    ; pclk         ; pclk        ; 40.000       ; -0.167     ; 1.065      ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mhz25'                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.309  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[16]                                    ; vga_vsync    ; mhz25       ; 10.000       ; 2.041      ; 3.744      ;
; 8.309  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[14]                                    ; vga_vsync    ; mhz25       ; 10.000       ; 2.041      ; 3.744      ;
; 8.309  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[13]                                    ; vga_vsync    ; mhz25       ; 10.000       ; 2.041      ; 3.744      ;
; 8.309  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[12]                                    ; vga_vsync    ; mhz25       ; 10.000       ; 2.041      ; 3.744      ;
; 8.309  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[11]                                    ; vga_vsync    ; mhz25       ; 10.000       ; 2.041      ; 3.744      ;
; 8.309  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[10]                                    ; vga_vsync    ; mhz25       ; 10.000       ; 2.041      ; 3.744      ;
; 8.309  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[9]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 2.041      ; 3.744      ;
; 8.309  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[8]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 2.041      ; 3.744      ;
; 8.309  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[15]                                    ; vga_vsync    ; mhz25       ; 10.000       ; 2.041      ; 3.744      ;
; 8.478  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[7]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 2.042      ; 3.576      ;
; 8.478  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[6]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 2.042      ; 3.576      ;
; 8.478  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[5]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 2.042      ; 3.576      ;
; 8.478  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[4]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 2.042      ; 3.576      ;
; 8.478  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[3]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 2.042      ; 3.576      ;
; 8.478  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[2]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 2.042      ; 3.576      ;
; 8.478  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[1]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 2.042      ; 3.576      ;
; 8.478  ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[0]                                     ; vga_vsync    ; mhz25       ; 10.000       ; 2.042      ; 3.576      ;
; 18.741 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[16]                                    ; vga_vsync    ; mhz25       ; 20.000       ; 2.041      ; 3.312      ;
; 18.741 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[14]                                    ; vga_vsync    ; mhz25       ; 20.000       ; 2.041      ; 3.312      ;
; 18.741 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[13]                                    ; vga_vsync    ; mhz25       ; 20.000       ; 2.041      ; 3.312      ;
; 18.741 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[12]                                    ; vga_vsync    ; mhz25       ; 20.000       ; 2.041      ; 3.312      ;
; 18.741 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[11]                                    ; vga_vsync    ; mhz25       ; 20.000       ; 2.041      ; 3.312      ;
; 18.741 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[10]                                    ; vga_vsync    ; mhz25       ; 20.000       ; 2.041      ; 3.312      ;
; 18.741 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[9]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 2.041      ; 3.312      ;
; 18.741 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[8]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 2.041      ; 3.312      ;
; 18.741 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[15]                                    ; vga_vsync    ; mhz25       ; 20.000       ; 2.041      ; 3.312      ;
; 18.779 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[7]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 2.042      ; 3.275      ;
; 18.779 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[6]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 2.042      ; 3.275      ;
; 18.779 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[5]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 2.042      ; 3.275      ;
; 18.779 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[4]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 2.042      ; 3.275      ;
; 18.779 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[3]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 2.042      ; 3.275      ;
; 18.779 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[2]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 2.042      ; 3.275      ;
; 18.779 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[1]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 2.042      ; 3.275      ;
; 18.779 ; VGA:vga|Vsync                                                                                                                                        ; Address_Generator:ag|val[0]                                     ; vga_vsync    ; mhz25       ; 20.000       ; 2.042      ; 3.275      ;
; 35.706 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[25] ; mhz25        ; mhz25       ; 40.000       ; -0.237     ; 3.864      ;
; 35.706 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[24] ; mhz25        ; mhz25       ; 40.000       ; -0.237     ; 3.864      ;
; 35.706 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[23] ; mhz25        ; mhz25       ; 40.000       ; -0.237     ; 3.864      ;
; 35.706 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[22] ; mhz25        ; mhz25       ; 40.000       ; -0.237     ; 3.864      ;
; 35.706 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[21] ; mhz25        ; mhz25       ; 40.000       ; -0.237     ; 3.864      ;
; 35.706 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[3]  ; mhz25        ; mhz25       ; 40.000       ; -0.237     ; 3.864      ;
; 35.717 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[21] ; mhz25        ; mhz25       ; 40.000       ; -0.239     ; 3.851      ;
; 35.718 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[15] ; mhz25        ; mhz25       ; 40.000       ; -0.235     ; 3.854      ;
; 35.718 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[14] ; mhz25        ; mhz25       ; 40.000       ; -0.235     ; 3.854      ;
; 35.718 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[13] ; mhz25        ; mhz25       ; 40.000       ; -0.235     ; 3.854      ;
; 35.718 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[12] ; mhz25        ; mhz25       ; 40.000       ; -0.235     ; 3.854      ;
; 35.718 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[11] ; mhz25        ; mhz25       ; 40.000       ; -0.235     ; 3.854      ;
; 35.718 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[10] ; mhz25        ; mhz25       ; 40.000       ; -0.235     ; 3.854      ;
; 35.718 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[9]  ; mhz25        ; mhz25       ; 40.000       ; -0.235     ; 3.854      ;
; 35.718 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[8]  ; mhz25        ; mhz25       ; 40.000       ; -0.235     ; 3.854      ;
; 35.718 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[7]  ; mhz25        ; mhz25       ; 40.000       ; -0.235     ; 3.854      ;
; 35.718 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[6]  ; mhz25        ; mhz25       ; 40.000       ; -0.235     ; 3.854      ;
; 35.718 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[5]  ; mhz25        ; mhz25       ; 40.000       ; -0.235     ; 3.854      ;
; 35.718 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[4]  ; mhz25        ; mhz25       ; 40.000       ; -0.235     ; 3.854      ;
; 35.831 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[31] ; mhz25        ; mhz25       ; 40.000       ; -0.241     ; 3.735      ;
; 35.831 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[30] ; mhz25        ; mhz25       ; 40.000       ; -0.241     ; 3.735      ;
; 35.831 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[29] ; mhz25        ; mhz25       ; 40.000       ; -0.241     ; 3.735      ;
; 35.831 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[28] ; mhz25        ; mhz25       ; 40.000       ; -0.241     ; 3.735      ;
; 35.831 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[27] ; mhz25        ; mhz25       ; 40.000       ; -0.241     ; 3.735      ;
; 35.831 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[26] ; mhz25        ; mhz25       ; 40.000       ; -0.241     ; 3.735      ;
; 35.831 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[25] ; mhz25        ; mhz25       ; 40.000       ; -0.241     ; 3.735      ;
; 35.831 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[24] ; mhz25        ; mhz25       ; 40.000       ; -0.241     ; 3.735      ;
; 35.831 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[23] ; mhz25        ; mhz25       ; 40.000       ; -0.241     ; 3.735      ;
; 35.831 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[22] ; mhz25        ; mhz25       ; 40.000       ; -0.241     ; 3.735      ;
; 35.831 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[20] ; mhz25        ; mhz25       ; 40.000       ; -0.241     ; 3.735      ;
; 35.831 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[19] ; mhz25        ; mhz25       ; 40.000       ; -0.241     ; 3.735      ;
; 35.831 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[18] ; mhz25        ; mhz25       ; 40.000       ; -0.241     ; 3.735      ;
; 35.831 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[17] ; mhz25        ; mhz25       ; 40.000       ; -0.241     ; 3.735      ;
; 35.831 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[16] ; mhz25        ; mhz25       ; 40.000       ; -0.241     ; 3.735      ;
; 35.842 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[30] ; mhz25        ; mhz25       ; 40.000       ; -0.242     ; 3.723      ;
; 35.842 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[29] ; mhz25        ; mhz25       ; 40.000       ; -0.242     ; 3.723      ;
; 35.842 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[28] ; mhz25        ; mhz25       ; 40.000       ; -0.242     ; 3.723      ;
; 35.842 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[27] ; mhz25        ; mhz25       ; 40.000       ; -0.242     ; 3.723      ;
; 35.842 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[6]  ; mhz25        ; mhz25       ; 40.000       ; -0.242     ; 3.723      ;
; 35.842 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[5]  ; mhz25        ; mhz25       ; 40.000       ; -0.242     ; 3.723      ;
; 35.842 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[4]  ; mhz25        ; mhz25       ; 40.000       ; -0.242     ; 3.723      ;
; 35.842 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[3]  ; mhz25        ; mhz25       ; 40.000       ; -0.242     ; 3.723      ;
; 35.842 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[2]  ; mhz25        ; mhz25       ; 40.000       ; -0.242     ; 3.723      ;
; 35.842 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[0]  ; mhz25        ; mhz25       ; 40.000       ; -0.242     ; 3.723      ;
; 35.855 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[26] ; mhz25        ; mhz25       ; 40.000       ; -0.240     ; 3.712      ;
; 35.855 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[20] ; mhz25        ; mhz25       ; 40.000       ; -0.240     ; 3.712      ;
; 35.855 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[19] ; mhz25        ; mhz25       ; 40.000       ; -0.240     ; 3.712      ;
; 35.855 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[18] ; mhz25        ; mhz25       ; 40.000       ; -0.240     ; 3.712      ;
; 35.855 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[17] ; mhz25        ; mhz25       ; 40.000       ; -0.240     ; 3.712      ;
; 35.855 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[16] ; mhz25        ; mhz25       ; 40.000       ; -0.240     ; 3.712      ;
; 35.855 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[15] ; mhz25        ; mhz25       ; 40.000       ; -0.240     ; 3.712      ;
; 35.855 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[14] ; mhz25        ; mhz25       ; 40.000       ; -0.240     ; 3.712      ;
; 35.855 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[13] ; mhz25        ; mhz25       ; 40.000       ; -0.240     ; 3.712      ;
; 35.855 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[12] ; mhz25        ; mhz25       ; 40.000       ; -0.240     ; 3.712      ;
; 35.855 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[11] ; mhz25        ; mhz25       ; 40.000       ; -0.240     ; 3.712      ;
; 35.855 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[10] ; mhz25        ; mhz25       ; 40.000       ; -0.240     ; 3.712      ;
; 35.855 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[9]  ; mhz25        ; mhz25       ; 40.000       ; -0.240     ; 3.712      ;
; 35.855 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[8]  ; mhz25        ; mhz25       ; 40.000       ; -0.240     ; 3.712      ;
; 35.855 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[7]  ; mhz25        ; mhz25       ; 40.000       ; -0.240     ; 3.712      ;
; 35.942 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[5]  ; mhz25        ; mhz25       ; 40.000       ; -0.246     ; 3.619      ;
; 35.942 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[3]  ; mhz25        ; mhz25       ; 40.000       ; -0.246     ; 3.619      ;
; 35.943 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[7]  ; mhz25        ; mhz25       ; 40.000       ; -0.246     ; 3.618      ;
; 35.981 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[2]  ; mhz25        ; mhz25       ; 40.000       ; -0.246     ; 3.580      ;
; 35.982 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[4]  ; mhz25        ; mhz25       ; 40.000       ; -0.246     ; 3.579      ;
; 35.982 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[6]  ; mhz25        ; mhz25       ; 40.000       ; -0.246     ; 3.579      ;
; 35.982 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[1]  ; mhz25        ; mhz25       ; 40.000       ; -0.246     ; 3.579      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 3.283      ;
; 47.185 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 3.070      ;
; 47.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.065      ;
; 47.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 3.031      ;
; 47.243 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.987      ;
; 47.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.979      ;
; 47.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.909      ;
; 47.355 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 2.898      ;
; 47.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.876      ;
; 47.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 2.811      ;
; 47.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.763      ;
; 47.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.735      ;
; 47.627 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 2.634      ;
; 47.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 2.534      ;
; 47.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 2.476      ;
; 47.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 2.277      ;
; 48.013 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.246      ;
; 48.077 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.156      ;
; 48.077 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.182      ;
; 48.247 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 1.988      ;
; 48.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.544      ;
; 48.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.574      ;
; 48.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.529      ;
; 48.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.480      ;
; 48.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.447      ;
; 48.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.400      ;
; 48.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.397      ;
; 49.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.133      ;
; 49.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.077      ;
; 49.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 0.708      ;
; 94.982 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a100~portb_address_reg0                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 4.826      ;
; 95.354 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a64~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.187     ; 4.446      ;
; 95.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a69~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.096      ; 4.745      ;
; 95.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a7~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 4.746      ;
; 95.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a76~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.094      ; 4.741      ;
; 95.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a68~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 4.724      ;
; 95.383 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a93~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.205     ; 4.399      ;
; 95.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a63~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.105      ; 4.722      ;
; 95.411 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a73~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.193     ; 4.383      ;
; 95.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a70~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 4.697      ;
; 95.423 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a66~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.188     ; 4.376      ;
; 95.474 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a78~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.378      ;
; 95.549 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a57~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 4.291      ;
; 95.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a75~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.085      ; 4.544      ;
; 95.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a72~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.090      ; 4.545      ;
; 95.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a94~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 4.534      ;
; 95.558 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a98~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.170     ; 4.259      ;
; 95.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a73~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.079      ; 4.516      ;
; 95.606 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a97~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 4.503      ;
; 95.618 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.199     ; 4.170      ;
; 95.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a93~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 4.476      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a2~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.077      ; 4.442      ;
; 95.687 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a86~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.179      ;
; 95.700 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a109~portb_address_reg0                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.192     ; 4.095      ;
; 95.722 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a59~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 4.118      ;
; 95.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a54~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.073      ; 4.354      ;
; 95.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a24~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.033      ; 4.310      ;
; 95.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a37~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.026      ; 4.302      ;
; 95.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a62~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.039      ; 4.311      ;
; 95.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a38~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.033      ; 4.288      ;
; 95.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a79~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.071      ; 4.322      ;
; 95.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a23~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.039      ; 4.285      ;
; 95.763 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a63~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.215     ; 4.009      ;
; 95.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a40~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.052      ; 4.297      ;
; 95.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a25~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.062      ; 4.299      ;
; 95.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a58~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.046      ; 4.281      ;
; 95.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a78~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.057      ; 4.287      ;
; 95.782 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a70~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.214     ; 3.991      ;
; 95.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a92~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 4.320      ;
; 95.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a71~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.091      ; 4.308      ;
; 95.796 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a110~portb_address_reg0                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 4.009      ;
; 95.797 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a66~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.074      ; 4.286      ;
; 95.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a81~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.066      ; 4.272      ;
; 95.809 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a68~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.206     ; 3.972      ;
; 95.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a48~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.074      ; 4.271      ;
; 95.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a64~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.078      ; 4.264      ;
; 95.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a15~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.088      ; 4.271      ;
; 95.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a60~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 4.255      ;
; 95.834 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a58~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.030      ;
; 95.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a8~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 4.251      ;
; 95.843 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a16~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.085      ; 4.251      ;
; 95.854 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a95~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.222     ; 3.911      ;
; 95.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a47~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.083      ; 4.237      ;
; 95.884 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a80~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.163     ; 3.940      ;
; 95.886 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a56~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 3.919      ;
; 95.893 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a99~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.149     ; 3.945      ;
; 95.901 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a43~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 3.918      ;
; 95.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a52~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.084      ; 4.130      ;
; 96.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a10~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.081      ; 4.074      ;
; 96.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a3~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 4.073      ;
; 96.021 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a88~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 3.798      ;
; 96.027 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a94~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.197     ; 3.763      ;
; 96.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a67~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.083      ; 4.065      ;
; 96.034 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a96~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.212     ; 3.741      ;
; 96.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a74~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.083      ; 4.050      ;
; 96.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a45~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.086      ; 4.040      ;
; 96.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a65~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.088      ; 4.039      ;
; 96.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a43~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.089      ; 4.024      ;
; 96.074 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a25~portb_address_reg0                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.145     ; 3.768      ;
; 96.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ram_block1a17~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.089      ; 4.022      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mhz25'                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.152 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; mhz25        ; mhz25       ; 0.000        ; 0.223      ; 0.479      ;
; 0.157 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; mhz25        ; mhz25       ; 0.000        ; 0.223      ; 0.484      ;
; 0.160 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; mhz25        ; mhz25       ; 0.000        ; 0.223      ; 0.487      ;
; 0.163 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; mhz25        ; mhz25       ; 0.000        ; 0.223      ; 0.490      ;
; 0.166 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; mhz25        ; mhz25       ; 0.000        ; 0.223      ; 0.493      ;
; 0.168 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; mhz25        ; mhz25       ; 0.000        ; 0.223      ; 0.495      ;
; 0.170 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; mhz25        ; mhz25       ; 0.000        ; 0.223      ; 0.497      ;
; 0.182 ; VGA:vga|activeArea                                                         ; VGA:vga|activeArea                                                                                                                                   ; mhz25        ; mhz25       ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[31]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[5]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[2]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[3]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[3]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[7]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[4]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[6]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[1]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[1]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[0]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|divider[0]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.307      ;
; 0.208 ; ov7670_controller:ovctrl|sys_clk                                           ; ov7670_controller:ovctrl|sys_clk                                                                                                                     ; mhz25        ; mhz25       ; 0.000        ; 0.022      ; 0.314      ;
; 0.228 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[1]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.352      ;
; 0.248 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[4]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[5]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.372      ;
; 0.248 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[3]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[4]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.372      ;
; 0.249 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[26]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[27]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[25]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[26]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[8]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[9]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[8]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[9]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[5]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[6]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.373      ;
; 0.250 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[23]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[24]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.374      ;
; 0.250 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[6]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[7]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.374      ;
; 0.250 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[15]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.374      ;
; 0.251 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[27]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[28]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.375      ;
; 0.251 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[16]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[17]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.375      ;
; 0.251 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[14]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.375      ;
; 0.252 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[13]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.376      ;
; 0.290 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[16]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[17]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[12]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[13]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[10]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[11]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; VGA:vga|Vcnt[8]                                                            ; VGA:vga|Vsync                                                                                                                                        ; mhz25        ; mhz25       ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[9]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[10]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.414      ;
; 0.291 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[30]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[31]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[29]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[30]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[18]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[19]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[11]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[12]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[7]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[8]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[5]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[6]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[24]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[25]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[23]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[24]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[23]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[15]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[16]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[4]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[5]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.415      ;
; 0.292 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[27]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[28]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[24]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[25]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[22]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[23]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[14]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[15]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.416      ;
; 0.293 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[13]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[14]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[9]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[10]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[18]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[19]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[7]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[8]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.417      ;
; 0.294 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[28]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[29]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[21]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[22]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[18]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.418      ;
; 0.295 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[19]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[20]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[17]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|data_sr[18]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[11]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[12]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; VGA:vga|Vcnt[7]                                                            ; VGA:vga|Vcnt[7]                                                                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.041      ; 0.421      ;
; 0.296 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[10]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[11]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.420      ;
; 0.297 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[28]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[29]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.421      ;
; 0.298 ; VGA:vga|Vcnt[5]                                                            ; VGA:vga|Vcnt[5]                                                                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.041      ; 0.423      ;
; 0.299 ; VGA:vga|Vcnt[6]                                                            ; VGA:vga|Vcnt[6]                                                                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.041      ; 0.424      ;
; 0.301 ; VGA:vga|Vcnt[8]                                                            ; VGA:vga|Vcnt[8]                                                                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; VGA:vga|Vcnt[1]                                                            ; VGA:vga|Vcnt[1]                                                                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; VGA:vga|Hcnt[4]                                                            ; VGA:vga|Hsync                                                                                                                                        ; mhz25        ; mhz25       ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[19]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[20]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[7]                                                                           ; mhz25        ; mhz25       ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; mhz25        ; mhz25       ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; mhz25        ; mhz25       ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[1]                                                                           ; mhz25        ; mhz25       ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; Address_Generator:ag|val[7]                                                ; Address_Generator:ag|val[7]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[5]                                                                           ; mhz25        ; mhz25       ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[3]                                                                           ; mhz25        ; mhz25       ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; mhz25        ; mhz25       ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; Address_Generator:ag|val[3]                                                ; Address_Generator:ag|val[3]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.042      ; 0.429      ;
; 0.303 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[2]             ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[3]                                                                                       ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; VGA:vga|Hcnt[6]                                                            ; VGA:vga|Hsync                                                                                                                                        ; mhz25        ; mhz25       ; 0.000        ; 0.041      ; 0.428      ;
; 0.304 ; Address_Generator:ag|val[1]                                                ; Address_Generator:ag|val[1]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; Address_Generator:ag|val[13]                                               ; Address_Generator:ag|val[13]                                                                                                                         ; mhz25        ; mhz25       ; 0.000        ; 0.042      ; 0.430      ;
; 0.305 ; Address_Generator:ag|val[4]                                                ; Address_Generator:ag|val[4]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; Address_Generator:ag|val[12]                                               ; Address_Generator:ag|val[12]                                                                                                                         ; mhz25        ; mhz25       ; 0.000        ; 0.042      ; 0.432      ;
; 0.306 ; VGA:vga|Vcnt[4]                                                            ; VGA:vga|Vcnt[4]                                                                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.041      ; 0.431      ;
; 0.307 ; Address_Generator:ag|val[5]                                                ; Address_Generator:ag|val[5]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.042      ; 0.433      ;
; 0.307 ; Address_Generator:ag|val[6]                                                ; Address_Generator:ag|val[6]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.042      ; 0.433      ;
; 0.307 ; Address_Generator:ag|val[11]                                               ; Address_Generator:ag|val[11]                                                                                                                         ; mhz25        ; mhz25       ; 0.000        ; 0.042      ; 0.433      ;
; 0.307 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[0]                                                                           ; mhz25        ; mhz25       ; 0.000        ; 0.041      ; 0.432      ;
; 0.308 ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[29]            ; ov7670_controller:ovctrl|i2c_sender:Inst_i2c_sender|busy_sr[30]                                                                                      ; mhz25        ; mhz25       ; 0.000        ; 0.040      ; 0.432      ;
; 0.308 ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:ovctrl|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_qm01:auto_generated|ram_block1a0~porta_address_reg0 ; mhz25        ; mhz25       ; 0.000        ; 0.223      ; 0.635      ;
; 0.310 ; Address_Generator:ag|val[16]                                               ; Address_Generator:ag|val[16]                                                                                                                         ; mhz25        ; mhz25       ; 0.000        ; 0.042      ; 0.436      ;
; 0.310 ; Address_Generator:ag|val[15]                                               ; Address_Generator:ag|val[15]                                                                                                                         ; mhz25        ; mhz25       ; 0.000        ; 0.042      ; 0.436      ;
; 0.310 ; Address_Generator:ag|val[2]                                                ; Address_Generator:ag|val[2]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.042      ; 0.436      ;
; 0.310 ; Address_Generator:ag|val[10]                                               ; Address_Generator:ag|val[10]                                                                                                                         ; mhz25        ; mhz25       ; 0.000        ; 0.042      ; 0.436      ;
; 0.310 ; Address_Generator:ag|val[14]                                               ; Address_Generator:ag|val[14]                                                                                                                         ; mhz25        ; mhz25       ; 0.000        ; 0.042      ; 0.436      ;
; 0.314 ; Address_Generator:ag|val[9]                                                ; Address_Generator:ag|val[9]                                                                                                                          ; mhz25        ; mhz25       ; 0.000        ; 0.042      ; 0.440      ;
+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_in_raw'                                                                                                                               ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; tri_control:tc|cap_state.state_second_wait ; tri_control:tc|cap_state.state_second_wait ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; tri_control:tc|cap_state.state_first_wait  ; tri_control:tc|cap_state.state_first_wait  ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; tr_buff:tb|start                           ; tr_buff:tb|start                           ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; tr_buff:tb|state                           ; tr_buff:tb|state                           ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; tri_control:tc|vga_buff.X                  ; tri_control:tc|vga_buff.X                  ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; tri_control:tc|z_cnt[1]                    ; tri_control:tc|z_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; tri_control:tc|y_cnt[1]                    ; tri_control:tc|y_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; tri_control:tc|x_cnt[1]                    ; tri_control:tc|x_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; sram_ctrl:sc_y|state_reg.state_idle        ; sram_ctrl:sc_y|state_reg.state_idle        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sram_ctrl:sc_z|state_reg.state_idle        ; sram_ctrl:sc_z|state_reg.state_idle        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sram_ctrl:sc_x|state_reg.state_idle        ; sram_ctrl:sc_x|state_reg.state_idle        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; tri_control:tc|camera_buff.Z               ; tri_control:tc|camera_buff.Z               ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; tri_control:tc|z_cnt[0]                    ; tri_control:tc|z_cnt[0]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; tri_control:tc|y_cnt[0]                    ; tri_control:tc|y_cnt[0]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; tri_control:tc|x_cnt[0]                    ; tri_control:tc|x_cnt[0]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.314      ;
; 0.192 ; tri_control:tc|cap_state.state_second_wait ; tri_control:tc|cap_state.state_first_wait  ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.043      ; 0.319      ;
; 0.201 ; kHz_50:k50|clk_out                         ; kHz_50:k50|clk_out                         ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.022      ; 0.307      ;
; 0.204 ; capture_buff:cb|start                      ; sram_ctrl:sc_x|we_reg                      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.329      ;
; 0.210 ; sram_ctrl:sc_y|state_reg.state_idle        ; sram_ctrl:sc_y|tri_reg                     ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.336      ;
; 0.214 ; sram_ctrl:sc_y|state_reg.state_idle        ; sram_ctrl:sc_y|oe_reg                      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.340      ;
; 0.247 ; tri_control:tc|cap_state.state_first_wait  ; tri_control:tc|cap_state.state_switch      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.043      ; 0.374      ;
; 0.258 ; tri_control:tc|cap_state.state_switch      ; tri_control:tc|cap_state.state_second_wait ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.043      ; 0.385      ;
; 0.259 ; sram_ctrl:sc_x|state_reg.state_idle        ; sram_ctrl:sc_x|oe_reg                      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.385      ;
; 0.260 ; tri_control:tc|camera_buff.X               ; tri_control:tc|sram_select[0]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.385      ;
; 0.260 ; sram_ctrl:sc_x|state_reg.state_read        ; sram_ctrl:sc_x|tri_reg                     ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; tr_buff:tb|state                           ; tr_buff:tb|start                           ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.387      ;
; 0.272 ; sram_ctrl:sc_z|state_reg.state_idle        ; sram_ctrl:sc_z|tri_reg                     ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.398      ;
; 0.272 ; sram_ctrl:sc_z|state_reg.state_idle        ; sram_ctrl:sc_z|we_reg                      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.398      ;
; 0.274 ; tri_control:tc|camera_buff.Y               ; tri_control:tc|sram_select[1]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.399      ;
; 0.274 ; sram_ctrl:sc_z|state_reg.state_idle        ; sram_ctrl:sc_z|oe_reg                      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.400      ;
; 0.276 ; sram_ctrl:sc_x|state_reg.state_idle        ; sram_ctrl:sc_x|tri_reg                     ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.402      ;
; 0.285 ; tri_control:tc|camera_buff.Y               ; tri_control:tc|camera_buff.Z               ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.410      ;
; 0.287 ; kHz_50:k50|count[1]                        ; kHz_50:k50|count[1]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.413      ;
; 0.289 ; tri_control:tc|vga_buff.Y                  ; tri_control:tc|sram_select[0]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.043      ; 0.416      ;
; 0.290 ; tri_control:tc|y_cnt[1]                    ; tri_control:tc|vga_buff.Y                  ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.039      ; 0.413      ;
; 0.290 ; tri_control:tc|x_cnt[0]                    ; tri_control:tc|x_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.415      ;
; 0.293 ; tri_control:tc|camera_buff.Y               ; tri_control:tc|sram_select[2]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.418      ;
; 0.297 ; kHz_50:k50|count[15]                       ; kHz_50:k50|count[15]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.423      ;
; 0.298 ; kHz_50:k50|count[3]                        ; kHz_50:k50|count[3]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; kHz_50:k50|count[5]                        ; kHz_50:k50|count[5]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; kHz_50:k50|count[13]                       ; kHz_50:k50|count[13]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; kHz_50:k50|count[31]                       ; kHz_50:k50|count[31]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; kHz_50:k50|count[0]                        ; kHz_50:k50|count[0]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; kHz_50:k50|count[6]                        ; kHz_50:k50|count[6]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; kHz_50:k50|count[7]                        ; kHz_50:k50|count[7]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; kHz_50:k50|count[11]                       ; kHz_50:k50|count[11]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; kHz_50:k50|count[17]                       ; kHz_50:k50|count[17]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; kHz_50:k50|count[19]                       ; kHz_50:k50|count[19]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; kHz_50:k50|count[21]                       ; kHz_50:k50|count[21]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; kHz_50:k50|count[27]                       ; kHz_50:k50|count[27]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; kHz_50:k50|count[29]                       ; kHz_50:k50|count[29]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; kHz_50:k50|count[9]                        ; kHz_50:k50|count[9]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; kHz_50:k50|count[2]                        ; kHz_50:k50|count[2]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; kHz_50:k50|count[8]                        ; kHz_50:k50|count[8]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; kHz_50:k50|count[14]                       ; kHz_50:k50|count[14]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; kHz_50:k50|count[16]                       ; kHz_50:k50|count[16]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; kHz_50:k50|count[22]                       ; kHz_50:k50|count[22]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; kHz_50:k50|count[23]                       ; kHz_50:k50|count[23]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; kHz_50:k50|count[25]                       ; kHz_50:k50|count[25]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; kHz_50:k50|count[24]                       ; kHz_50:k50|count[24]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; kHz_50:k50|count[4]                        ; kHz_50:k50|count[4]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; kHz_50:k50|count[10]                       ; kHz_50:k50|count[10]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; kHz_50:k50|count[12]                       ; kHz_50:k50|count[12]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; kHz_50:k50|count[18]                       ; kHz_50:k50|count[18]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; kHz_50:k50|count[20]                       ; kHz_50:k50|count[20]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; kHz_50:k50|count[30]                       ; kHz_50:k50|count[30]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; kHz_50:k50|count[26]                       ; kHz_50:k50|count[26]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; kHz_50:k50|count[28]                       ; kHz_50:k50|count[28]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.428      ;
; 0.320 ; tri_control:tc|z_cnt[0]                    ; tri_control:tc|z_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.445      ;
; 0.322 ; tri_control:tc|y_cnt[0]                    ; tri_control:tc|y_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.447      ;
; 0.349 ; tri_control:tc|camera_buff.Z               ; tri_control:tc|z_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.474      ;
; 0.352 ; tri_control:tc|camera_buff.Z               ; tri_control:tc|z_cnt[0]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.477      ;
; 0.353 ; sram_ctrl:sc_x|state_reg.state_idle        ; sram_ctrl:sc_x|we_reg                      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.478      ;
; 0.354 ; sram_ctrl:sc_y|state_reg.state_idle        ; sram_ctrl:sc_y|we_reg                      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.480      ;
; 0.368 ; tri_control:tc|vga_buff.X                  ; tri_control:tc|vga_buff.Y                  ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.493      ;
; 0.392 ; tri_control:tc|vga_buff.Y                  ; tri_control:tc|camera_buff.Z               ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.043      ; 0.519      ;
; 0.400 ; tri_control:tc|camera_buff.Z               ; tri_control:tc|vga_buff.Y                  ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.039      ; 0.523      ;
; 0.402 ; tri_control:tc|camera_buff.Z               ; tri_control:tc|vga_buff.Z                  ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.039      ; 0.525      ;
; 0.404 ; tri_control:tc|vga_buff.Z                  ; tri_control:tc|sram_select[1]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.043      ; 0.531      ;
; 0.407 ; tr_buff:tb|start                           ; sram_ctrl:sc_z|oe_reg                      ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.049      ; 0.540      ;
; 0.412 ; tri_control:tc|vga_buff.X                  ; tri_control:tc|sram_select[2]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.043      ; 0.539      ;
; 0.415 ; tri_control:tc|vga_buff.X                  ; tri_control:tc|sram_select[0]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.043      ; 0.542      ;
; 0.420 ; tri_control:tc|camera_buff.X               ; tri_control:tc|sram_select[1]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.545      ;
; 0.424 ; tri_control:tc|vga_buff.X                  ; tri_control:tc|sram_select[1]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.043      ; 0.551      ;
; 0.425 ; tri_control:tc|vga_buff.Z                  ; tri_control:tc|sram_select[2]              ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.043      ; 0.552      ;
; 0.428 ; tri_control:tc|vga_buff.X                  ; tri_control:tc|camera_buff.Z               ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.043      ; 0.555      ;
; 0.436 ; tri_control:tc|camera_buff.X               ; tri_control:tc|camera_buff.Y               ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.561      ;
; 0.436 ; kHz_50:k50|count[1]                        ; kHz_50:k50|count[2]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.562      ;
; 0.438 ; tri_control:tc|camera_buff.X               ; tri_control:tc|y_cnt[0]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.563      ;
; 0.443 ; tri_control:tc|camera_buff.X               ; tri_control:tc|y_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.568      ;
; 0.445 ; tri_control:tc|camera_buff.Y               ; tri_control:tc|z_cnt[1]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.570      ;
; 0.446 ; kHz_50:k50|count[0]                        ; kHz_50:k50|count[1]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.572      ;
; 0.446 ; kHz_50:k50|count[15]                       ; kHz_50:k50|count[16]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.572      ;
; 0.447 ; kHz_50:k50|count[5]                        ; kHz_50:k50|count[6]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; kHz_50:k50|count[13]                       ; kHz_50:k50|count[14]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; kHz_50:k50|count[3]                        ; kHz_50:k50|count[4]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.573      ;
; 0.448 ; tri_control:tc|camera_buff.Y               ; tri_control:tc|z_cnt[0]                    ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.041      ; 0.573      ;
; 0.448 ; kHz_50:k50|count[7]                        ; kHz_50:k50|count[8]                        ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; kHz_50:k50|count[21]                       ; kHz_50:k50|count[22]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; kHz_50:k50|count[11]                       ; kHz_50:k50|count[12]                       ; clk_in_raw   ; clk_in_raw  ; 0.000        ; 0.042      ; 0.574      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.181 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                     ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                  ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[34]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[33]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                  ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                     ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                     ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[29]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                  ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                  ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                     ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                   ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[30]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[29]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                     ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]                                                                                                                                                                                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[32]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[31]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                         ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_mcj:auto_generated|counter_reg_bit[16]                                                                                ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_mcj:auto_generated|counter_reg_bit[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30]                                                                                                                                                                        ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[30]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                    ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[15]                                                                                                                                                                                      ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[2] ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_mcj:auto_generated|counter_reg_bit[16]                                                                                ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|address_reg_b[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_mcj:auto_generated|counter_reg_bit[13]                                                                                ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|address_reg_b[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0] ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_mcj:auto_generated|counter_reg_bit[14]                                                                                ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|address_reg_b[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pclk'                                                                                                                           ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; ov7670_capture:pixel_buf|line[0]      ; ov7670_capture:pixel_buf|line[0]      ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ov7670_capture:pixel_buf|line[1]      ; ov7670_capture:pixel_buf|line[1]      ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; ov7670_capture:pixel_buf|href_last[2] ; ov7670_capture:pixel_buf|href_last[2] ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; ov7670_capture:pixel_buf|line[0]      ; ov7670_capture:pixel_buf|line[1]      ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.316      ;
; 0.209 ; ov7670_capture:pixel_buf|d_latch[6]   ; ov7670_capture:pixel_buf|d_latch[14]  ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.316      ;
; 0.209 ; ov7670_capture:pixel_buf|d_latch[5]   ; ov7670_capture:pixel_buf|d_latch[13]  ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.316      ;
; 0.213 ; ov7670_capture:pixel_buf|href_last[2] ; ov7670_capture:pixel_buf|we_reg       ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.321      ;
; 0.218 ; ov7670_capture:pixel_buf|d_latch[4]   ; ov7670_capture:pixel_buf|d_latch[12]  ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.325      ;
; 0.219 ; ov7670_capture:pixel_buf|address[16]  ; ov7670_capture:pixel_buf|address[16]  ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.325      ;
; 0.219 ; ov7670_capture:pixel_buf|d_latch[7]   ; ov7670_capture:pixel_buf|d_latch[15]  ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.326      ;
; 0.219 ; ov7670_capture:pixel_buf|d_latch[2]   ; ov7670_capture:pixel_buf|d_latch[10]  ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.326      ;
; 0.220 ; ov7670_capture:pixel_buf|href_last[2] ; ov7670_capture:pixel_buf|href_last[1] ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.328      ;
; 0.281 ; ov7670_capture:pixel_buf|d_latch[0]   ; ov7670_capture:pixel_buf|d_latch[8]   ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.388      ;
; 0.292 ; ov7670_capture:pixel_buf|d_latch[1]   ; ov7670_capture:pixel_buf|d_latch[9]   ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.399      ;
; 0.306 ; ov7670_capture:pixel_buf|line[1]      ; ov7670_capture:pixel_buf|we_reg       ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.414      ;
; 0.311 ; ov7670_capture:pixel_buf|href_hold    ; ov7670_capture:pixel_buf|line[0]      ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.419      ;
; 0.314 ; ov7670_capture:pixel_buf|href_hold    ; ov7670_capture:pixel_buf|line[1]      ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.422      ;
; 0.318 ; ov7670_capture:pixel_buf|address[5]   ; ov7670_capture:pixel_buf|address[5]   ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; ov7670_capture:pixel_buf|address[7]   ; ov7670_capture:pixel_buf|address[7]   ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.424      ;
; 0.319 ; ov7670_capture:pixel_buf|address[3]   ; ov7670_capture:pixel_buf|address[3]   ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; ov7670_capture:pixel_buf|address[9]   ; ov7670_capture:pixel_buf|address[9]   ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; ov7670_capture:pixel_buf|address[11]  ; ov7670_capture:pixel_buf|address[11]  ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; ov7670_capture:pixel_buf|address[13]  ; ov7670_capture:pixel_buf|address[13]  ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; ov7670_capture:pixel_buf|address[1]   ; ov7670_capture:pixel_buf|address[1]   ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; ov7670_capture:pixel_buf|address[6]   ; ov7670_capture:pixel_buf|address[6]   ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; ov7670_capture:pixel_buf|address[8]   ; ov7670_capture:pixel_buf|address[8]   ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; ov7670_capture:pixel_buf|address[14]  ; ov7670_capture:pixel_buf|address[14]  ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; ov7670_capture:pixel_buf|address[15]  ; ov7670_capture:pixel_buf|address[15]  ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; ov7670_capture:pixel_buf|address[2]   ; ov7670_capture:pixel_buf|address[2]   ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; ov7670_capture:pixel_buf|address[4]   ; ov7670_capture:pixel_buf|address[4]   ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; ov7670_capture:pixel_buf|address[10]  ; ov7670_capture:pixel_buf|address[10]  ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.427      ;
; 0.322 ; ov7670_capture:pixel_buf|address[12]  ; ov7670_capture:pixel_buf|address[12]  ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.428      ;
; 0.336 ; ov7670_capture:pixel_buf|href_last[0] ; ov7670_capture:pixel_buf|href_last[1] ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.444      ;
; 0.338 ; ov7670_capture:pixel_buf|href_last[1] ; ov7670_capture:pixel_buf|href_last[2] ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.446      ;
; 0.361 ; ov7670_capture:pixel_buf|href_last[2] ; ov7670_capture:pixel_buf|href_last[0] ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.469      ;
; 0.393 ; ov7670_capture:pixel_buf|address[0]   ; ov7670_capture:pixel_buf|address[0]   ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.499      ;
; 0.465 ; ov7670_capture:pixel_buf|address[5]   ; ov7670_capture:pixel_buf|address[6]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.573      ;
; 0.466 ; ov7670_capture:pixel_buf|address[3]   ; ov7670_capture:pixel_buf|address[4]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.574      ;
; 0.466 ; ov7670_capture:pixel_buf|address[9]   ; ov7670_capture:pixel_buf|address[10]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.574      ;
; 0.466 ; ov7670_capture:pixel_buf|address[11]  ; ov7670_capture:pixel_buf|address[12]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.574      ;
; 0.466 ; ov7670_capture:pixel_buf|address[13]  ; ov7670_capture:pixel_buf|address[14]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.574      ;
; 0.467 ; ov7670_capture:pixel_buf|address[1]   ; ov7670_capture:pixel_buf|address[2]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.575      ;
; 0.467 ; ov7670_capture:pixel_buf|address[15]  ; ov7670_capture:pixel_buf|address[16]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.575      ;
; 0.476 ; ov7670_capture:pixel_buf|address[6]   ; ov7670_capture:pixel_buf|address[7]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.584      ;
; 0.476 ; ov7670_capture:pixel_buf|address[8]   ; ov7670_capture:pixel_buf|address[9]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.584      ;
; 0.476 ; ov7670_capture:pixel_buf|address[14]  ; ov7670_capture:pixel_buf|address[15]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.584      ;
; 0.477 ; ov7670_capture:pixel_buf|address[2]   ; ov7670_capture:pixel_buf|address[3]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.585      ;
; 0.477 ; ov7670_capture:pixel_buf|address[4]   ; ov7670_capture:pixel_buf|address[5]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.585      ;
; 0.477 ; ov7670_capture:pixel_buf|address[10]  ; ov7670_capture:pixel_buf|address[11]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.585      ;
; 0.478 ; ov7670_capture:pixel_buf|address[12]  ; ov7670_capture:pixel_buf|address[13]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.586      ;
; 0.479 ; ov7670_capture:pixel_buf|address[8]   ; ov7670_capture:pixel_buf|address[10]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.587      ;
; 0.479 ; ov7670_capture:pixel_buf|address[14]  ; ov7670_capture:pixel_buf|address[16]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.587      ;
; 0.480 ; ov7670_capture:pixel_buf|address[2]   ; ov7670_capture:pixel_buf|address[4]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.588      ;
; 0.480 ; ov7670_capture:pixel_buf|address[4]   ; ov7670_capture:pixel_buf|address[6]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.588      ;
; 0.480 ; ov7670_capture:pixel_buf|address[10]  ; ov7670_capture:pixel_buf|address[12]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.588      ;
; 0.481 ; ov7670_capture:pixel_buf|address[12]  ; ov7670_capture:pixel_buf|address[14]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.589      ;
; 0.528 ; ov7670_capture:pixel_buf|address[5]   ; ov7670_capture:pixel_buf|address[7]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.636      ;
; 0.529 ; ov7670_capture:pixel_buf|address[3]   ; ov7670_capture:pixel_buf|address[5]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.637      ;
; 0.529 ; ov7670_capture:pixel_buf|address[9]   ; ov7670_capture:pixel_buf|address[11]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.637      ;
; 0.529 ; ov7670_capture:pixel_buf|address[11]  ; ov7670_capture:pixel_buf|address[13]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.637      ;
; 0.529 ; ov7670_capture:pixel_buf|address[13]  ; ov7670_capture:pixel_buf|address[15]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.637      ;
; 0.530 ; ov7670_capture:pixel_buf|address[1]   ; ov7670_capture:pixel_buf|address[3]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.638      ;
; 0.532 ; ov7670_capture:pixel_buf|address[3]   ; ov7670_capture:pixel_buf|address[6]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.640      ;
; 0.532 ; ov7670_capture:pixel_buf|address[9]   ; ov7670_capture:pixel_buf|address[12]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.640      ;
; 0.532 ; ov7670_capture:pixel_buf|address[11]  ; ov7670_capture:pixel_buf|address[14]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.640      ;
; 0.532 ; ov7670_capture:pixel_buf|address[13]  ; ov7670_capture:pixel_buf|address[16]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.640      ;
; 0.533 ; ov7670_capture:pixel_buf|address[1]   ; ov7670_capture:pixel_buf|address[4]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.641      ;
; 0.542 ; ov7670_capture:pixel_buf|address[8]   ; ov7670_capture:pixel_buf|address[11]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.650      ;
; 0.543 ; ov7670_capture:pixel_buf|address[0]   ; ov7670_capture:pixel_buf|address[1]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.651      ;
; 0.543 ; ov7670_capture:pixel_buf|address[2]   ; ov7670_capture:pixel_buf|address[5]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.651      ;
; 0.543 ; ov7670_capture:pixel_buf|address[4]   ; ov7670_capture:pixel_buf|address[7]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.651      ;
; 0.543 ; ov7670_capture:pixel_buf|address[10]  ; ov7670_capture:pixel_buf|address[13]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.651      ;
; 0.544 ; ov7670_capture:pixel_buf|address[12]  ; ov7670_capture:pixel_buf|address[15]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.652      ;
; 0.545 ; ov7670_capture:pixel_buf|address[8]   ; ov7670_capture:pixel_buf|address[12]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.653      ;
; 0.546 ; ov7670_capture:pixel_buf|address[0]   ; ov7670_capture:pixel_buf|address[2]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.654      ;
; 0.546 ; ov7670_capture:pixel_buf|address[2]   ; ov7670_capture:pixel_buf|address[6]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.654      ;
; 0.546 ; ov7670_capture:pixel_buf|address[10]  ; ov7670_capture:pixel_buf|address[14]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.654      ;
; 0.547 ; ov7670_capture:pixel_buf|address[12]  ; ov7670_capture:pixel_buf|address[16]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.655      ;
; 0.559 ; ov7670_capture:pixel_buf|address[7]   ; ov7670_capture:pixel_buf|address[8]   ; pclk         ; pclk        ; 0.000        ; -0.070     ; 0.573      ;
; 0.573 ; ov7670_capture:pixel_buf|address[6]   ; ov7670_capture:pixel_buf|address[8]   ; pclk         ; pclk        ; 0.000        ; -0.070     ; 0.587      ;
; 0.595 ; ov7670_capture:pixel_buf|address[3]   ; ov7670_capture:pixel_buf|address[7]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.703      ;
; 0.595 ; ov7670_capture:pixel_buf|address[9]   ; ov7670_capture:pixel_buf|address[13]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.703      ;
; 0.595 ; ov7670_capture:pixel_buf|address[11]  ; ov7670_capture:pixel_buf|address[15]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.703      ;
; 0.596 ; ov7670_capture:pixel_buf|address[1]   ; ov7670_capture:pixel_buf|address[5]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.704      ;
; 0.598 ; ov7670_capture:pixel_buf|address[9]   ; ov7670_capture:pixel_buf|address[14]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.706      ;
; 0.598 ; ov7670_capture:pixel_buf|address[11]  ; ov7670_capture:pixel_buf|address[16]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.706      ;
; 0.599 ; ov7670_capture:pixel_buf|address[1]   ; ov7670_capture:pixel_buf|address[6]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.707      ;
; 0.608 ; ov7670_capture:pixel_buf|address[8]   ; ov7670_capture:pixel_buf|address[13]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.716      ;
; 0.609 ; ov7670_capture:pixel_buf|address[0]   ; ov7670_capture:pixel_buf|address[3]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.717      ;
; 0.609 ; ov7670_capture:pixel_buf|address[2]   ; ov7670_capture:pixel_buf|address[7]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.717      ;
; 0.609 ; ov7670_capture:pixel_buf|address[10]  ; ov7670_capture:pixel_buf|address[15]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.717      ;
; 0.611 ; ov7670_capture:pixel_buf|address[8]   ; ov7670_capture:pixel_buf|address[14]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.719      ;
; 0.612 ; ov7670_capture:pixel_buf|address[0]   ; ov7670_capture:pixel_buf|address[4]   ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.720      ;
; 0.612 ; ov7670_capture:pixel_buf|address[10]  ; ov7670_capture:pixel_buf|address[16]  ; pclk         ; pclk        ; 0.000        ; 0.024      ; 0.720      ;
; 0.622 ; ov7670_capture:pixel_buf|address[7]   ; ov7670_capture:pixel_buf|address[9]   ; pclk         ; pclk        ; 0.000        ; -0.070     ; 0.636      ;
; 0.625 ; ov7670_capture:pixel_buf|address[5]   ; ov7670_capture:pixel_buf|address[8]   ; pclk         ; pclk        ; 0.000        ; -0.070     ; 0.639      ;
; 0.625 ; ov7670_capture:pixel_buf|address[7]   ; ov7670_capture:pixel_buf|address[10]  ; pclk         ; pclk        ; 0.000        ; -0.070     ; 0.639      ;
; 0.636 ; ov7670_capture:pixel_buf|address[6]   ; ov7670_capture:pixel_buf|address[9]   ; pclk         ; pclk        ; 0.000        ; -0.070     ; 0.650      ;
; 0.639 ; ov7670_capture:pixel_buf|address[6]   ; ov7670_capture:pixel_buf|address[10]  ; pclk         ; pclk        ; 0.000        ; -0.070     ; 0.653      ;
; 0.640 ; ov7670_capture:pixel_buf|address[4]   ; ov7670_capture:pixel_buf|address[8]   ; pclk         ; pclk        ; 0.000        ; -0.070     ; 0.654      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 96.391 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_3|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.553      ;
; 96.391 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_3|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.553      ;
; 96.391 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_3|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.553      ;
; 96.391 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.553      ;
; 96.391 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.553      ;
; 96.391 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.553      ;
; 96.391 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.553      ;
; 96.391 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.553      ;
; 96.391 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.553      ;
; 96.391 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.553      ;
; 96.391 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.553      ;
; 96.391 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.552      ;
; 96.392 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[15]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.551      ;
; 96.392 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.551      ;
; 96.392 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.551      ;
; 96.392 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.551      ;
; 96.392 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.551      ;
; 96.392 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.551      ;
; 96.392 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.551      ;
; 96.392 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.550      ;
; 96.392 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.550      ;
; 96.392 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.550      ;
; 96.392 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.550      ;
; 96.392 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.550      ;
; 96.392 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.550      ;
; 96.392 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.550      ;
; 96.392 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.550      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.545      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.545      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.545      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.545      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.545      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.545      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.545      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.545      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.545      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.545      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.545      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.545      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.544      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.544      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[29]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.544      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[30]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.544      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[31]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.544      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[32]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.544      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[33]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.544      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[34]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.544      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.543      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.543      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.543      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.543      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.543      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.543      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.543      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.543      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.543      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.543      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.543      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.543      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[31]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.543      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[32]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.543      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[33]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.543      ;
; 96.405 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[34]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.543      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.544      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.543      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.543      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.543      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.543      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.543      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.543      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.545      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.545      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.545      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.545      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.545      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.545      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.545      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.545      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.540      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.540      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.540      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.530      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.543      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.542      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.542      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.542      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.542      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.542      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.542      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.542      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.543      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.543      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.543      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.543      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.543      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.543      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.543      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.543      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.543      ;
; 96.406 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[29]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.543      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.953      ;
; 0.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.953      ;
; 0.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.953      ;
; 0.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.953      ;
; 0.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.953      ;
; 0.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.953      ;
; 0.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.953      ;
; 0.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.953      ;
; 0.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.953      ;
; 0.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.953      ;
; 0.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.953      ;
; 0.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.953      ;
; 0.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.944      ;
; 0.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.944      ;
; 0.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.944      ;
; 0.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.944      ;
; 0.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.944      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.946      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.956      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.956      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.956      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.956      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.956      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.956      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.956      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.956      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.956      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.956      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.956      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.956      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.956      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.956      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.956      ;
; 0.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.995      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.082      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.082      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.082      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.082      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[15]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 3.191      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_3|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.192      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_3|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.192      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_3|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.192      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.192      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.192      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.192      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.192      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.192      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.192      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.192      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_n8p:auto_generated|sld_reserved_TripleBuffer_top_level_v_file_1_c41a:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.192      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 3.191      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 3.191      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 3.191      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 3.191      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 3.191      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 3.191      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.190      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.190      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.190      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.190      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.190      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.190      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.190      ;
; 3.037 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.190      ;
; 3.038 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 3.192      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 3.183      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 3.182      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 3.182      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 3.182      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 3.182      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 3.182      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 3.182      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 3.183      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 3.183      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 3.183      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 3.183      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 3.183      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 3.183      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 3.183      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 3.183      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 3.183      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 3.183      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 3.183      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 3.183      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 3.182      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 3.182      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[29]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 3.182      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[30]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 3.182      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[31]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 3.182      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[32]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 3.182      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[33]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 3.182      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[34]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 3.182      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 3.179      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 3.179      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 3.179      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 3.181      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 3.181      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[31]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 3.181      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[32]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 3.181      ;
; 3.052 ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[33]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 3.181      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 10
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.514 ns




+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 3.944  ; 0.152 ; 93.296   ; 0.805   ; 9.435               ;
;  altera_reserved_tck ; 43.679 ; 0.181 ; 93.296   ; 0.805   ; 49.456              ;
;  cam_vsync           ; N/A    ; N/A   ; N/A      ; N/A     ; 96.000              ;
;  clk_in_raw          ; 3.944  ; 0.180 ; N/A      ; N/A     ; 9.435               ;
;  mhz25               ; 7.230  ; 0.152 ; N/A      ; N/A     ; 19.512              ;
;  pclk                ; 5.917  ; 0.201 ; N/A      ; N/A     ; 19.089              ;
;  vga_clk             ; N/A    ; N/A   ; N/A      ; N/A     ; 26.555              ;
;  xclk                ; N/A    ; N/A   ; N/A      ; N/A     ; 26.555              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  cam_vsync           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk_in_raw          ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  mhz25               ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pclk                ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  vga_clk             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  xclk                ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sram_x_addr[0]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_addr[1]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_addr[2]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_addr[3]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_addr[4]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_addr[5]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_addr[6]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_addr[7]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_addr[8]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_addr[9]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_addr[10]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_addr[11]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_addr[12]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_addr[13]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_addr[14]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_addr[15]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_addr[16]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_addr[17]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_addr[18]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_addr[19]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_we_n         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_oe_n         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_ce_a_n       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_ub_a_n       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_lb_a_n       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_addr[0]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_addr[1]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_addr[2]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_addr[3]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_addr[4]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_addr[5]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_addr[6]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_addr[7]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_addr[8]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_addr[9]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_addr[10]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_addr[11]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_addr[12]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_addr[13]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_addr[14]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_addr[15]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_we_n         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_oe_n         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_ce_a_n       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_ub_a_n       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_lb_a_n       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_addr[0]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_addr[1]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_addr[2]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_addr[3]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_addr[4]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_addr[5]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_addr[6]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_addr[7]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_addr[8]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_addr[9]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_addr[10]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_addr[11]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_addr[12]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_addr[13]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_addr[14]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_addr[15]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_we_n         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_oe_n         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_ce_a_n       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_ub_a_n       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_lb_a_n       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_config_finished ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_sioc         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_siod         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_reset        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_pwdn         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_xclk         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_clkout          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_Hsync           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_Vsync           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_Nblank          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_Nsync           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_data_io[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_data_io[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_data_io[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_data_io[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_data_io[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_data_io[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_data_io[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_data_io[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_data_io[8]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_data_io[9]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_data_io[10]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_data_io[11]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_data_io[12]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_data_io[13]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_data_io[14]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_x_data_io[15]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_data_io[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_data_io[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_data_io[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_data_io[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_data_io[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_data_io[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_data_io[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_data_io[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_data_io[8]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_data_io[9]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_data_io[10]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_data_io[11]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_data_io[12]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_data_io[13]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_data_io[14]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_y_data_io[15]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_data_io[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_data_io[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_data_io[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_data_io[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_data_io[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_data_io[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_data_io[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_data_io[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_data_io[8]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_data_io[9]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_data_io[10]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_data_io[11]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_data_io[12]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_data_io[13]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_data_io[14]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_z_data_io[15]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sram_x_data_io[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_x_data_io[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_x_data_io[2]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_x_data_io[3]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_x_data_io[4]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_x_data_io[5]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_x_data_io[6]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_x_data_io[7]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_x_data_io[8]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_x_data_io[9]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_x_data_io[10]      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_x_data_io[11]      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_x_data_io[12]      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_x_data_io[13]      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_x_data_io[14]      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_x_data_io[15]      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_y_data_io[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_y_data_io[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_y_data_io[2]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_y_data_io[3]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_y_data_io[4]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_y_data_io[5]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_y_data_io[6]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_y_data_io[7]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_y_data_io[8]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_y_data_io[9]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_y_data_io[10]      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_y_data_io[11]      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_y_data_io[12]      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_y_data_io[13]      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_y_data_io[14]      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_y_data_io[15]      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_z_data_io[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_z_data_io[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_z_data_io[2]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_z_data_io[3]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_z_data_io[4]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_z_data_io[5]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_z_data_io[6]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_z_data_io[7]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_z_data_io[8]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_z_data_io[9]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_z_data_io[10]      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_z_data_io[11]      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_z_data_io[12]      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_z_data_io[13]      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_z_data_io[14]      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sram_z_data_io[15]      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button_reset            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_in_raw              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camera_vsync            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; camera_pclk             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button_resend           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camera_href             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; camera_data[1]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; camera_data[2]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; camera_data[3]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; camera_data[4]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; camera_data[7]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; camera_data[0]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; camera_data[5]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; camera_data[6]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sram_x_addr[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_x_addr[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_x_addr[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_x_addr[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.09 V              ; -0.00492 V          ; 0.227 V                              ; 0.303 V                              ; 5.69e-09 s                  ; 5.43e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.76e-08 V                  ; 3.09 V             ; -0.00492 V         ; 0.227 V                             ; 0.303 V                             ; 5.69e-09 s                 ; 5.43e-09 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_x_addr[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_x_addr[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.09 V              ; -0.00492 V          ; 0.227 V                              ; 0.303 V                              ; 5.69e-09 s                  ; 5.43e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.76e-08 V                  ; 3.09 V             ; -0.00492 V         ; 0.227 V                             ; 0.303 V                             ; 5.69e-09 s                 ; 5.43e-09 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[13]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_x_addr[14]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_x_addr[15]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.09 V              ; -0.00475 V          ; 0.139 V                              ; 0.265 V                              ; 5.71e-09 s                  ; 5.48e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.09 V             ; -0.00475 V         ; 0.139 V                             ; 0.265 V                             ; 5.71e-09 s                 ; 5.48e-09 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[16]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[17]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[18]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[19]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.09 V              ; -0.00492 V          ; 0.227 V                              ; 0.303 V                              ; 5.69e-09 s                  ; 5.43e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.76e-08 V                  ; 3.09 V             ; -0.00492 V         ; 0.227 V                             ; 0.303 V                             ; 5.69e-09 s                 ; 5.43e-09 s                 ; Yes                       ; Yes                       ;
; sram_x_we_n         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_oe_n         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_ce_a_n       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_ub_a_n       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_x_lb_a_n       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_y_addr[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_addr[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_addr[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_addr[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_addr[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_addr[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_addr[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_addr[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_addr[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_addr[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_addr[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_addr[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_addr[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_addr[13]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_addr[14]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_addr[15]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_we_n         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_oe_n         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_ce_a_n       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sram_y_ub_a_n       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sram_y_lb_a_n       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sram_z_addr[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_addr[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_addr[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_addr[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_addr[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_addr[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_addr[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_addr[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_addr[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_addr[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_addr[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_addr[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_addr[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_addr[13]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_addr[14]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_addr[15]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_we_n         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_oe_n         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_ce_a_n       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sram_z_ub_a_n       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_lb_a_n       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_config_finished ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; camera_sioc         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; camera_siod         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; camera_reset        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; camera_pwdn         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; camera_xclk         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_clkout          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Hsync           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Nblank          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Nsync           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_x_data_io[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_x_data_io[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_x_data_io[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_x_data_io[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_x_data_io[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; sram_y_data_io[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_data_io[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_data_io[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_data_io[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_data_io[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_data_io[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_data_io[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_data_io[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_data_io[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_data_io[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_data_io[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_data_io[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_data_io[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_data_io[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_data_io[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_y_data_io[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_data_io[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_data_io[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_data_io[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_data_io[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_data_io[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_data_io[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_data_io[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_data_io[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_data_io[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_data_io[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_data_io[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_data_io[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_data_io[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_data_io[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_data_io[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; sram_z_data_io[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sram_x_addr[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.002 V            ; 0.086 V                              ; 0.191 V                              ; 6.9e-09 s                   ; 6.85e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.002 V           ; 0.086 V                             ; 0.191 V                             ; 6.9e-09 s                  ; 6.85e-09 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.002 V            ; 0.086 V                              ; 0.191 V                              ; 6.9e-09 s                   ; 6.85e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.002 V           ; 0.086 V                             ; 0.191 V                             ; 6.9e-09 s                  ; 6.85e-09 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[13]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[14]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[15]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.00197 V          ; 0.052 V                              ; 0.154 V                              ; 6.94e-09 s                  ; 6.92e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.00197 V         ; 0.052 V                             ; 0.154 V                             ; 6.94e-09 s                 ; 6.92e-09 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[16]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[17]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[18]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_addr[19]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.002 V            ; 0.086 V                              ; 0.191 V                              ; 6.9e-09 s                   ; 6.85e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.002 V           ; 0.086 V                             ; 0.191 V                             ; 6.9e-09 s                  ; 6.85e-09 s                 ; Yes                       ; Yes                       ;
; sram_x_we_n         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_oe_n         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_ce_a_n       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_ub_a_n       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_x_lb_a_n       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_y_addr[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_addr[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_addr[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_addr[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_addr[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_addr[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_addr[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_addr[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_addr[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_addr[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_addr[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_addr[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_addr[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_addr[13]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_addr[14]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_addr[15]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_we_n         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_oe_n         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_ce_a_n       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sram_y_ub_a_n       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sram_y_lb_a_n       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sram_z_addr[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_addr[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_addr[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_addr[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_addr[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_addr[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_addr[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_addr[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_addr[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_addr[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_addr[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_addr[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_addr[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_addr[13]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_addr[14]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_addr[15]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_we_n         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_oe_n         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_ce_a_n       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sram_z_ub_a_n       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_lb_a_n       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_config_finished ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; camera_sioc         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; camera_siod         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; camera_reset        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; camera_pwdn         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; camera_xclk         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_clkout          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Hsync           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Nblank          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Nsync           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_x_data_io[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; sram_y_data_io[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_data_io[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_data_io[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_data_io[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_data_io[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_data_io[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_data_io[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_data_io[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_data_io[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_data_io[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_data_io[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_data_io[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_data_io[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_data_io[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_data_io[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_y_data_io[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_data_io[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_data_io[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_data_io[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_data_io[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_data_io[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_data_io[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_data_io[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_data_io[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_data_io[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_data_io[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_data_io[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_data_io[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_data_io[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_data_io[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_data_io[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; sram_z_data_io[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sram_x_addr[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_x_addr[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_x_addr[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_x_addr[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_x_addr[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_x_addr[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_x_addr[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_x_addr[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_x_addr[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_x_addr[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sram_x_addr[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_x_addr[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_x_addr[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sram_x_addr[13]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_x_addr[14]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_x_addr[15]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sram_x_addr[16]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_x_addr[17]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_x_addr[18]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_x_addr[19]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sram_x_we_n         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_x_oe_n         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_x_ce_a_n       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_x_ub_a_n       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_x_lb_a_n       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_y_addr[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_addr[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_addr[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_addr[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_addr[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_addr[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_addr[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_addr[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_addr[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_addr[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_addr[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_addr[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_addr[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_addr[13]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_addr[14]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_addr[15]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_we_n         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_oe_n         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_ce_a_n       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sram_y_ub_a_n       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sram_y_lb_a_n       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sram_z_addr[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_addr[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_addr[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_addr[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_addr[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_addr[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_addr[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_addr[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_addr[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_addr[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_addr[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_addr[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_addr[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_addr[13]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_addr[14]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_addr[15]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_we_n         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_oe_n         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_ce_a_n       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sram_z_ub_a_n       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sram_z_lb_a_n       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_config_finished ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; camera_sioc         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; camera_siod         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; camera_reset        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; camera_pwdn         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; camera_xclk         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_clkout          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_Hsync           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_Vsync           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_Nblank          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_Nsync           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_x_data_io[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_x_data_io[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_x_data_io[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_x_data_io[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_x_data_io[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_x_data_io[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_x_data_io[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_x_data_io[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_x_data_io[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_x_data_io[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_x_data_io[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_x_data_io[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_x_data_io[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_x_data_io[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_x_data_io[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_x_data_io[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sram_y_data_io[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_data_io[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_data_io[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_data_io[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_data_io[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_data_io[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_data_io[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_data_io[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_data_io[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_data_io[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_data_io[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_data_io[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_data_io[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_data_io[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_data_io[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_y_data_io[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_data_io[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_data_io[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_data_io[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_data_io[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_data_io[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_data_io[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_data_io[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_data_io[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_data_io[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_data_io[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_data_io[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_data_io[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_data_io[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_data_io[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_data_io[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sram_z_data_io[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 7330     ; 0        ; 64       ; 0        ;
; cam_vsync           ; clk_in_raw          ; 6        ; 6        ; 0        ; 0        ;
; clk_in_raw          ; clk_in_raw          ; 3094     ; 0        ; 0        ; 0        ;
; mhz25               ; clk_in_raw          ; 388      ; 1        ; 0        ; 0        ;
; pclk                ; clk_in_raw          ; 89       ; 0        ; 0        ; 0        ;
; vga_vsync           ; clk_in_raw          ; 6        ; 6        ; 0        ; 0        ;
; mhz25               ; mhz25               ; 3358     ; 0        ; 0        ; 0        ;
; vga_vsync           ; mhz25               ; 34       ; 34       ; 0        ; 0        ;
; cam_vsync           ; pclk                ; 0        ; 0        ; 1        ; 1        ;
; pclk                ; pclk                ; 189      ; 50       ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 7330     ; 0        ; 64       ; 0        ;
; cam_vsync           ; clk_in_raw          ; 6        ; 6        ; 0        ; 0        ;
; clk_in_raw          ; clk_in_raw          ; 3094     ; 0        ; 0        ; 0        ;
; mhz25               ; clk_in_raw          ; 388      ; 1        ; 0        ; 0        ;
; pclk                ; clk_in_raw          ; 89       ; 0        ; 0        ; 0        ;
; vga_vsync           ; clk_in_raw          ; 6        ; 6        ; 0        ; 0        ;
; mhz25               ; mhz25               ; 3358     ; 0        ; 0        ; 0        ;
; vga_vsync           ; mhz25               ; 34       ; 34       ; 0        ; 0        ;
; cam_vsync           ; pclk                ; 0        ; 0        ; 1        ; 1        ;
; pclk                ; pclk                ; 189      ; 50       ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 158      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 158      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 49    ; 49   ;
; Unconstrained Input Port Paths  ; 295   ; 295  ;
; Unconstrained Output Ports      ; 134   ; 134  ;
; Unconstrained Output Port Paths ; 351   ; 351  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------+
; Clock Status Summary                                             ;
+---------------------+---------------------+------+---------------+
; Target              ; Clock               ; Type ; Status        ;
+---------------------+---------------------+------+---------------+
; MHz_25:m25|clk_out  ; mhz25               ; Base ; Constrained   ;
; VGA:vga|Vsync       ; vga_vsync           ; Base ; Constrained   ;
; VGA_clkout          ; vga_clk             ; Base ; Constrained   ;
; altera_reserved_tck ; altera_reserved_tck ; Base ; Constrained   ;
; camera_pclk         ; pclk                ; Base ; Constrained   ;
; camera_vsync        ; cam_vsync           ; Base ; Constrained   ;
; camera_xclk         ; xclk                ; Base ; Constrained   ;
; clk_in_raw          ; clk_in_raw          ; Base ; Constrained   ;
; kHz_50:k50|clk_out  ;                     ; Base ; Unconstrained ;
+---------------------+---------------------+------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button_resend       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button_reset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_href         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; VGA_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Hsync           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Nblank          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Vsync           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_reset        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_sioc         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_siod         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_config_finished ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_oe_n         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_we_n         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_oe_n         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_we_n         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_oe_n         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_we_n         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button_resend       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button_reset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_href         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; VGA_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Hsync           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Nblank          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Vsync           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_reset        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_sioc         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_siod         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_config_finished ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_addr[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_data_io[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_oe_n         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_x_we_n         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_addr[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_data_io[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_oe_n         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_y_we_n         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_addr[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_data_io[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_oe_n         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_z_we_n         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Oct 12 19:04:44 2018
Info: Command: quartus_sta TripleBuffer -c TripleBuffer_top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'TripleBuffer_top.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: kHz_50:k50|clk_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run is being clocked by kHz_50:k50|clk_out
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.944
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.944               0.000 clk_in_raw 
    Info (332119):     5.917               0.000 pclk 
    Info (332119):     7.230               0.000 mhz25 
    Info (332119):    43.679               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.364
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.364               0.000 mhz25 
    Info (332119):     0.401               0.000 clk_in_raw 
    Info (332119):     0.402               0.000 altera_reserved_tck 
    Info (332119):     0.440               0.000 pclk 
Info (332146): Worst-case recovery slack is 93.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    93.296               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.699
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.699               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.720
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.720               0.000 clk_in_raw 
    Info (332119):    19.553               0.000 pclk 
    Info (332119):    19.641               0.000 mhz25 
    Info (332119):    26.555               0.000 vga_clk 
    Info (332119):    26.555               0.000 xclk 
    Info (332119):    49.574               0.000 altera_reserved_tck 
    Info (332119):    96.000               0.000 cam_vsync 
Info (332114): Report Metastability: Found 10 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 10
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 34.008 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: kHz_50:k50|clk_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run is being clocked by kHz_50:k50|clk_out
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.667
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.667               0.000 clk_in_raw 
    Info (332119):     6.467               0.000 pclk 
    Info (332119):     7.519               0.000 mhz25 
    Info (332119):    44.244               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 altera_reserved_tck 
    Info (332119):     0.353               0.000 clk_in_raw 
    Info (332119):     0.354               0.000 mhz25 
    Info (332119):     0.387               0.000 pclk 
Info (332146): Worst-case recovery slack is 93.787
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    93.787               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.559
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.559               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.724
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.724               0.000 clk_in_raw 
    Info (332119):    19.635               0.000 pclk 
    Info (332119):    19.712               0.000 mhz25 
    Info (332119):    26.555               0.000 vga_clk 
    Info (332119):    26.555               0.000 xclk 
    Info (332119):    49.500               0.000 altera_reserved_tck 
    Info (332119):    96.000               0.000 cam_vsync 
Info (332114): Report Metastability: Found 10 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 10
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 34.414 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: kHz_50:k50|clk_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sld_signaltap:top_level_v_file|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run is being clocked by kHz_50:k50|clk_out
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.219
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.219               0.000 clk_in_raw 
    Info (332119):     7.710               0.000 pclk 
    Info (332119):     8.309               0.000 mhz25 
    Info (332119):    46.950               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.152
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.152               0.000 mhz25 
    Info (332119):     0.180               0.000 clk_in_raw 
    Info (332119):     0.181               0.000 altera_reserved_tck 
    Info (332119):     0.201               0.000 pclk 
Info (332146): Worst-case recovery slack is 96.391
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    96.391               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.805
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.805               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.435
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.435               0.000 clk_in_raw 
    Info (332119):    19.089               0.000 pclk 
    Info (332119):    19.512               0.000 mhz25 
    Info (332119):    29.543               0.000 vga_clk 
    Info (332119):    29.543               0.000 xclk 
    Info (332119):    49.456               0.000 altera_reserved_tck 
    Info (332119):    96.000               0.000 cam_vsync 
Info (332114): Report Metastability: Found 10 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 10
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.514 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4869 megabytes
    Info: Processing ended: Fri Oct 12 19:04:53 2018
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:07


