verilog xil_defaultlib  \
"../../../../DAC_Array_ROM_Tester.gen/sources_1/ip/PCM_Transmitter_16_0_1/FIFO_Latch_Clock.v" \
"../../../../DAC_Array_ROM_Tester.gen/sources_1/ip/PCM_Transmitter_16_0_1/SR_Clock_Div_256.v" \
"../../../../DAC_Array_ROM_Tester.gen/sources_1/ip/PCM_Transmitter_16_0_1/SR_Clock_Div_4.v" \
"../../../../DAC_Array_ROM_Tester.gen/sources_1/ip/PCM_Transmitter_16_0_1/Serial_Clock_Divider.v" \
"../../../../DAC_Array_ROM_Tester.gen/sources_1/ip/PCM_Transmitter_16_0_1/Serial_FIFO.v" \
"../../../../DAC_Array_ROM_Tester.gen/sources_1/ip/PCM_Transmitter_16_0_1/PCM_Transmitter_16.v" \
"../../../../DAC_Array_ROM_Tester.gen/sources_1/ip/PCM_Transmitter_16_0_1/sim/PCM_Transmitter_16_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
