
* Near future targets:
  1. [ ] Assembler Gen1
  2. [ ] Emulator Gen1


* Gen 1 Assembler
** Pseudo Ops:
   - .align
   - .section
   - .text
   - .data
   - .rodata
   - .bss
   - .string/.asciz
   - .equ
   - .option
   - .byte
   - .2byte/.half/.short
   - .4byte/.word/.long
   - .8byte/.dword/.quad
   - .zero
** Pseudo Instructions:
   [[https://github.com/riscv/riscv-asm-manual/blob/master/riscv-asm.md#a-listing-of-standard-risc-v-pseudoinstructions][link]]
