$comment
	File created using the following command:
		vcd file dregister.msim.vcd -direction
$end
$date
	Thu Oct 19 20:50:43 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module dregister_vlg_vec_tst $end
$var reg 3 ! D [2:0] $end
$var reg 1 " clock $end
$var reg 1 # reset $end
$var wire 1 $ Q [2] $end
$var wire 1 % Q [1] $end
$var wire 1 & Q [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 . clock~input_o $end
$var wire 1 / clock~inputCLKENA0_outclk $end
$var wire 1 0 D[0]~input_o $end
$var wire 1 1 reset~input_o $end
$var wire 1 2 Q[0]~reg0_q $end
$var wire 1 3 D[1]~input_o $end
$var wire 1 4 Q[1]~reg0feeder_combout $end
$var wire 1 5 Q[1]~reg0_q $end
$var wire 1 6 D[2]~input_o $end
$var wire 1 7 Q[2]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
1#
0&
0%
0$
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
11
02
03
04
05
06
07
$end
#10000
1"
1.
1/
#30000
0"
0.
0/
#50000
b1 !
1"
10
1.
1/
12
1&
#70000
0"
0.
0/
#90000
1"
1.
1/
#100000
b11 !
b10 !
00
13
14
#110000
0"
0.
0/
#120000
0#
01
02
0&
#130000
1"
1.
1/
#150000
b11 !
0"
10
0.
0/
#170000
1"
1.
1/
#190000
0"
0.
0/
#200000
b111 !
b101 !
1#
b100 !
00
03
16
11
04
#210000
1"
1.
1/
17
1$
#220000
0#
01
07
0$
#230000
0"
0.
0/
#250000
b101 !
1"
10
1.
1/
#260000
1#
11
#270000
0"
0.
0/
#290000
1"
1.
1/
17
12
1&
1$
#300000
b111 !
b110 !
00
13
14
#310000
0"
0.
0/
#330000
1"
1.
1/
15
02
0&
1%
#350000
b111 !
0"
10
0.
0/
#370000
0#
1"
01
1.
1/
05
07
0$
0%
#390000
0"
0.
0/
#400000
