{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 06 11:39:33 2018 " "Info: Processing started: Sat Jan 06 11:39:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU_single -c CPU_single " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU_single -c CPU_single" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU_single EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"CPU_single\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "91 91 " "Warning: No exact pin location assignment(s) for 91 pins of 91 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[7\] " "Info: Pin BUS\[7\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { BUS[7] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 904 2152 2328 920 "BUS\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[6\] " "Info: Pin BUS\[6\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { BUS[6] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 904 2152 2328 920 "BUS\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[5\] " "Info: Pin BUS\[5\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { BUS[5] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 904 2152 2328 920 "BUS\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[4\] " "Info: Pin BUS\[4\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { BUS[4] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 904 2152 2328 920 "BUS\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[3\] " "Info: Pin BUS\[3\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { BUS[3] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 904 2152 2328 920 "BUS\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[2\] " "Info: Pin BUS\[2\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { BUS[2] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 904 2152 2328 920 "BUS\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[1\] " "Info: Pin BUS\[1\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { BUS[1] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 904 2152 2328 920 "BUS\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[0\] " "Info: Pin BUS\[0\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { BUS[0] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 904 2152 2328 920 "BUS\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[7\] " "Info: Pin Command\[7\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { Command[7] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 336 2152 2328 352 "Command\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[6\] " "Info: Pin Command\[6\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { Command[6] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 336 2152 2328 352 "Command\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[5\] " "Info: Pin Command\[5\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { Command[5] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 336 2152 2328 352 "Command\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[4\] " "Info: Pin Command\[4\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { Command[4] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 336 2152 2328 352 "Command\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[3\] " "Info: Pin Command\[3\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { Command[3] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 336 2152 2328 352 "Command\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[2\] " "Info: Pin Command\[2\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { Command[2] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 336 2152 2328 352 "Command\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[1\] " "Info: Pin Command\[1\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { Command[1] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 336 2152 2328 352 "Command\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[0\] " "Info: Pin Command\[0\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { Command[0] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 336 2152 2328 352 "Command\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "std_out\[7\] " "Info: Pin std_out\[7\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { std_out[7] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 152 2152 2328 168 "std_out\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { std_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "std_out\[6\] " "Info: Pin std_out\[6\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { std_out[6] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 152 2152 2328 168 "std_out\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { std_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "std_out\[5\] " "Info: Pin std_out\[5\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { std_out[5] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 152 2152 2328 168 "std_out\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { std_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "std_out\[4\] " "Info: Pin std_out\[4\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { std_out[4] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 152 2152 2328 168 "std_out\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { std_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "std_out\[3\] " "Info: Pin std_out\[3\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { std_out[3] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 152 2152 2328 168 "std_out\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { std_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "std_out\[2\] " "Info: Pin std_out\[2\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { std_out[2] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 152 2152 2328 168 "std_out\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { std_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "std_out\[1\] " "Info: Pin std_out\[1\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { std_out[1] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 152 2152 2328 168 "std_out\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { std_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "std_out\[0\] " "Info: Pin std_out\[0\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { std_out[0] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 152 2152 2328 168 "std_out\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { std_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Info: Pin PC\[7\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { PC[7] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 2152 2328 312 "PC\[7..0\]" "" } { 288 2064 2152 304 "pc\[7..0\]" "" } { 312 760 883 328 "pc\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Info: Pin PC\[6\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { PC[6] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 2152 2328 312 "PC\[7..0\]" "" } { 288 2064 2152 304 "pc\[7..0\]" "" } { 312 760 883 328 "pc\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Info: Pin PC\[5\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { PC[5] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 2152 2328 312 "PC\[7..0\]" "" } { 288 2064 2152 304 "pc\[7..0\]" "" } { 312 760 883 328 "pc\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Info: Pin PC\[4\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { PC[4] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 2152 2328 312 "PC\[7..0\]" "" } { 288 2064 2152 304 "pc\[7..0\]" "" } { 312 760 883 328 "pc\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Info: Pin PC\[3\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { PC[3] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 2152 2328 312 "PC\[7..0\]" "" } { 288 2064 2152 304 "pc\[7..0\]" "" } { 312 760 883 328 "pc\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Info: Pin PC\[2\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { PC[2] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 2152 2328 312 "PC\[7..0\]" "" } { 288 2064 2152 304 "pc\[7..0\]" "" } { 312 760 883 328 "pc\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Info: Pin PC\[1\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { PC[1] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 2152 2328 312 "PC\[7..0\]" "" } { 288 2064 2152 304 "pc\[7..0\]" "" } { 312 760 883 328 "pc\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Info: Pin PC\[0\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { PC[0] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 2152 2328 312 "PC\[7..0\]" "" } { 288 2064 2152 304 "pc\[7..0\]" "" } { 312 760 883 328 "pc\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Counter\[0\] " "Info: Pin Counter\[0\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { Counter[0] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 688 2152 2328 704 "Counter\[0..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_data\[7\] " "Info: Pin RAM_data\[7\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { RAM_data[7] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 584 2152 2328 600 "RAM_data\[7..0\]" "" } { 352 1184 1314 368 "RAM_data\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_data[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_data\[6\] " "Info: Pin RAM_data\[6\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { RAM_data[6] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 584 2152 2328 600 "RAM_data\[7..0\]" "" } { 352 1184 1314 368 "RAM_data\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_data[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_data\[5\] " "Info: Pin RAM_data\[5\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { RAM_data[5] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 584 2152 2328 600 "RAM_data\[7..0\]" "" } { 352 1184 1314 368 "RAM_data\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_data[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_data\[4\] " "Info: Pin RAM_data\[4\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { RAM_data[4] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 584 2152 2328 600 "RAM_data\[7..0\]" "" } { 352 1184 1314 368 "RAM_data\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_data[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_data\[3\] " "Info: Pin RAM_data\[3\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { RAM_data[3] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 584 2152 2328 600 "RAM_data\[7..0\]" "" } { 352 1184 1314 368 "RAM_data\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_data\[2\] " "Info: Pin RAM_data\[2\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { RAM_data[2] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 584 2152 2328 600 "RAM_data\[7..0\]" "" } { 352 1184 1314 368 "RAM_data\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_data\[1\] " "Info: Pin RAM_data\[1\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { RAM_data[1] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 584 2152 2328 600 "RAM_data\[7..0\]" "" } { 352 1184 1314 368 "RAM_data\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_data\[0\] " "Info: Pin RAM_data\[0\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { RAM_data[0] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 584 2152 2328 600 "RAM_data\[7..0\]" "" } { 352 1184 1314 368 "RAM_data\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerA\[7\] " "Info: Pin registerA\[7\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { registerA[7] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 496 2152 2328 512 "registerA\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerA\[6\] " "Info: Pin registerA\[6\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { registerA[6] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 496 2152 2328 512 "registerA\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerA\[5\] " "Info: Pin registerA\[5\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { registerA[5] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 496 2152 2328 512 "registerA\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerA\[4\] " "Info: Pin registerA\[4\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { registerA[4] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 496 2152 2328 512 "registerA\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerA\[3\] " "Info: Pin registerA\[3\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { registerA[3] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 496 2152 2328 512 "registerA\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerA\[2\] " "Info: Pin registerA\[2\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { registerA[2] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 496 2152 2328 512 "registerA\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerA\[1\] " "Info: Pin registerA\[1\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { registerA[1] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 496 2152 2328 512 "registerA\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerA\[0\] " "Info: Pin registerA\[0\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { registerA[0] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 496 2152 2328 512 "registerA\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerB\[7\] " "Info: Pin registerB\[7\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { registerB[7] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 512 2152 2328 528 "registerB\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerB[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerB\[6\] " "Info: Pin registerB\[6\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { registerB[6] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 512 2152 2328 528 "registerB\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerB[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerB\[5\] " "Info: Pin registerB\[5\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { registerB[5] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 512 2152 2328 528 "registerB\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerB[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerB\[4\] " "Info: Pin registerB\[4\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { registerB[4] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 512 2152 2328 528 "registerB\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerB[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerB\[3\] " "Info: Pin registerB\[3\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { registerB[3] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 512 2152 2328 528 "registerB\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerB[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerB\[2\] " "Info: Pin registerB\[2\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { registerB[2] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 512 2152 2328 528 "registerB\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerB[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerB\[1\] " "Info: Pin registerB\[1\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { registerB[1] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 512 2152 2328 528 "registerB\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerB[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerB\[0\] " "Info: Pin registerB\[0\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { registerB[0] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 512 2152 2328 528 "registerB\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerB[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerC\[7\] " "Info: Pin registerC\[7\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { registerC[7] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 528 2152 2328 544 "registerC\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerC[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerC\[6\] " "Info: Pin registerC\[6\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { registerC[6] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 528 2152 2328 544 "registerC\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerC[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerC\[5\] " "Info: Pin registerC\[5\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { registerC[5] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 528 2152 2328 544 "registerC\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerC[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerC\[4\] " "Info: Pin registerC\[4\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { registerC[4] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 528 2152 2328 544 "registerC\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerC[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerC\[3\] " "Info: Pin registerC\[3\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { registerC[3] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 528 2152 2328 544 "registerC\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerC[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerC\[2\] " "Info: Pin registerC\[2\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { registerC[2] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 528 2152 2328 544 "registerC\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerC[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerC\[1\] " "Info: Pin registerC\[1\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { registerC[1] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 528 2152 2328 544 "registerC\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerC[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerC\[0\] " "Info: Pin registerC\[0\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { registerC[0] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 528 2152 2328 544 "registerC\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerC[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SA\[7\] " "Info: Pin SA\[7\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { SA[7] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 392 2152 2328 408 "SA\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { SA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SA\[6\] " "Info: Pin SA\[6\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { SA[6] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 392 2152 2328 408 "SA\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { SA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SA\[5\] " "Info: Pin SA\[5\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { SA[5] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 392 2152 2328 408 "SA\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { SA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SA\[4\] " "Info: Pin SA\[4\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { SA[4] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 392 2152 2328 408 "SA\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { SA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SA\[3\] " "Info: Pin SA\[3\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { SA[3] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 392 2152 2328 408 "SA\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { SA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SA\[2\] " "Info: Pin SA\[2\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { SA[2] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 392 2152 2328 408 "SA\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { SA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SA\[1\] " "Info: Pin SA\[1\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { SA[1] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 392 2152 2328 408 "SA\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { SA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SA\[0\] " "Info: Pin SA\[0\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { SA[0] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 392 2152 2328 408 "SA\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { SA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SB\[7\] " "Info: Pin SB\[7\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { SB[7] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 232 2152 2328 248 "SB\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { SB[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SB\[6\] " "Info: Pin SB\[6\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { SB[6] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 232 2152 2328 248 "SB\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { SB[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SB\[5\] " "Info: Pin SB\[5\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { SB[5] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 232 2152 2328 248 "SB\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { SB[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SB\[4\] " "Info: Pin SB\[4\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { SB[4] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 232 2152 2328 248 "SB\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { SB[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SB\[3\] " "Info: Pin SB\[3\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { SB[3] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 232 2152 2328 248 "SB\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { SB[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SB\[2\] " "Info: Pin SB\[2\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { SB[2] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 232 2152 2328 248 "SB\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { SB[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SB\[1\] " "Info: Pin SB\[1\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { SB[1] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 232 2152 2328 248 "SB\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { SB[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SB\[0\] " "Info: Pin SB\[0\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { SB[0] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 232 2152 2328 248 "SB\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { SB[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { clk } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { reset } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "std_in\[7\] " "Info: Pin std_in\[7\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { std_in[7] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 192 504 672 208 "std_in\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { std_in[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "std_in\[6\] " "Info: Pin std_in\[6\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { std_in[6] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 192 504 672 208 "std_in\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { std_in[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "std_in\[5\] " "Info: Pin std_in\[5\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { std_in[5] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 192 504 672 208 "std_in\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { std_in[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "std_in\[4\] " "Info: Pin std_in\[4\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { std_in[4] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 192 504 672 208 "std_in\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { std_in[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "std_in\[3\] " "Info: Pin std_in\[3\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { std_in[3] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 192 504 672 208 "std_in\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { std_in[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "std_in\[2\] " "Info: Pin std_in\[2\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { std_in[2] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 192 504 672 208 "std_in\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { std_in[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "std_in\[1\] " "Info: Pin std_in\[1\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { std_in[1] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 192 504 672 208 "std_in\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { std_in[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "std_in\[0\] " "Info: Pin std_in\[0\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { std_in[0] } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 192 504 672 208 "std_in\[7..0\]" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { std_in[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "console:inst2\|cnt\[0\] " "Info: Destination node console:inst2\|cnt\[0\]" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { console:inst2|cnt[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { clk } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "temp:temp_A\|s\[7\]~8  " "Info: Automatically promoted node temp:temp_A\|s\[7\]~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp:temp_A|s[7]~8 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "temp:temp_B\|s\[7\]~8  " "Info: Automatically promoted node temp:temp_B\|s\[7\]~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp:temp_B|s[7]~8 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux3_1:inst6\|Equal1~0  " "Info: Automatically promoted node mux3_1:inst6\|Equal1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:inst21\|s\[0\]_10365 " "Info: Destination node RAM:inst21\|s\[0\]_10365" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 0 0 } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst21|s[0]_10365 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:inst21\|s\[5\] " "Info: Destination node RAM:inst21\|s\[5\]" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst21|s[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:inst21\|s\[4\] " "Info: Destination node RAM:inst21\|s\[4\]" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst21|s[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "mux3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/mux3_1.vhd" 14 -1 0 } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux3_1:inst6|Equal1~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN 24 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node reset (placed in PIN 24 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "temp:temp_A\|s\[7\]~9 " "Info: Destination node temp:temp_A\|s\[7\]~9" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp:temp_A|s[7]~9 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "temp:temp_A\|s\[7\]~8 " "Info: Destination node temp:temp_A\|s\[7\]~8" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp:temp_A|s[7]~8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "temp:temp_A\|s\[6\]~10 " "Info: Destination node temp:temp_A\|s\[6\]~10" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp:temp_A|s[6]~10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "temp:temp_A\|s\[5\]~11 " "Info: Destination node temp:temp_A\|s\[5\]~11" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp:temp_A|s[5]~11 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "temp:temp_A\|s\[4\]~12 " "Info: Destination node temp:temp_A\|s\[4\]~12" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp:temp_A|s[4]~12 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "temp:temp_A\|s\[3\]~13 " "Info: Destination node temp:temp_A\|s\[3\]~13" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp:temp_A|s[3]~13 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "temp:temp_A\|s\[2\]~14 " "Info: Destination node temp:temp_A\|s\[2\]~14" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp:temp_A|s[2]~14 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "temp:temp_A\|s\[1\]~15 " "Info: Destination node temp:temp_A\|s\[1\]~15" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp:temp_A|s[1]~15 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "temp:temp_A\|s\[0\]~16 " "Info: Destination node temp:temp_A\|s\[0\]~16" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp:temp_A|s[0]~16 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "temp:temp_B\|s\[7\]~9 " "Info: Destination node temp:temp_B\|s\[7\]~9" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp:temp_B|s[7]~9 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/bin/pin_planner.ppl" { reset } } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "89 unused 3.3V 8 81 0 " "Info: Number of I/O pins in group: 89 (unused VREF, 3.3V VCCIO, 8 input, 81 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 28 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 34 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:35 " "Info: Fitter placement operations ending: elapsed time is 00:00:35" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register temp:temp_B\|s\[0\] register ALU:inst1\|data_bus\[6\] -23.891 ns " "Info: Slack time is -23.891 ns between source register \"temp:temp_B\|s\[0\]\" and destination register \"ALU:inst1\|data_bus\[6\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-13.726 ns + Largest register register " "Info: + Largest register to register requirement is -13.726 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.154 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 12.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.078 ns) + CELL(0.970 ns) 3.902 ns console:inst2\|cnt\[0\] 2 REG Unassigned 12 " "Info: 2: + IC(2.078 ns) + CELL(0.970 ns) = 3.902 ns; Loc. = Unassigned; Fanout = 12; REG Node = 'console:inst2\|cnt\[0\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.048 ns" { clk console:inst2|cnt[0] } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.202 ns) 4.779 ns mux3_1:inst6\|Equal1~0 3 COMB Unassigned 4 " "Info: 3: + IC(0.675 ns) + CELL(0.202 ns) = 4.779 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'mux3_1:inst6\|Equal1~0'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { console:inst2|cnt[0] mux3_1:inst6|Equal1~0 } "NODE_NAME" } } { "mux3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/mux3_1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.370 ns) 6.702 ns RAM:inst21\|s\[4\] 4 REG Unassigned 10 " "Info: 4: + IC(1.553 ns) + CELL(0.370 ns) = 6.702 ns; Loc. = Unassigned; Fanout = 10; REG Node = 'RAM:inst21\|s\[4\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { mux3_1:inst6|Equal1~0 RAM:inst21|s[4] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(0.202 ns) 8.618 ns decoder_comm:inst32\|Equal2~0 5 COMB Unassigned 5 " "Info: 5: + IC(1.714 ns) + CELL(0.202 ns) = 8.618 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'decoder_comm:inst32\|Equal2~0'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { RAM:inst21|s[4] decoder_comm:inst32|Equal2~0 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 9.429 ns console:inst2\|WE~5 6 COMB Unassigned 2 " "Info: 6: + IC(0.605 ns) + CELL(0.206 ns) = 9.429 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'console:inst2\|WE~5'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { decoder_comm:inst32|Equal2~0 console:inst2|WE~5 } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.206 ns) 11.343 ns ALU:inst1\|data_bus\[8\]~77 7 COMB Unassigned 10 " "Info: 7: + IC(1.708 ns) + CELL(0.206 ns) = 11.343 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'ALU:inst1\|data_bus\[8\]~77'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { console:inst2|WE~5 ALU:inst1|data_bus[8]~77 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 12.154 ns ALU:inst1\|data_bus\[6\] 8 REG Unassigned 23 " "Info: 8: + IC(0.441 ns) + CELL(0.370 ns) = 12.154 ns; Loc. = Unassigned; Fanout = 23; REG Node = 'ALU:inst1\|data_bus\[6\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[6] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.380 ns ( 27.81 % ) " "Info: Total cell delay = 3.380 ns ( 27.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.774 ns ( 72.19 % ) " "Info: Total interconnect delay = 8.774 ns ( 72.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.775 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 13.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.078 ns) + CELL(0.970 ns) 3.902 ns console:inst2\|cnt\[0\] 2 REG Unassigned 12 " "Info: 2: + IC(2.078 ns) + CELL(0.970 ns) = 3.902 ns; Loc. = Unassigned; Fanout = 12; REG Node = 'console:inst2\|cnt\[0\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.048 ns" { clk console:inst2|cnt[0] } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.202 ns) 4.779 ns mux3_1:inst6\|Equal1~0 3 COMB Unassigned 4 " "Info: 3: + IC(0.675 ns) + CELL(0.202 ns) = 4.779 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'mux3_1:inst6\|Equal1~0'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { console:inst2|cnt[0] mux3_1:inst6|Equal1~0 } "NODE_NAME" } } { "mux3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/mux3_1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.370 ns) 6.702 ns RAM:inst21\|s\[4\] 4 REG Unassigned 10 " "Info: 4: + IC(1.553 ns) + CELL(0.370 ns) = 6.702 ns; Loc. = Unassigned; Fanout = 10; REG Node = 'RAM:inst21\|s\[4\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { mux3_1:inst6|Equal1~0 RAM:inst21|s[4] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(0.202 ns) 8.618 ns decoder_comm:inst32\|Equal2~0 5 COMB Unassigned 5 " "Info: 5: + IC(1.714 ns) + CELL(0.202 ns) = 8.618 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'decoder_comm:inst32\|Equal2~0'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { RAM:inst21|s[4] decoder_comm:inst32|Equal2~0 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 9.429 ns console:inst2\|process_1~4 6 COMB Unassigned 1 " "Info: 6: + IC(0.441 ns) + CELL(0.370 ns) = 9.429 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'console:inst2\|process_1~4'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 10.240 ns console:inst2\|process_1~5 7 COMB Unassigned 5 " "Info: 7: + IC(0.160 ns) + CELL(0.651 ns) = 10.240 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'console:inst2\|process_1~5'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { console:inst2|process_1~4 console:inst2|process_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.650 ns) 11.050 ns console:inst2\|WE~5 8 COMB Unassigned 2 " "Info: 8: + IC(0.160 ns) + CELL(0.650 ns) = 11.050 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'console:inst2\|WE~5'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { console:inst2|process_1~5 console:inst2|WE~5 } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.206 ns) 12.964 ns ALU:inst1\|data_bus\[8\]~77 9 COMB Unassigned 10 " "Info: 9: + IC(1.708 ns) + CELL(0.206 ns) = 12.964 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'ALU:inst1\|data_bus\[8\]~77'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { console:inst2|WE~5 ALU:inst1|data_bus[8]~77 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 13.775 ns ALU:inst1\|data_bus\[6\] 10 REG Unassigned 23 " "Info: 10: + IC(0.441 ns) + CELL(0.370 ns) = 13.775 ns; Loc. = Unassigned; Fanout = 23; REG Node = 'ALU:inst1\|data_bus\[6\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[6] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.845 ns ( 35.17 % ) " "Info: Total cell delay = 4.845 ns ( 35.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.930 ns ( 64.83 % ) " "Info: Total interconnect delay = 8.930 ns ( 64.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 7.420 ns   Shortest register " "Info:   Shortest clock path from clock \"reset\" to source register is 7.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns reset 1 CLK Unassigned 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 19; CLK Node = 'reset'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.624 ns) 3.380 ns temp:temp_B\|s\[7\]~8 2 COMB Unassigned 1 " "Info: 2: + IC(1.902 ns) + CELL(0.624 ns) = 3.380 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'temp:temp_B\|s\[7\]~8'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { reset temp:temp_B|s[7]~8 } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.116 ns) + CELL(0.000 ns) 5.496 ns temp:temp_B\|s\[7\]~8clkctrl 3 COMB Unassigned 8 " "Info: 3: + IC(2.116 ns) + CELL(0.000 ns) = 5.496 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'temp:temp_B\|s\[7\]~8clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.116 ns" { temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.718 ns) + CELL(0.206 ns) 7.420 ns temp:temp_B\|s\[0\] 4 REG Unassigned 11 " "Info: 4: + IC(1.718 ns) + CELL(0.206 ns) = 7.420 ns; Loc. = Unassigned; Fanout = 11; REG Node = 'temp:temp_B\|s\[0\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { temp:temp_B|s[7]~8clkctrl temp:temp_B|s[0] } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.684 ns ( 22.70 % ) " "Info: Total cell delay = 1.684 ns ( 22.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.736 ns ( 77.30 % ) " "Info: Total interconnect delay = 5.736 ns ( 77.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 25.121 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 25.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.078 ns) + CELL(0.970 ns) 3.902 ns console:inst2\|cnt\[0\] 2 REG Unassigned 12 " "Info: 2: + IC(2.078 ns) + CELL(0.970 ns) = 3.902 ns; Loc. = Unassigned; Fanout = 12; REG Node = 'console:inst2\|cnt\[0\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.048 ns" { clk console:inst2|cnt[0] } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.202 ns) 4.779 ns mux3_1:inst6\|Equal1~0 3 COMB Unassigned 4 " "Info: 3: + IC(0.675 ns) + CELL(0.202 ns) = 4.779 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'mux3_1:inst6\|Equal1~0'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { console:inst2|cnt[0] mux3_1:inst6|Equal1~0 } "NODE_NAME" } } { "mux3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/mux3_1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.370 ns) 6.702 ns RAM:inst21\|s\[4\] 4 REG Unassigned 10 " "Info: 4: + IC(1.553 ns) + CELL(0.370 ns) = 6.702 ns; Loc. = Unassigned; Fanout = 10; REG Node = 'RAM:inst21\|s\[4\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { mux3_1:inst6|Equal1~0 RAM:inst21|s[4] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(0.202 ns) 8.618 ns decoder_comm:inst32\|Equal2~0 5 COMB Unassigned 5 " "Info: 5: + IC(1.714 ns) + CELL(0.202 ns) = 8.618 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'decoder_comm:inst32\|Equal2~0'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { RAM:inst21|s[4] decoder_comm:inst32|Equal2~0 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 9.429 ns console:inst2\|process_1~4 6 COMB Unassigned 1 " "Info: 6: + IC(0.441 ns) + CELL(0.370 ns) = 9.429 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'console:inst2\|process_1~4'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 10.240 ns console:inst2\|process_1~5 7 COMB Unassigned 5 " "Info: 7: + IC(0.160 ns) + CELL(0.651 ns) = 10.240 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'console:inst2\|process_1~5'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { console:inst2|process_1~4 console:inst2|process_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.650 ns) 11.050 ns console:inst2\|WE~5 8 COMB Unassigned 2 " "Info: 8: + IC(0.160 ns) + CELL(0.650 ns) = 11.050 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'console:inst2\|WE~5'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { console:inst2|process_1~5 console:inst2|WE~5 } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.206 ns) 12.964 ns ALU:inst1\|data_bus\[8\]~77 9 COMB Unassigned 10 " "Info: 9: + IC(1.708 ns) + CELL(0.206 ns) = 12.964 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'ALU:inst1\|data_bus\[8\]~77'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { console:inst2|WE~5 ALU:inst1|data_bus[8]~77 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.370 ns) 14.861 ns ALU:inst1\|data_bus\[5\] 10 REG Unassigned 17 " "Info: 10: + IC(1.527 ns) + CELL(0.370 ns) = 14.861 ns; Loc. = Unassigned; Fanout = 17; REG Node = 'ALU:inst1\|data_bus\[5\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.897 ns" { ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[5] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.202 ns) 16.732 ns decoder_comm:inst32\|JZ~1 11 COMB Unassigned 1 " "Info: 11: + IC(1.669 ns) + CELL(0.202 ns) = 16.732 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'decoder_comm:inst32\|JZ~1'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { ALU:inst1|data_bus[5] decoder_comm:inst32|JZ~1 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.650 ns) 17.542 ns decoder_comm:inst32\|JZ~3 12 COMB Unassigned 1 " "Info: 12: + IC(0.160 ns) + CELL(0.650 ns) = 17.542 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'decoder_comm:inst32\|JZ~3'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { decoder_comm:inst32|JZ~1 decoder_comm:inst32|JZ~3 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 18.353 ns console:inst2\|process_0~4 13 COMB Unassigned 7 " "Info: 13: + IC(0.605 ns) + CELL(0.206 ns) = 18.353 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'console:inst2\|process_0~4'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { decoder_comm:inst32|JZ~3 console:inst2|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.650 ns) 20.270 ns console:inst2\|CS~11 14 COMB Unassigned 2 " "Info: 14: + IC(1.267 ns) + CELL(0.650 ns) = 20.270 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'console:inst2\|CS~11'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { console:inst2|process_0~4 console:inst2|CS~11 } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 21.081 ns temp:temp_B\|s\[7\]~8 15 COMB Unassigned 1 " "Info: 15: + IC(0.441 ns) + CELL(0.370 ns) = 21.081 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'temp:temp_B\|s\[7\]~8'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { console:inst2|CS~11 temp:temp_B|s[7]~8 } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.116 ns) + CELL(0.000 ns) 23.197 ns temp:temp_B\|s\[7\]~8clkctrl 16 COMB Unassigned 8 " "Info: 16: + IC(2.116 ns) + CELL(0.000 ns) = 23.197 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'temp:temp_B\|s\[7\]~8clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.116 ns" { temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.718 ns) + CELL(0.206 ns) 25.121 ns temp:temp_B\|s\[0\] 17 REG Unassigned 11 " "Info: 17: + IC(1.718 ns) + CELL(0.206 ns) = 25.121 ns; Loc. = Unassigned; Fanout = 11; REG Node = 'temp:temp_B\|s\[0\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { temp:temp_B|s[7]~8clkctrl temp:temp_B|s[0] } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.129 ns ( 28.38 % ) " "Info: Total cell delay = 7.129 ns ( 28.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.992 ns ( 71.62 % ) " "Info: Total interconnect delay = 17.992 ns ( 71.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.759 ns   " "Info:   Micro setup delay of destination is 1.759 ns" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.165 ns - Longest register register " "Info: - Longest register to register delay is 10.165 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp:temp_B\|s\[0\] 1 REG Unassigned 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 11; REG Node = 'temp:temp_B\|s\[0\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp:temp_B|s[0] } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.621 ns) 1.916 ns ALU:inst1\|Add0~1 2 COMB Unassigned 2 " "Info: 2: + IC(1.295 ns) + CELL(0.621 ns) = 1.916 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst1\|Add0~1'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { temp:temp_B|s[0] ALU:inst1|Add0~1 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.002 ns ALU:inst1\|Add0~3 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.002 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst1\|Add0~3'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst1|Add0~1 ALU:inst1|Add0~3 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.088 ns ALU:inst1\|Add0~5 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.088 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst1\|Add0~5'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst1|Add0~3 ALU:inst1|Add0~5 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.174 ns ALU:inst1\|Add0~7 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.174 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst1\|Add0~7'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst1|Add0~5 ALU:inst1|Add0~7 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.260 ns ALU:inst1\|Add0~9 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.260 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst1\|Add0~9'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst1|Add0~7 ALU:inst1|Add0~9 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.346 ns ALU:inst1\|Add0~11 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.346 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst1\|Add0~11'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst1|Add0~9 ALU:inst1|Add0~11 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.852 ns ALU:inst1\|Add0~12 8 COMB Unassigned 1 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 2.852 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst1\|Add0~12'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst1|Add0~11 ALU:inst1|Add0~12 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.623 ns) 3.662 ns ALU:inst1\|data_bus\[6\]~109 9 COMB Unassigned 1 " "Info: 9: + IC(0.187 ns) + CELL(0.623 ns) = 3.662 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst1\|data_bus\[6\]~109'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { ALU:inst1|Add0~12 ALU:inst1|data_bus[6]~109 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.366 ns) 5.186 ns ALU:inst1\|data_bus\[6\]~110 10 COMB Unassigned 1 " "Info: 10: + IC(1.158 ns) + CELL(0.366 ns) = 5.186 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst1\|data_bus\[6\]~110'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { ALU:inst1|data_bus[6]~109 ALU:inst1|data_bus[6]~110 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 6.304 ns ALU:inst1\|data_bus\[6\]~111 11 COMB Unassigned 1 " "Info: 11: + IC(0.912 ns) + CELL(0.206 ns) = 6.304 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst1\|data_bus\[6\]~111'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { ALU:inst1|data_bus[6]~110 ALU:inst1|data_bus[6]~111 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.623 ns) 7.114 ns ALU:inst1\|data_bus\[6\]~112 12 COMB Unassigned 1 " "Info: 12: + IC(0.187 ns) + CELL(0.623 ns) = 7.114 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst1\|data_bus\[6\]~112'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { ALU:inst1|data_bus[6]~111 ALU:inst1|data_bus[6]~112 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 8.232 ns ALU:inst1\|data_bus\[6\]~114 13 COMB Unassigned 1 " "Info: 13: + IC(0.494 ns) + CELL(0.624 ns) = 8.232 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst1\|data_bus\[6\]~114'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { ALU:inst1|data_bus[6]~112 ALU:inst1|data_bus[6]~114 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.615 ns) 10.165 ns ALU:inst1\|data_bus\[6\] 14 REG Unassigned 23 " "Info: 14: + IC(1.318 ns) + CELL(0.615 ns) = 10.165 ns; Loc. = Unassigned; Fanout = 23; REG Node = 'ALU:inst1\|data_bus\[6\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { ALU:inst1|data_bus[6]~114 ALU:inst1|data_bus[6] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.614 ns ( 45.39 % ) " "Info: Total cell delay = 4.614 ns ( 45.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.551 ns ( 54.61 % ) " "Info: Total interconnect delay = 5.551 ns ( 54.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "10.165 ns" { temp:temp_B|s[0] ALU:inst1|Add0~1 ALU:inst1|Add0~3 ALU:inst1|Add0~5 ALU:inst1|Add0~7 ALU:inst1|Add0~9 ALU:inst1|Add0~11 ALU:inst1|Add0~12 ALU:inst1|data_bus[6]~109 ALU:inst1|data_bus[6]~110 ALU:inst1|data_bus[6]~111 ALU:inst1|data_bus[6]~112 ALU:inst1|data_bus[6]~114 ALU:inst1|data_bus[6] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "10.165 ns" { temp:temp_B|s[0] ALU:inst1|Add0~1 ALU:inst1|Add0~3 ALU:inst1|Add0~5 ALU:inst1|Add0~7 ALU:inst1|Add0~9 ALU:inst1|Add0~11 ALU:inst1|Add0~12 ALU:inst1|data_bus[6]~109 ALU:inst1|data_bus[6]~110 ALU:inst1|data_bus[6]~111 ALU:inst1|data_bus[6]~112 ALU:inst1|data_bus[6]~114 ALU:inst1|data_bus[6] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.165 ns register register " "Info: Estimated most critical path is register to register delay of 10.165 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp:temp_B\|s\[0\] 1 REG LAB_X26_Y16 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X26_Y16; Fanout = 11; REG Node = 'temp:temp_B\|s\[0\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp:temp_B|s[0] } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.621 ns) 1.916 ns ALU:inst1\|Add0~1 2 COMB LAB_X25_Y17 2 " "Info: 2: + IC(1.295 ns) + CELL(0.621 ns) = 1.916 ns; Loc. = LAB_X25_Y17; Fanout = 2; COMB Node = 'ALU:inst1\|Add0~1'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { temp:temp_B|s[0] ALU:inst1|Add0~1 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.002 ns ALU:inst1\|Add0~3 3 COMB LAB_X25_Y17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.002 ns; Loc. = LAB_X25_Y17; Fanout = 2; COMB Node = 'ALU:inst1\|Add0~3'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst1|Add0~1 ALU:inst1|Add0~3 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.088 ns ALU:inst1\|Add0~5 4 COMB LAB_X25_Y17 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.088 ns; Loc. = LAB_X25_Y17; Fanout = 2; COMB Node = 'ALU:inst1\|Add0~5'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst1|Add0~3 ALU:inst1|Add0~5 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.174 ns ALU:inst1\|Add0~7 5 COMB LAB_X25_Y17 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.174 ns; Loc. = LAB_X25_Y17; Fanout = 2; COMB Node = 'ALU:inst1\|Add0~7'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst1|Add0~5 ALU:inst1|Add0~7 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.260 ns ALU:inst1\|Add0~9 6 COMB LAB_X25_Y17 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.260 ns; Loc. = LAB_X25_Y17; Fanout = 2; COMB Node = 'ALU:inst1\|Add0~9'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst1|Add0~7 ALU:inst1|Add0~9 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.346 ns ALU:inst1\|Add0~11 7 COMB LAB_X25_Y17 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.346 ns; Loc. = LAB_X25_Y17; Fanout = 2; COMB Node = 'ALU:inst1\|Add0~11'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst1|Add0~9 ALU:inst1|Add0~11 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.852 ns ALU:inst1\|Add0~12 8 COMB LAB_X25_Y17 1 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 2.852 ns; Loc. = LAB_X25_Y17; Fanout = 1; COMB Node = 'ALU:inst1\|Add0~12'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst1|Add0~11 ALU:inst1|Add0~12 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.623 ns) 3.662 ns ALU:inst1\|data_bus\[6\]~109 9 COMB LAB_X25_Y17 1 " "Info: 9: + IC(0.187 ns) + CELL(0.623 ns) = 3.662 ns; Loc. = LAB_X25_Y17; Fanout = 1; COMB Node = 'ALU:inst1\|data_bus\[6\]~109'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { ALU:inst1|Add0~12 ALU:inst1|data_bus[6]~109 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.366 ns) 5.186 ns ALU:inst1\|data_bus\[6\]~110 10 COMB LAB_X26_Y18 1 " "Info: 10: + IC(1.158 ns) + CELL(0.366 ns) = 5.186 ns; Loc. = LAB_X26_Y18; Fanout = 1; COMB Node = 'ALU:inst1\|data_bus\[6\]~110'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { ALU:inst1|data_bus[6]~109 ALU:inst1|data_bus[6]~110 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 6.304 ns ALU:inst1\|data_bus\[6\]~111 11 COMB LAB_X25_Y18 1 " "Info: 11: + IC(0.912 ns) + CELL(0.206 ns) = 6.304 ns; Loc. = LAB_X25_Y18; Fanout = 1; COMB Node = 'ALU:inst1\|data_bus\[6\]~111'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { ALU:inst1|data_bus[6]~110 ALU:inst1|data_bus[6]~111 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.623 ns) 7.114 ns ALU:inst1\|data_bus\[6\]~112 12 COMB LAB_X25_Y18 1 " "Info: 12: + IC(0.187 ns) + CELL(0.623 ns) = 7.114 ns; Loc. = LAB_X25_Y18; Fanout = 1; COMB Node = 'ALU:inst1\|data_bus\[6\]~112'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { ALU:inst1|data_bus[6]~111 ALU:inst1|data_bus[6]~112 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 8.232 ns ALU:inst1\|data_bus\[6\]~114 13 COMB LAB_X24_Y18 1 " "Info: 13: + IC(0.494 ns) + CELL(0.624 ns) = 8.232 ns; Loc. = LAB_X24_Y18; Fanout = 1; COMB Node = 'ALU:inst1\|data_bus\[6\]~114'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { ALU:inst1|data_bus[6]~112 ALU:inst1|data_bus[6]~114 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.615 ns) 10.165 ns ALU:inst1\|data_bus\[6\] 14 REG LAB_X23_Y11 23 " "Info: 14: + IC(1.318 ns) + CELL(0.615 ns) = 10.165 ns; Loc. = LAB_X23_Y11; Fanout = 23; REG Node = 'ALU:inst1\|data_bus\[6\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { ALU:inst1|data_bus[6]~114 ALU:inst1|data_bus[6] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.614 ns ( 45.39 % ) " "Info: Total cell delay = 4.614 ns ( 45.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.551 ns ( 54.61 % ) " "Info: Total interconnect delay = 5.551 ns ( 54.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "10.165 ns" { temp:temp_B|s[0] ALU:inst1|Add0~1 ALU:inst1|Add0~3 ALU:inst1|Add0~5 ALU:inst1|Add0~7 ALU:inst1|Add0~9 ALU:inst1|Add0~11 ALU:inst1|Add0~12 ALU:inst1|data_bus[6]~109 ALU:inst1|data_bus[6]~110 ALU:inst1|data_bus[6]~111 ALU:inst1|data_bus[6]~112 ALU:inst1|data_bus[6]~114 ALU:inst1|data_bus[6] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "36 " "Info: Average interconnect usage is 36% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "52 X11_Y0 X22_Y9 " "Info: Peak interconnect usage is 52% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:40 " "Info: Fitter routing operations ending: elapsed time is 00:00:40" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "81 " "Warning: Found 81 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[7\] 0 " "Info: Pin \"BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[6\] 0 " "Info: Pin \"BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[5\] 0 " "Info: Pin \"BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[4\] 0 " "Info: Pin \"BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[3\] 0 " "Info: Pin \"BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[2\] 0 " "Info: Pin \"BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[1\] 0 " "Info: Pin \"BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[0\] 0 " "Info: Pin \"BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[7\] 0 " "Info: Pin \"Command\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[6\] 0 " "Info: Pin \"Command\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[5\] 0 " "Info: Pin \"Command\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[4\] 0 " "Info: Pin \"Command\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[3\] 0 " "Info: Pin \"Command\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[2\] 0 " "Info: Pin \"Command\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[1\] 0 " "Info: Pin \"Command\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[0\] 0 " "Info: Pin \"Command\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "std_out\[7\] 0 " "Info: Pin \"std_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "std_out\[6\] 0 " "Info: Pin \"std_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "std_out\[5\] 0 " "Info: Pin \"std_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "std_out\[4\] 0 " "Info: Pin \"std_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "std_out\[3\] 0 " "Info: Pin \"std_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "std_out\[2\] 0 " "Info: Pin \"std_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "std_out\[1\] 0 " "Info: Pin \"std_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "std_out\[0\] 0 " "Info: Pin \"std_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[7\] 0 " "Info: Pin \"PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[6\] 0 " "Info: Pin \"PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[5\] 0 " "Info: Pin \"PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[4\] 0 " "Info: Pin \"PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[3\] 0 " "Info: Pin \"PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[2\] 0 " "Info: Pin \"PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[1\] 0 " "Info: Pin \"PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[0\] 0 " "Info: Pin \"PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Counter\[0\] 0 " "Info: Pin \"Counter\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_data\[7\] 0 " "Info: Pin \"RAM_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_data\[6\] 0 " "Info: Pin \"RAM_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_data\[5\] 0 " "Info: Pin \"RAM_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_data\[4\] 0 " "Info: Pin \"RAM_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_data\[3\] 0 " "Info: Pin \"RAM_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_data\[2\] 0 " "Info: Pin \"RAM_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_data\[1\] 0 " "Info: Pin \"RAM_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_data\[0\] 0 " "Info: Pin \"RAM_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registerA\[7\] 0 " "Info: Pin \"registerA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registerA\[6\] 0 " "Info: Pin \"registerA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registerA\[5\] 0 " "Info: Pin \"registerA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registerA\[4\] 0 " "Info: Pin \"registerA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registerA\[3\] 0 " "Info: Pin \"registerA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registerA\[2\] 0 " "Info: Pin \"registerA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registerA\[1\] 0 " "Info: Pin \"registerA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registerA\[0\] 0 " "Info: Pin \"registerA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registerB\[7\] 0 " "Info: Pin \"registerB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registerB\[6\] 0 " "Info: Pin \"registerB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registerB\[5\] 0 " "Info: Pin \"registerB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registerB\[4\] 0 " "Info: Pin \"registerB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registerB\[3\] 0 " "Info: Pin \"registerB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registerB\[2\] 0 " "Info: Pin \"registerB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registerB\[1\] 0 " "Info: Pin \"registerB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registerB\[0\] 0 " "Info: Pin \"registerB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registerC\[7\] 0 " "Info: Pin \"registerC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registerC\[6\] 0 " "Info: Pin \"registerC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registerC\[5\] 0 " "Info: Pin \"registerC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registerC\[4\] 0 " "Info: Pin \"registerC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registerC\[3\] 0 " "Info: Pin \"registerC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registerC\[2\] 0 " "Info: Pin \"registerC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registerC\[1\] 0 " "Info: Pin \"registerC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registerC\[0\] 0 " "Info: Pin \"registerC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SA\[7\] 0 " "Info: Pin \"SA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SA\[6\] 0 " "Info: Pin \"SA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SA\[5\] 0 " "Info: Pin \"SA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SA\[4\] 0 " "Info: Pin \"SA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SA\[3\] 0 " "Info: Pin \"SA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SA\[2\] 0 " "Info: Pin \"SA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SA\[1\] 0 " "Info: Pin \"SA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SA\[0\] 0 " "Info: Pin \"SA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SB\[7\] 0 " "Info: Pin \"SB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SB\[6\] 0 " "Info: Pin \"SB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SB\[5\] 0 " "Info: Pin \"SB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SB\[4\] 0 " "Info: Pin \"SB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SB\[3\] 0 " "Info: Pin \"SB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SB\[2\] 0 " "Info: Pin \"SB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SB\[1\] 0 " "Info: Pin \"SB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SB\[0\] 0 " "Info: Pin \"SB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 06 11:41:17 2018 " "Info: Processing ended: Sat Jan 06 11:41:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Info: Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Info: Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
