# Reading C:/questasim64_10.7c/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile D:/Obsi/verilogg/dataflow/encoders/encoders.mpf
# Loading project encoders
# Compile of encoder4to2.v was successful.
# Compile of encoder4to2_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.encoder4to2_tb
# vsim -voptargs="+acc" work.encoder4to2_tb 
# Start time: 16:39:29 on Jan 02,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.encoder4to2_tb(fast)
# Loading work.encoder4to2_dut(fast)
add wave -position insertpoint  \
sim:/encoder4to2_tb/i \
sim:/encoder4to2_tb/a
run
# ** Note: $stop    : D:/Obsi/verilogg/dataflow/encoders/encoder4to2_tb.v(15)
#    Time: 50 ns  Iteration: 0  Instance: /encoder4to2_tb
# Break in Module encoder4to2_tb at D:/Obsi/verilogg/dataflow/encoders/encoder4to2_tb.v line 15
# End time: 16:44:18 on Jan 02,2023, Elapsed time: 0:04:49
# Errors: 0, Warnings: 0
