{"vcs1":{"timestamp_begin":1711535319.204484153, "rt":0.83, "ut":0.55, "st":0.12}}
{"vcselab":{"timestamp_begin":1711535320.106865225, "rt":0.58, "ut":0.33, "st":0.11}}
{"link":{"timestamp_begin":1711535320.741669133, "rt":0.21, "ut":0.15, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711535318.689552237}
{"VCS_COMP_START_TIME": 1711535318.689552237}
{"VCS_COMP_END_TIME": 1711535321.715341661}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_pp tb.sv Bicubic.v +define+RTL -R -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 330408}}
{"stitch_vcselab": {"peak_mem": 226040}}
