0-prep 0h0m4s593ms
1-yosys 0h0m2s243ms
2-opensta 0h0m3s258ms
3-verilog2def_openroad 0h0m2s90ms
4-ioPlacer 0h0m1s606ms
5-tapcell 0h0m1s619ms
6-pdn 0h0m2s1ms
7-replace 0h0m3s441ms
7-resizer 0h0m2s331ms
8-write_verilog 0h0m1s559ms
9-opensta_post_resizer 0h0m3s193ms
10-opendp 0h0m1s630ms
11-cts 0h1m45s836ms
12-write_verilog 0h0m1s728ms
12-resizer_timing 0h0m2s77ms
13-write_verilog 0h0m1s563ms
14-opensta_post_resizer_timing 0h0m3s197ms
15-fastroute 0h0m3s761ms
16-addspacers 0h0m1s611ms
17-write_verilog 0h0m1s628ms
18-tritonRoute 0h0m5s737ms
19-spef_extraction 0h0m2s96ms
20-opensta_spef 0h0m3s370ms
22-write_verilog 0h0m1s549ms
26-magic_gen 0h0m2s492ms
27-klayout 0h0m4s257ms
29-klayout_xor 0h0m10s203ms
30-magic_ext_spice 0h0m0s548ms
31-lvs 0h0m0s279ms
32-magic_drc 0h0m7s344ms
34-or_antenna 0h0m1s635ms
35-cvc 0h0m0s228ms