
synthesis -f "data_transfer_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Thu Aug 22 00:05:43 2019


Command Line:  synthesis -f data_transfer_impl1_lattice.synproj -gui -msgset /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/proj/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 6.
The -t option is TQFP100.
The -d option is LCMXO2-2000HC.
Using package TQFP100.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-2000HC

### Package : TQFP100

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /usr/local/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/proj/impl1 (searchpath added)
-p /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/proj (searchpath added)
VHDL library = work
VHDL design file = /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd
VHDL design file = /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd
VHDL design file = /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/dec_8b10b.vhd
VHDL design file = /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/deserializer.vhd
VHDL design file = /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ft601.vhd
VHDL design file = /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/prng_recv.vhd
VHDL design file = /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd
VHDL design file = /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/top.vhd
VHDL design file = /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/calc_ber.vhd
NGD file = data_transfer_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/proj/impl1"  />
Analyzing VHDL file /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(14): " arg1="async_fifo" arg2="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(30): " arg1="structure" arg2="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd" arg3="30"  />
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(6): " arg1="ddrx4" arg2="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(23): " arg1="structure" arg2="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd" arg3="23"  />
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/dec_8b10b.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/dec_8b10b.vhd(57): " arg1="dec_8b10b" arg2="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/dec_8b10b.vhd" arg3="57"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/dec_8b10b.vhd(67): " arg1="behavioral" arg2="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/dec_8b10b.vhd" arg3="67"  />
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/deserializer.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/deserializer.vhd(26): " arg1="deserializer" arg2="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/deserializer.vhd" arg3="26"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/deserializer.vhd(39): " arg1="rtl" arg2="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/deserializer.vhd" arg3="39"  />
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ft601.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ft601.vhd(25): " arg1="ft601" arg2="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ft601.vhd" arg3="25"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ft601.vhd(50): " arg1="rtl" arg2="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ft601.vhd" arg3="50"  />
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/prng_recv.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/prng_recv.vhd(21): " arg1="prng_recv" arg2="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/prng_recv.vhd" arg3="21"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/prng_recv.vhd(40): " arg1="rtl" arg2="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/prng_recv.vhd" arg3="40"  />
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(8): " arg1="rx_sync" arg2="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd" arg3="8"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(21): " arg1="rtl" arg2="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd" arg3="21"  />
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/calc_ber.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/calc_ber.vhd(19): " arg1="calc_ber" arg2="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/calc_ber.vhd" arg3="19"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/calc_ber.vhd(30): " arg1="rtl" arg2="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/calc_ber.vhd" arg3="30"  />
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/top.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/top.vhd(26): " arg1="top" arg2="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/top.vhd" arg3="26"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/top.vhd(48): " arg1="rtl_top" arg2="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/top.vhd" arg3="48"  />
unit top is not yet analyzed. VHDL-1485
unit top is not yet analyzed. VHDL-1485
/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/top.vhd(26): executing top(rtl_top)

    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/top.vhd(46): " arg1="top" arg2="rtl_top" arg3="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/top.vhd" arg4="46"  />
Top module name (VHDL): top
Last elaborated design is top(rtl_top)
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c2000.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = top.
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="fifo_wr_en"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="sclk"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="link_rdy"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[39]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[38]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[37]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[36]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[35]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[34]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[33]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[32]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[31]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[30]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[29]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[28]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[27]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[26]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[25]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[24]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[23]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[22]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[21]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[20]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[19]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[18]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[17]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[16]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[15]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[14]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[13]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[12]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[11]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[10]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[9]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[8]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[7]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[6]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[5]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[4]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[3]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[2]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[1]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q40_buf[0]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="locked"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="rx_rdy"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="error_bits[7]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="error_bits[6]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="error_bits[5]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="error_bits[4]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="error_bits[3]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="error_bits[2]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="error_bits[1]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="error_bits[0]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="err_per_byte[5]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="err_per_byte[4]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="err_per_byte[3]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="err_per_byte[2]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="err_per_byte[1]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="err_per_byte[0]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="fifo_rd_en"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n45"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n46"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n47"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n48"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n49"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n50"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n61"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n62"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n63"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n64"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n65"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n66"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n77"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n78"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n79"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n80"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n81"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n82"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/calc_ber.vhd(33): " arg1="err_per_byte_5__N_654[5]" arg2="/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/calc_ber.vhd" arg3="33"  />
######## Converting I/O port FT601_DATA[31] to output.
######## Converting I/O port FT601_DATA[30] to output.
######## Converting I/O port FT601_DATA[29] to output.
######## Converting I/O port FT601_DATA[28] to output.
######## Converting I/O port FT601_DATA[27] to output.
######## Converting I/O port FT601_DATA[26] to output.
######## Converting I/O port FT601_DATA[25] to output.
######## Converting I/O port FT601_DATA[24] to output.
######## Converting I/O port FT601_DATA[23] to output.
######## Converting I/O port FT601_DATA[22] to output.
######## Converting I/O port FT601_DATA[21] to output.
######## Converting I/O port FT601_DATA[20] to output.
######## Converting I/O port FT601_DATA[19] to output.
######## Converting I/O port FT601_DATA[18] to output.
######## Converting I/O port FT601_DATA[17] to output.
######## Converting I/O port FT601_DATA[16] to output.
######## Converting I/O port FT601_DATA[15] to output.
######## Converting I/O port FT601_DATA[14] to output.
######## Converting I/O port FT601_DATA[13] to output.
######## Converting I/O port FT601_DATA[12] to output.
######## Converting I/O port FT601_DATA[11] to output.
######## Converting I/O port FT601_DATA[10] to output.
######## Converting I/O port FT601_DATA[9] to output.
######## Converting I/O port FT601_DATA[8] to output.
######## Converting I/O port FT601_DATA[7] to output.
######## Converting I/O port FT601_DATA[6] to output.
######## Converting I/O port FT601_DATA[5] to output.
######## Converting I/O port FT601_DATA[4] to output.
######## Converting I/O port FT601_DATA[3] to output.
######## Converting I/O port FT601_DATA[2] to output.
######## Converting I/O port FT601_DATA[1] to output.
######## Converting I/O port FT601_DATA[0] to output.
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="FT601_RXF_N"  />
    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\deser_inst/counter" arg1="one-hot"  />
State machine has 8 reachable states with original encodings of:

 000 

 001 

 010 

 011 

 100 

 101 

 110 

 111 

original encoding -> new encoding (one-hot encoding)

 000 -> 00000001

 001 -> 00000010

 010 -> 00000100

 011 -> 00001000

 100 -> 00010000

 101 -> 00100000

 110 -> 01000000

 111 -> 10000000




    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="FT601_RXF_N"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="DATA_LANE[4]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="DATA_LANE[3]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="DATA_LANE[2]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="DATA_LANE[1]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="DATA_LANE[0]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="CLK_LANE"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="/usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(928): " arg1="\deser_inst/counter_FSM_i6" arg2="/usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd" arg3="928"  />
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in top_drc.log.
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="FT601_RXF_N" arg2="FT601_RXF_N"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="FT601_RXF_N"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="2"  />

Design Results:
   1003 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file data_transfer_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 387 of 2352 (16 % )
AND2 => 1
CCU2D => 33
CLKDIVC => 1
DELAYE => 5
DLLDELC => 1
DQSDLLC => 1
ECLKSYNCA => 1
FD1P3AX => 77
FD1P3DX => 2
FD1P3IX => 129
FD1P3JX => 25
FD1S3AX => 82
FD1S3BX => 2
FD1S3DX => 14
FD1S3IX => 56
FIFO8KB => 8
GSR => 1
IB => 8
IDDRX4B => 5
INV => 3
LUT4 => 458
OB => 42
OR2 => 1
OSCH => 1
PFUMX => 43
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 6
  Net : deser_inst/ddrx4_inst/sclk, loads : 342
  Net : clk_int, loads : 18
  Net : deser_inst/ddrx4_inst/eclko, loads : 7
  Net : FT601_CLK_c, loads : 9
  Net : buf_clk, loads : 1
  Net : deser_inst/ddrx4_inst/eclki, loads : 1
Clock Enable Nets
Number of Clock Enables: 11
Top 10 highest fanout Clock Enables:
  Net : deser_inst/sclk_enable_190, loads : 10
  Net : sclk_enable_230, loads : 7
  Net : deser_inst/sclk_enable_193, loads : 5
  Net : deser_inst/sclk_enable_106, loads : 2
  Net : deser_inst/ddrx4_inst/Inst5_rx_sync/N_161_I, loads : 2
  Net : sclk_enable_104, loads : 1
  Net : deser_inst/sclk_enable_107, loads : 1
  Net : sclk_enable_231, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : sclk_enable_230, loads : 114
  Net : sclk_enable_231, loads : 50
  Net : n6790, loads : 50
  Net : n6789, loads : 50
  Net : deser_inst/n3109, loads : 50
  Net : deser_inst/ddrx4_inst/Inst5_rx_sync/n6573, loads : 48
  Net : deser_inst/n527, loads : 45
  Net : deser_inst/ddrx4_inst/rbyteclk_N_428, loads : 38
  Net : deser_inst/n529, loads : 35
  Net : deser_inst/bit_slip_N_312, loads : 33
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets clk_int]                 |  200.000 MHz|  195.312 MHz|     4 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets FT601_CLK_c]             |  200.000 MHz|  244.798 MHz|     3  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets sclk]                    |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 220.531  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.018  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-2000HC -t TQFP100 -s 6 -oc Commercial   "data_transfer_impl1.ngd" -o "data_transfer_impl1_map.ncd" -pr "data_transfer_impl1.prf" -mp "data_transfer_impl1.mrp" -lpf "/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/proj/impl1/data_transfer_impl1.lpf" -lpf "/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/proj/data_transfer.lpf" -c 0            
map:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: data_transfer_impl1.ngd
   Picdevice="LCMXO2-2000HC"

   Pictype="TQFP100"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-2000HCTQFP100, Performance used: 6.

Loading device for application map from file 'xo2c2000.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="FT601_RXF_N"  />
Removing unused logic...

Optimizing...

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="deser_inst/ddrx4_inst/rx_reset"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="FT601_RXF_N"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="cdc_fifo_inst/async_fifo_1_6"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="cdc_fifo_inst/async_fifo_2_5"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="cdc_fifo_inst/async_fifo_3_4"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="cdc_fifo_inst/async_fifo_4_3"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="cdc_fifo_inst/async_fifo_5_2"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="cdc_fifo_inst/async_fifo_6_1"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="cdc_fifo_inst/async_fifo_7_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="cdc_fifo_inst/async_fifo_0_7"  />



Design Summary:
   Number of registers:    387 out of  2352 (16%)
      PFU registers:          387 out of  2112 (18%)
      PIO registers:            0 out of   240 (0%)
   Number of SLICEs:       263 out of  1056 (25%)
      SLICEs as Logic/ROM:    263 out of  1056 (25%)
      SLICEs as RAM:            0 out of   792 (0%)
      SLICEs as Carry:         33 out of  1056 (3%)
   Number of LUT4s:        523 out of  2112 (25%)
      Number used as logic LUTs:        457
      Number used as distributed RAM:     0
      Number used as ripple logic:       66
      Number used as shift registers:     0
   Number of PIO sites used: 56 + 4(JTAG) out of 80 (75%)
      Number of PIO sites used for single ended IOs: 48
      Number of PIO sites used for differential IOs: 12 (represented by 6 PIO comps in NCD)
   Number of IDDR/ODDR/TDDR cells used: 5 out of 240 (2%)
      Number of IDDR cells:   5
      Number of ODDR cells:   0
      Number of TDDR cells:   0
   Number of PIO using at least one IDDR/ODDR/TDDR: 5 (5 differential)
      Number of PIO using IDDR only:        5 (5 differential)
      Number of PIO using ODDR only:        0 (0 differential)
      Number of PIO using TDDR only:        0 (0 differential)
      Number of PIO using IDDR/ODDR:        0 (0 differential)
      Number of PIO using IDDR/TDDR:        0 (0 differential)
      Number of PIO using ODDR/TDDR:        0 (0 differential)
      Number of PIO using IDDR/ODDR/TDDR:   0 (0 differential)
   Number of block RAMs:  8 out of 8 (100%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  1 out of 2 (50%)
   Number of CLKDIVC:  1 out of 4 (25%)
   Number of ECLKSYNCA:  1 out of 4 (25%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  6
     Net clk_int: 12 loads, 12 rising, 0 falling (Driver: oscinst0 )
     Net sclk: 238 loads, 198 rising, 40 falling (Driver: deser_inst/ddrx4_inst/Inst7_CLKDIVC )
     Net buf_clk: 1 loads, 1 rising, 0 falling (Driver: PIO CLK_LANE )
     Net FT601_CLK_c: 9 loads, 9 rising, 0 falling (Driver: PIO FT601_CLK )
     Net deser_inst/ddrx4_inst/eclko: 7 loads, 7 rising, 0 falling (Driver: deser_inst/ddrx4_inst/Inst6_ECLKSYNCA )
     Net deser_inst/ddrx4_inst/eclki: 1 loads, 1 rising, 0 falling (Driver: deser_inst/ddrx4_inst/Inst4_DLLDELC )
   Number of Clock Enables:  12
     Net sclk_enable_230: 60 loads, 52 LSLICEs
     Net sclk_enable_104: 16 loads, 16 LSLICEs
     Net tx_active_N_832: 16 loads, 0 LSLICEs
     Net sclk_enable_231: 35 loads, 35 LSLICEs
     Net deser_inst/sclk_enable_190: 5 loads, 5 LSLICEs
     Net deser_inst/sclk_enable_184: 10 loads, 10 LSLICEs
     Net deser_inst/sclk_enable_193: 3 loads, 3 LSLICEs
     Net deser_inst/sclk_enable_106: 1 loads, 1 LSLICEs
     Net deser_inst/sclk_enable_107: 1 loads, 1 LSLICEs
     Net deser_inst/sclk_enable_186: 5 loads, 5 LSLICEs
     Net deser_inst/sclk_enable_188: 5 loads, 5 LSLICEs
     Net deser_inst/ddrx4_inst/Inst5_rx_sync/N_161_I: 2 loads, 2 LSLICEs
   Number of local set/reset loads for net deser_inst/ddrx4_inst/rx_reset merged into GSR:  5
   Number of LSRs:  12
     Net n6789: 25 loads, 25 LSLICEs
     Net n6790: 26 loads, 26 LSLICEs
     Net sync_prng: 1 loads, 1 LSLICEs
     Net rx_rdy: 35 loads, 35 LSLICEs
     Net deser_inst/bit_slip_N_312: 1 loads, 1 LSLICEs
     Net deser_inst/n1950: 1 loads, 1 LSLICEs
     Net deser_inst/n6568: 2 loads, 2 LSLICEs
     Net deser_inst/n528: 1 loads, 1 LSLICEs
     Net deser_inst/n6564: 1 loads, 1 LSLICEs
     Net deser_inst/n529: 1 loads, 1 LSLICEs
     Net deser_inst/n3109: 25 loads, 25 LSLICEs
     Net deser_inst/ddrx4_inst/rx_reset: 1 loads, 0 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net sclk_enable_230: 64 loads
     Net rx_rdy: 51 loads
     Net deser_inst/n527: 45 loads
     Net deser_inst/n529: 35 loads
     Net sclk_enable_231: 35 loads
     Net deser_inst/bit_slip_N_312: 33 loads
     Net n5196: 33 loads
     Net deser_inst/n528: 26 loads
     Net n6790: 26 loads
     Net n6789: 25 loads
 

   Number of warnings:  11
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 184 MB

Dumping design to file data_transfer_impl1_map.ncd.

ncd2vdb "data_transfer_impl1_map.ncd" ".vdbs/data_transfer_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c2000.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.

mpartrce -p "data_transfer_impl1.p2t" -f "data_transfer_impl1.p3t" -tf "data_transfer_impl1.pt" "data_transfer_impl1_map.ncd" "data_transfer_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "data_transfer_impl1_map.ncd"
Thu Aug 22 00:05:47 2019

PAR: Place And Route Diamond (64-bit) 3.10.0.111.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/proj/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF data_transfer_impl1_map.ncd data_transfer_impl1.dir/5_1.ncd data_transfer_impl1.prf
Preference file: data_transfer_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file data_transfer_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 6
Loading device for application par from file 'xo2c2000.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   56+4(JTAG)/216     28% used
                  56+4(JTAG)/80      75% bonded
   IOLOGIC            5/216           2% used

   SLICE            263/1056         24% used

   GSR                1/1           100% used
   OSC                1/1           100% used
   CLKDIV             1/4            25% used
   EBR                8/8           100% used
   DQSDLL             1/2            50% used
   DLLDEL             1/8            12% used
   ECLKSYNC           1/4            25% used


INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
Number of Signals: 987
Number of Connections: 2636

Pin Constraint Summary:
   50 out of 50 pins locked (100% locked).

The following 2 signals are selected to use the primary clock routing resources:
    sclk (driver: deser_inst/ddrx4_inst/Inst7_CLKDIVC, clk load #: 238)
    clk_int (driver: oscinst0, clk load #: 12)


The following 8 signals are selected to use the secondary clock routing resources:
    sclk_enable_230 (driver: SLICE_51, clk load #: 0, sr load #: 0, ce load #: 60)
    rx_rdy (driver: deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_241, clk load #: 0, sr load #: 35, ce load #: 0)
    sclk_enable_231 (driver: SLICE_320, clk load #: 0, sr load #: 0, ce load #: 35)
    n6790 (driver: SLICE_279, clk load #: 0, sr load #: 26, ce load #: 0)
    n6789 (driver: SLICE_278, clk load #: 0, sr load #: 25, ce load #: 0)
    deser_inst/n3109 (driver: deser_inst/SLICE_323, clk load #: 0, sr load #: 25, ce load #: 0)
    FT601_CLK_c (driver: FT601_CLK, clk load #: 9, sr load #: 0, ce load #: 0)
    sclk_enable_104 (driver: SLICE_277, clk load #: 0, sr load #: 0, ce load #: 16)

Signal deser_inst/ddrx4_inst/rx_reset is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
.....................
Placer score = 156041.
Finished Placer Phase 1.  REAL time: 5 secs 

Starting Placer Phase 2.
.
Placer score =  155650
Finished Placer Phase 2.  REAL time: 5 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  PLL        : 0 out of 1 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "sclk" from CDIVX on comp "deser_inst/ddrx4_inst/Inst7_CLKDIVC" on CLKDIV site "BCLKDIV0", clk load = 238
  PRIMARY "clk_int" from OSC on comp "oscinst0" on site "OSC", clk load = 12
  SECONDARY "sclk_enable_230" from F1 on comp "SLICE_51" on site "R9C15C", clk load = 0, ce load = 60, sr load = 0
  SECONDARY "rx_rdy" from Q0 on comp "deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_241" on site "R13C12D", clk load = 0, ce load = 0, sr load = 35
  SECONDARY "sclk_enable_231" from F0 on comp "SLICE_320" on site "R9C13B", clk load = 0, ce load = 35, sr load = 0
  SECONDARY "n6790" from F0 on comp "SLICE_279" on site "R9C15B", clk load = 0, ce load = 0, sr load = 26
  SECONDARY "n6789" from F0 on comp "SLICE_278" on site "R9C15A", clk load = 0, ce load = 0, sr load = 25
  SECONDARY "deser_inst/n3109" from F1 on comp "deser_inst/SLICE_323" on site "R9C13D", clk load = 0, ce load = 0, sr load = 25
  SECONDARY "FT601_CLK_c" from comp "FT601_CLK" on CLK_PIN site "63 (PR7A)", clk load = 9, ce load = 0, sr load = 0
  SECONDARY "sclk_enable_104" from F1 on comp "SLICE_277" on site "R9C15D", clk load = 0, ce load = 16, sr load = 0

  PRIMARY  : 2 out of 8 (25%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  ECLK "deser_inst/ddrx4_inst/eclko": BECLK0
    - From CLK_PIN "34", driver "CLK_LANE".

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   56 + 4(JTAG) out of 216 (27.8%) PIO sites used.
   56 + 4(JTAG) out of 80 (75.0%) bonded PIO sites used.
   Number of PIO comps: 50; differential: 6.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 10 / 19 ( 52%) | 2.5V       | -         |
| 1        | 18 / 21 ( 85%) | 2.5V       | -         |
| 2        | 12 / 20 ( 60%) | 2.5V       | -         |
| 3        | 6 / 6 (100%)   | 2.5V       | -         |
| 4        | 5 / 6 ( 83%)   | 2.5V       | -         |
| 5        | 5 / 8 ( 62%)   | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 5 secs 

Dumping design to file data_transfer_impl1.dir/5_1.ncd.

0 connections routed; 2636 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 6 secs 

Start NBR router at Thu Aug 22 00:05:53 IST 2019

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at Thu Aug 22 00:05:53 IST 2019

Start NBR section for initial routing at Thu Aug 22 00:05:53 IST 2019
Level 1, iteration 1
47(0.04%) conflicts; 1780(67.53%) untouched conns; 221367 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.684ns/-221.367ns; real time: 6 secs 
Level 2, iteration 1
93(0.07%) conflicts; 1422(53.95%) untouched conns; 206893 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.828ns/-206.893ns; real time: 7 secs 
Level 3, iteration 1
101(0.08%) conflicts; 935(35.47%) untouched conns; 267074 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.838ns/-267.074ns; real time: 7 secs 
Level 4, iteration 1
110(0.08%) conflicts; 0(0.00%) untouched conn; 300225 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.112ns/-300.226ns; real time: 7 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Thu Aug 22 00:05:54 IST 2019
Level 1, iteration 1
62(0.05%) conflicts; 81(3.07%) untouched conns; 278525 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.736ns/-278.526ns; real time: 7 secs 
Level 4, iteration 1
107(0.08%) conflicts; 0(0.00%) untouched conn; 247953 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.818ns/-247.954ns; real time: 8 secs 
Level 4, iteration 2
66(0.05%) conflicts; 0(0.00%) untouched conn; 270564 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.818ns/-270.565ns; real time: 8 secs 
Level 4, iteration 3
49(0.04%) conflicts; 0(0.00%) untouched conn; 288950 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.154ns/-288.950ns; real time: 8 secs 
Level 4, iteration 4
36(0.03%) conflicts; 0(0.00%) untouched conn; 288950 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.154ns/-288.950ns; real time: 8 secs 
Level 4, iteration 5
24(0.02%) conflicts; 0(0.00%) untouched conn; 343718 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.178ns/-343.719ns; real time: 8 secs 
Level 4, iteration 6
21(0.02%) conflicts; 0(0.00%) untouched conn; 343718 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.178ns/-343.719ns; real time: 8 secs 
Level 4, iteration 7
12(0.01%) conflicts; 0(0.00%) untouched conn; 378811 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.194ns/-378.812ns; real time: 8 secs 
Level 4, iteration 8
8(0.01%) conflicts; 0(0.00%) untouched conn; 378811 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.194ns/-378.812ns; real time: 8 secs 
Level 4, iteration 9
3(0.00%) conflicts; 0(0.00%) untouched conn; 404891 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.194ns/-404.891ns; real time: 8 secs 
Level 4, iteration 10
2(0.00%) conflicts; 0(0.00%) untouched conn; 404891 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.194ns/-404.891ns; real time: 8 secs 
Level 4, iteration 11
2(0.00%) conflicts; 0(0.00%) untouched conn; 404541 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.194ns/-404.541ns; real time: 8 secs 
Level 4, iteration 12
1(0.00%) conflict; 0(0.00%) untouched conn; 404541 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.194ns/-404.541ns; real time: 8 secs 
Level 4, iteration 13
0(0.00%) conflict; 0(0.00%) untouched conn; 407214 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.194ns/-407.214ns; real time: 8 secs 

Start NBR section for performance tuning (iteration 1) at Thu Aug 22 00:05:55 IST 2019
Level 4, iteration 1
4(0.00%) conflicts; 0(0.00%) untouched conn; 402805 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.072ns/-402.805ns; real time: 8 secs 
Level 4, iteration 2
2(0.00%) conflicts; 0(0.00%) untouched conn; 424835 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.536ns/-424.836ns; real time: 9 secs 

Start NBR section for re-routing at Thu Aug 22 00:05:56 IST 2019
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 407214 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.194ns/-407.214ns; real time: 9 secs 

Start NBR section for post-routing at Thu Aug 22 00:05:56 IST 2019

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 425 (16.12%)
  Estimated worst slack<setup> : -2.194ns
  Timing score<setup> : 233555
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 9 secs 
Total REAL time: 9 secs 
Completely routed.
End of route.  2636 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 233555 

Dumping design to file data_transfer_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -2.194
PAR_SUMMARY::Timing score<setup/<ns>> = 233.555
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.281
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 9 secs 
Total REAL time to completion: 10 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "data_transfer_impl1.t2b" -w "data_transfer_impl1.ncd" "data_transfer_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file data_transfer_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 6
Loading device for application Bitgen from file 'xo2c2000.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
DRC detected 0 errors and 0 warnings.
Reading Preference File from data_transfer_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "data_transfer_impl1.bit".
