{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752528630698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752528630698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 14 18:30:30 2025 " "Processing started: Mon Jul 14 18:30:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752528630698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1752528630698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Memoria -c UART_Memoria --generate_symbol=/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Memoria -c UART_Memoria --generate_symbol=/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1752528630698 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an identifier MainController.v(9) " "Verilog HDL syntax error at MainController.v(9) near text: \")\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "MainController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1752528630798 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction MainController.v(37) " "Verilog HDL syntax error at MainController.v(37) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "MainController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v" 37 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1752528630798 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "MainController MainController.v(1) " "Ignored design unit \"MainController\" at MainController.v(1) due to previous errors" {  } { { "MainController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1752528630798 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 3 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "605 " "Peak virtual memory: 605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752528630799 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 14 18:30:30 2025 " "Processing ended: Mon Jul 14 18:30:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752528630799 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752528630799 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752528630799 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1752528630799 ""}
