{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697063674015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697063674015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 17:34:33 2023 " "Processing started: Wed Oct 11 17:34:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697063674015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697063674015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off machineComparison -c machineComparison " "Command: quartus_map --read_settings_files=on --write_settings_files=off machineComparison -c machineComparison" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697063674015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697063674208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697063674209 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sequenceDetectorMoore.sv(22) " "Verilog HDL Expression warning at sequenceDetectorMoore.sv(22): truncated literal to match 2 bits" {  } { { "../L5 SV Files/sequenceDetectorMoore.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 5 Seq Detector/L5 SV Files/sequenceDetectorMoore.sv" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697063679592 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sequenceDetectorMoore.sv(74) " "Verilog HDL Expression warning at sequenceDetectorMoore.sv(74): truncated literal to match 2 bits" {  } { { "../L5 SV Files/sequenceDetectorMoore.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 5 Seq Detector/L5 SV Files/sequenceDetectorMoore.sv" 74 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697063679592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/akujo_2rtofyy/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/lab 5 seq detector/l5 sv files/sequencedetectormoore.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/akujo_2rtofyy/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/lab 5 seq detector/l5 sv files/sequencedetectormoore.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequenceDetectorMoore " "Found entity 1: sequenceDetectorMoore" {  } { { "../L5 SV Files/sequenceDetectorMoore.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 5 Seq Detector/L5 SV Files/sequenceDetectorMoore.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697063679593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697063679593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/akujo_2rtofyy/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/lab 5 seq detector/l5 sv files/sequencedetectormealy.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/akujo_2rtofyy/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/lab 5 seq detector/l5 sv files/sequencedetectormealy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequenceDetectorMealy " "Found entity 1: sequenceDetectorMealy" {  } { { "../L5 SV Files/sequenceDetectorMealy.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 5 Seq Detector/L5 SV Files/sequenceDetectorMealy.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697063679594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697063679594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/akujo_2rtofyy/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/lab 5 seq detector/l5 sv files/machinecomparison.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/akujo_2rtofyy/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/lab 5 seq detector/l5 sv files/machinecomparison.sv" { { "Info" "ISGN_ENTITY_NAME" "1 machineComparison " "Found entity 1: machineComparison" {  } { { "../L5 SV Files/machineComparison.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 5 Seq Detector/L5 SV Files/machineComparison.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697063679595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697063679595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset machineComparison.sv(17) " "Verilog HDL Implicit Net warning at machineComparison.sv(17): created implicit net for \"reset\"" {  } { { "../L5 SV Files/machineComparison.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 5 Seq Detector/L5 SV Files/machineComparison.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697063679595 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "machineComparison " "Elaborating entity \"machineComparison\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697063679616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequenceDetectorMealy sequenceDetectorMealy:module1 " "Elaborating entity \"sequenceDetectorMealy\" for hierarchy \"sequenceDetectorMealy:module1\"" {  } { { "../L5 SV Files/machineComparison.sv" "module1" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 5 Seq Detector/L5 SV Files/machineComparison.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697063679617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequenceDetectorMoore sequenceDetectorMoore:module2 " "Elaborating entity \"sequenceDetectorMoore\" for hierarchy \"sequenceDetectorMoore:module2\"" {  } { { "../L5 SV Files/machineComparison.sv" "module2" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 5 Seq Detector/L5 SV Files/machineComparison.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697063679618 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 sequenceDetectorMoore.sv(32) " "Verilog HDL assignment warning at sequenceDetectorMoore.sv(32): truncated value with size 4 to match size of target (2)" {  } { { "../L5 SV Files/sequenceDetectorMoore.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 5 Seq Detector/L5 SV Files/sequenceDetectorMoore.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697063679618 "|machineComparison|sequenceDetectorMoore:module2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 sequenceDetectorMoore.sv(38) " "Verilog HDL assignment warning at sequenceDetectorMoore.sv(38): truncated value with size 4 to match size of target (2)" {  } { { "../L5 SV Files/sequenceDetectorMoore.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 5 Seq Detector/L5 SV Files/sequenceDetectorMoore.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697063679618 "|machineComparison|sequenceDetectorMoore:module2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 sequenceDetectorMoore.sv(41) " "Verilog HDL assignment warning at sequenceDetectorMoore.sv(41): truncated value with size 4 to match size of target (2)" {  } { { "../L5 SV Files/sequenceDetectorMoore.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 5 Seq Detector/L5 SV Files/sequenceDetectorMoore.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697063679618 "|machineComparison|sequenceDetectorMoore:module2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 sequenceDetectorMoore.sv(47) " "Verilog HDL assignment warning at sequenceDetectorMoore.sv(47): truncated value with size 4 to match size of target (2)" {  } { { "../L5 SV Files/sequenceDetectorMoore.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 5 Seq Detector/L5 SV Files/sequenceDetectorMoore.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697063679618 "|machineComparison|sequenceDetectorMoore:module2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 sequenceDetectorMoore.sv(50) " "Verilog HDL assignment warning at sequenceDetectorMoore.sv(50): truncated value with size 4 to match size of target (2)" {  } { { "../L5 SV Files/sequenceDetectorMoore.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 5 Seq Detector/L5 SV Files/sequenceDetectorMoore.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697063679618 "|machineComparison|sequenceDetectorMoore:module2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 sequenceDetectorMoore.sv(56) " "Verilog HDL assignment warning at sequenceDetectorMoore.sv(56): truncated value with size 4 to match size of target (2)" {  } { { "../L5 SV Files/sequenceDetectorMoore.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 5 Seq Detector/L5 SV Files/sequenceDetectorMoore.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697063679618 "|machineComparison|sequenceDetectorMoore:module2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 sequenceDetectorMoore.sv(59) " "Verilog HDL assignment warning at sequenceDetectorMoore.sv(59): truncated value with size 4 to match size of target (2)" {  } { { "../L5 SV Files/sequenceDetectorMoore.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 5 Seq Detector/L5 SV Files/sequenceDetectorMoore.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697063679618 "|machineComparison|sequenceDetectorMoore:module2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 sequenceDetectorMoore.sv(65) " "Verilog HDL assignment warning at sequenceDetectorMoore.sv(65): truncated value with size 4 to match size of target (2)" {  } { { "../L5 SV Files/sequenceDetectorMoore.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 5 Seq Detector/L5 SV Files/sequenceDetectorMoore.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697063679618 "|machineComparison|sequenceDetectorMoore:module2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 sequenceDetectorMoore.sv(68) " "Verilog HDL assignment warning at sequenceDetectorMoore.sv(68): truncated value with size 4 to match size of target (2)" {  } { { "../L5 SV Files/sequenceDetectorMoore.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 5 Seq Detector/L5 SV Files/sequenceDetectorMoore.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697063679618 "|machineComparison|sequenceDetectorMoore:module2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "sequenceDetectorMoore.sv(72) " "Verilog HDL Case Statement warning at sequenceDetectorMoore.sv(72): case item expression never matches the case expression" {  } { { "../L5 SV Files/sequenceDetectorMoore.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 5 Seq Detector/L5 SV Files/sequenceDetectorMoore.sv" 72 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1697063679618 "|machineComparison|sequenceDetectorMoore:module2"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "../L5 SV Files/machineComparison.sv" "reset" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 5 Seq Detector/L5 SV Files/machineComparison.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697063679625 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1697063679625 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S_moore\[2\] GND " "Pin \"S_moore\[2\]\" is stuck at GND" {  } { { "../L5 SV Files/machineComparison.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 5 Seq Detector/L5 SV Files/machineComparison.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697063679858 "|machineComparison|S_moore[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1697063679858 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697063679898 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697063680084 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697063680148 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697063680148 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock50M " "No output dependent on input pin \"Clock50M\"" {  } { { "../L5 SV Files/machineComparison.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 5 Seq Detector/L5 SV Files/machineComparison.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697063680166 "|machineComparison|Clock50M"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1697063680166 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697063680166 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697063680166 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697063680166 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697063680166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697063680174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 11 17:34:40 2023 " "Processing ended: Wed Oct 11 17:34:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697063680174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697063680174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697063680174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697063680174 ""}
