# 64-bit-ALU
In this project, the design of an ALU is done with the delay aspect in mind. The signed 64-bit ALU is designed using Verilog HDL and verification is performed using the Universal Verification Methodology (UVM).
