$date
	Wed Feb 08 23:29:17 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module RESDMAC_tb $end
$var wire 1 ! BGACK_IO_ $end
$var wire 32 " DATA_IO [31:0] $end
$var wire 32 # DATA_o [31:0] $end
$var wire 8 $ PD_PORT [7:0] $end
$var wire 1 % R_W_IO $end
$var wire 1 & R_W_o $end
$var wire 1 ' SIZ1 $end
$var wire 1 ( _AS_IO $end
$var wire 1 ) _AS_o $end
$var wire 1 * _BR $end
$var wire 2 + _DSACK_IO [1:0] $end
$var wire 1 , _DS_IO $end
$var wire 1 - _DS_o $end
$var wire 1 . _INT $end
$var wire 1 / _LED_WR $end
$var wire 1 0 _LED_RD $end
$var wire 1 1 _LED_DMA $end
$var wire 1 2 _IOW $end
$var wire 1 3 _IOR $end
$var wire 1 4 _DMAEN $end
$var wire 1 5 _DACK $end
$var wire 1 6 _CSS $end
$var wire 1 7 PDATA_OE_ $end
$var wire 1 8 OWN_ $end
$var wire 1 9 DATA_OE_ $end
$var parameter 32 : CLK_FREQ $end
$var real 1 ; PERIOD $end
$var reg 32 < ADDR [31:0] $end
$var reg 32 = DATA_i [31:0] $end
$var reg 1 > INTA $end
$var reg 1 ? R_W_i $end
$var reg 1 @ SCLK $end
$var reg 1 A _AS_i $end
$var reg 1 B _BERR $end
$var reg 1 C _BG $end
$var reg 1 D _CS $end
$var reg 1 E _DREQ $end
$var reg 1 F _DS_i $end
$var reg 1 G _RST $end
$var reg 1 H _STERM $end
$scope module uut $end
$var wire 5 I ADDR [6:2] $end
$var wire 1 J BnDS_O_ $end
$var wire 32 K DATA [31:0] $end
$var wire 32 L DATA_IO [31:0] $end
$var wire 1 9 DATA_OE_ $end
$var wire 1 M DREQ_ $end
$var wire 1 N DSK0_IN_ $end
$var wire 1 O DSK1_IN_ $end
$var wire 32 P ID [31:0] $end
$var wire 1 Q INCNI $end
$var wire 1 R INCNO $end
$var wire 1 > INTA $end
$var wire 1 8 OWN_ $end
$var wire 1 7 PDATA_OE_ $end
$var wire 8 S PD_PORT [7:0] $end
$var wire 1 T R_W $end
$var wire 1 % R_W_IO $end
$var wire 1 @ SCLK $end
$var wire 1 ' SIZ1 $end
$var wire 1 U _AS $end
$var wire 1 ( _AS_IO $end
$var wire 1 V _BERR $end
$var wire 1 C _BG $end
$var wire 1 W _BGACK_I $end
$var wire 1 ! _BGACK_IO $end
$var wire 1 * _BR $end
$var wire 1 D _CS $end
$var wire 1 6 _CSS $end
$var wire 1 5 _DACK $end
$var wire 1 4 _DMAEN $end
$var wire 1 X _DREQ $end
$var wire 1 Y _DS $end
$var wire 2 Z _DSACK_IO [1:0] $end
$var wire 1 , _DS_IO $end
$var wire 1 . _INT $end
$var wire 1 3 _IOR $end
$var wire 1 2 _IOW $end
$var wire 1 1 _LED_DMA $end
$var wire 1 G _RST $end
$var wire 1 [ _STERM $end
$var wire 1 \ nR_W $end
$var wire 1 ] n_AS $end
$var wire 1 ^ n_DS $end
$var wire 1 _ nCLK $end
$var wire 1 / _LED_WR $end
$var wire 1 0 _LED_RD $end
$var wire 1 ` WE $end
$var wire 1 a WDREGREQ $end
$var wire 1 b STOPFLUSH $end
$var wire 1 c SIZE1_CPUSM $end
$var wire 1 d SCSI_CS $end
$var wire 1 e S2F $end
$var wire 1 f S2CPU $end
$var wire 1 g RIFIFO_o $end
$var wire 1 h REG_DSK_ $end
$var wire 1 i RE $end
$var wire 1 j RDFIFO_o $end
$var wire 1 k QnCPUCLK $end
$var wire 1 l PRESET $end
$var wire 1 m PLLW $end
$var wire 1 n PLLLOCKED $end
$var wire 1 o PLHW $end
$var wire 1 p PDS $end
$var wire 1 q PAS $end
$var wire 32 r OD [31:0] $end
$var wire 32 s MOD [31:0] $end
$var wire 32 t MID [31:0] $end
$var wire 1 u LS2CPU $end
$var wire 1 v LBYTE_ $end
$var wire 1 w INCNO_SCSI $end
$var wire 1 x INCNO_CPU $end
$var wire 1 y INCNI_SCSI $end
$var wire 1 z INCNI_CPU $end
$var wire 1 { INCFIFO $end
$var wire 1 | INCBO $end
$var wire 1 } H_0C $end
$var wire 1 ~ FLUSHFIFO $end
$var wire 1 !" FIFOFULL $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 #" F2S $end
$var wire 1 $" F2CPUL $end
$var wire 1 %" F2CPUH $end
$var wire 1 &" DMAENA $end
$var wire 1 '" DMADIR $end
$var wire 1 (" DIEL $end
$var wire 1 )" DIEH $end
$var wire 1 *" DECFIFO $end
$var wire 1 +" DACK_o $end
$var wire 1 ," CPUSM_BGACK $end
$var wire 1 -" CPU2S $end
$var wire 1 ." BRIDGEOUT $end
$var wire 1 /" BRIDGEIN $end
$var wire 1 0" BREQ $end
$var wire 1 1" BOEQ3 $end
$var wire 1 2" BOEQ0 $end
$var wire 1 3" BO1 $end
$var wire 1 4" BO0 $end
$var wire 1 5" BCLK $end
$var wire 1 6" BBCLK $end
$var wire 1 7" ACR_WR $end
$var wire 1 8" A3 $end
$var wire 1 9" A1 $end
$var reg 1 :" AS_O_ $end
$var reg 1 ;" DS_O_ $end
$var reg 1 <" LHW $end
$var reg 1 =" LLW $end
$scope module int_fifo $end
$var wire 32 >" ID [31:0] $end
$var wire 1 Q INCNI $end
$var wire 1 R INCNO $end
$var wire 1 <" LHWORD $end
$var wire 1 =" LLWORD $end
$var wire 1 ?" MID25 $end
$var wire 32 @" OD [31:0] $end
$var wire 1 G RST_FIFO_ $end
$var wire 3 A" WRITE_PTR [2:0] $end
$var wire 1 B" UUWS $end
$var wire 1 C" UMWS $end
$var wire 3 D" READ_PTR [2:0] $end
$var wire 1 E" LMWS $end
$var wire 1 F" LLWS $end
$var wire 1 v LBYTE_ $end
$var wire 1 { INCFIFO $end
$var wire 1 | INCBO $end
$var wire 1 } H_0C $end
$var wire 1 !" FIFOFULL $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 *" DECFIFO $end
$var wire 2 G" BYTE_PTR [1:0] $end
$var wire 1 1" BOEQ3 $end
$var wire 1 2" BOEQ0 $end
$var wire 1 3" BO1 $end
$var wire 1 4" BO0 $end
$var wire 1 7" ACR_WR $end
$scope module u_byte_ptr $end
$var wire 1 H" BO1_CLK $end
$var wire 1 ?" MID25 $end
$var wire 1 G RST_FIFO_ $end
$var wire 2 I" PTR [1:0] $end
$var wire 1 J" MUXZ $end
$var wire 1 | INCBO $end
$var wire 1 } H_0C $end
$var wire 1 7" ACR_WR $end
$var reg 1 K" BO0 $end
$var reg 1 L" BO1 $end
$upscope $end
$scope module u_full_empty_ctr $end
$var wire 1 G RST_FIFO_ $end
$var wire 1 M" clk $end
$var wire 1 { INCFIFO $end
$var wire 1 *" DECFIFO $end
$var reg 3 N" COUNT [2:0] $end
$var reg 1 "" FIFOEMPTY $end
$var reg 1 !" FIFOFULL $end
$upscope $end
$scope module u_next_in_cntr $end
$var wire 1 Q CLK $end
$var wire 1 G RST_FIFO_ $end
$var reg 3 O" COUNT [2:0] $end
$upscope $end
$scope module u_next_out_cntr $end
$var wire 1 R CLK $end
$var wire 1 G RST_FIFO_ $end
$var reg 3 P" COUNT [2:0] $end
$upscope $end
$scope module u_write_strobes $end
$var wire 1 <" LHWORD $end
$var wire 1 =" LLWORD $end
$var wire 1 F" LLWS $end
$var wire 1 E" LMWS $end
$var wire 2 Q" PTR [1:0] $end
$var wire 1 C" UMWS $end
$var wire 1 B" UUWS $end
$var wire 1 v LBYTE_ $end
$var wire 1 R" BO1 $end
$var wire 1 S" BO0 $end
$upscope $end
$upscope $end
$scope module u_CPU_SM $end
$var wire 1 U AS_ $end
$var wire 1 W BGACK_I_ $end
$var wire 1 2" BOEQ0 $end
$var wire 1 1" BOEQ3 $end
$var wire 1 T" CYCLEDONE $end
$var wire 1 U" DSACK $end
$var wire 1 N DSACK0_ $end
$var wire 1 O DSACK1_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 V" LASTWORD $end
$var wire 1 W" RDFIFO_ $end
$var wire 1 X" RIFIFO_ $end
$var wire 1 Y" STERM_ $end
$var wire 1 C aBGRANT_ $end
$var wire 1 Z" aCYCLEDONE_ $end
$var wire 1 M aDREQ_ $end
$var wire 1 G aRESET_ $end
$var wire 1 [" iDSACK $end
$var wire 1 [ iSTERM_ $end
$var wire 1 ] nAS_ $end
$var wire 1 \" nDSACK $end
$var wire 1 ]" nSTERM_ $end
$var wire 1 ^" nSTOPFLUSH_d $end
$var wire 1 _" nINCNI_d $end
$var wire 63 `" nE [62:0] $end
$var wire 1 _ nCLK $end
$var wire 1 a" nBRIDGEIN_d $end
$var wire 1 b" nBREQ_d $end
$var wire 1 c" cpudff5_d $end
$var wire 1 d" cpudff4_d $end
$var wire 1 e" cpudff3_d $end
$var wire 1 f" cpudff2_d $end
$var wire 1 g" cpudff1_d $end
$var wire 1 ~ aFLUSHFIFO $end
$var wire 1 &" aDMAENA $end
$var wire 1 h" SIZE1_d $end
$var wire 1 i" PLLW_d $end
$var wire 1 j" PLHW_d $end
$var wire 1 k" PDS_d $end
$var wire 1 l" PAS_d $end
$var wire 5 m" NEXT_STATE [4:0] $end
$var wire 1 n" INCNO_d $end
$var wire 1 o" INCFIFO_d $end
$var wire 1 p" F2CPUL_d $end
$var wire 1 q" F2CPUH_d $end
$var wire 63 r" E [62:0] $end
$var wire 1 '" DMADIR $end
$var wire 1 s" DIEL_d $end
$var wire 1 t" DIEH_d $end
$var wire 1 u" DECFIFO_d $end
$var wire 1 v" BRIDGEOUT_d $end
$var wire 1 w" BGACK_d $end
$var wire 1 5" BCLK $end
$var wire 1 6" BBCLK $end
$var wire 1 9" A1 $end
$var reg 1 ," BGACK $end
$var reg 1 x" BGRANT_ $end
$var reg 1 0" BREQ $end
$var reg 1 /" BRIDGEIN $end
$var reg 1 ." BRIDGEOUT $end
$var reg 1 y" CCRESET_ $end
$var reg 1 *" DECFIFO $end
$var reg 1 )" DIEH $end
$var reg 1 (" DIEL $end
$var reg 1 z" DMAENA $end
$var reg 1 {" DREQ_ $end
$var reg 2 |" DSACK_LATCHED_ [1:0] $end
$var reg 1 %" F2CPUH $end
$var reg 1 $" F2CPUL $end
$var reg 1 }" FLUSHFIFO $end
$var reg 1 { INCFIFO $end
$var reg 1 z INCNI $end
$var reg 1 x INCNO $end
$var reg 1 q PAS $end
$var reg 1 p PDS $end
$var reg 1 o PLHW $end
$var reg 1 m PLLW $end
$var reg 1 c SIZE1 $end
$var reg 5 ~" STATE [4:0] $end
$var reg 1 b STOPFLUSH $end
$var reg 1 !# nCYCLEDONE $end
$scope module u_CPU_SM_inputs $end
$var wire 1 x" BGRANT_ $end
$var wire 1 1" BOEQ3 $end
$var wire 1 T" CYCLEDONE $end
$var wire 1 z" DMAENA $end
$var wire 1 {" DREQ_ $end
$var wire 1 N DSACK0_ $end
$var wire 1 O DSACK1_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 }" FLUSHFIFO $end
$var wire 1 V" LASTWORD $end
$var wire 5 "# STATE [4:0] $end
$var wire 1 ## nA1 $end
$var wire 1 $# nBGRANT_ $end
$var wire 1 %# nBOEQ3 $end
$var wire 1 &# nCYCLEDONE $end
$var wire 1 '# nDMADIR $end
$var wire 1 (# nDMAENA $end
$var wire 1 )# nDREQ_ $end
$var wire 1 *# nDSACK0_ $end
$var wire 1 +# nDSACK1_ $end
$var wire 1 ,# nFIFOEMPTY $end
$var wire 1 -# nFIFOFULL $end
$var wire 1 .# nLASTWORD $end
$var wire 63 /# nE [62:0] $end
$var wire 63 0# E [62:0] $end
$var wire 1 '" DMADIR $end
$var wire 1 9" A1 $end
$upscope $end
$scope module u_CPU_SM_outputs $end
$var wire 1 1# AA $end
$var wire 1 2# BB $end
$var wire 1 3# BGACK_W $end
$var wire 1 4# BGACK_X $end
$var wire 1 w" BGACK_d $end
$var wire 1 x" BGRANT_ $end
$var wire 1 5# BRIDGEOUT_X $end
$var wire 1 6# BRIDGEOUT_Y $end
$var wire 1 7# BRIDGEOUT_Z $end
$var wire 1 v" BRIDGEOUT_d $end
$var wire 1 8# CC $end
$var wire 1 T" CYCLEDONE $end
$var wire 1 9# DD $end
$var wire 1 u" DECFIFO_d $end
$var wire 1 :# DIEH_X $end
$var wire 1 ;# DIEH_Y $end
$var wire 1 <# DIEH_Z $end
$var wire 1 t" DIEH_d $end
$var wire 1 =# DIEL_X $end
$var wire 1 ># DIEL_Y $end
$var wire 1 ?# DIEL_Z $end
$var wire 1 s" DIEL_d $end
$var wire 1 U" DSACK $end
$var wire 63 @# E [62:0] $end
$var wire 1 A# EE $end
$var wire 1 B# F2CPUH_X $end
$var wire 1 C# F2CPUH_Y $end
$var wire 1 D# F2CPUH_Z $end
$var wire 1 q" F2CPUH_d $end
$var wire 1 E# F2CPUL_X $end
$var wire 1 F# F2CPUL_Y $end
$var wire 1 G# F2CPUL_Z $end
$var wire 1 p" F2CPUL_d $end
$var wire 1 H# FF $end
$var wire 1 o" INCFIFO_d $end
$var wire 1 n" INCNO_d $end
$var wire 1 I# PAS_X $end
$var wire 1 J# PAS_Y $end
$var wire 1 l" PAS_d $end
$var wire 1 K# PDS_X $end
$var wire 1 L# PDS_Y $end
$var wire 1 k" PDS_d $end
$var wire 1 j" PLHW_d $end
$var wire 1 M# PLLW_X $end
$var wire 1 N# PLLW_Y $end
$var wire 1 i" PLLW_d $end
$var wire 1 W" RDFIFO_ $end
$var wire 1 X" RIFIFO_ $end
$var wire 1 O# S2ORS8 $end
$var wire 1 P# SIZE1_X $end
$var wire 1 Q# SIZE1_Y $end
$var wire 1 R# SIZE1_Z $end
$var wire 1 h" SIZE1_d $end
$var wire 5 S# STATE [4:0] $end
$var wire 1 Y" STERM_ $end
$var wire 1 b" nBREQ_d $end
$var wire 1 a" nBRIDGEIN_d $end
$var wire 1 \" nDSACK $end
$var wire 63 T# nE [62:0] $end
$var wire 1 _" nINCNI_d $end
$var wire 1 ]" nSTERM_ $end
$var wire 1 ^" nSTOPFLUSH_d $end
$upscope $end
$scope module u_cpudff1 $end
$var wire 1 U" DSACK $end
$var wire 63 U# E [62:0] $end
$var wire 1 Y" STERM_ $end
$var wire 1 g" cpudff1_d $end
$var wire 1 \" nDSACK $end
$var wire 63 V# nE [62:0] $end
$var wire 1 ]" nSTERM_ $end
$var wire 1 W# p1a $end
$var wire 1 X# p1b $end
$var wire 1 Y# p1c $end
$upscope $end
$scope module u_cpudff2 $end
$var wire 1 U" DSACK $end
$var wire 63 Z# E [62:0] $end
$var wire 1 Y" STERM_ $end
$var wire 1 f" cpudff2_d $end
$var wire 1 \" nDSACK $end
$var wire 63 [# nE [62:0] $end
$var wire 1 ]" nSTERM_ $end
$var wire 1 \# p2a $end
$var wire 1 ]# p2b $end
$var wire 1 ^# p2c $end
$upscope $end
$scope module u_cpudff3 $end
$var wire 1 U" DSACK $end
$var wire 63 _# E [62:0] $end
$var wire 1 Y" STERM_ $end
$var wire 1 e" cpudff3_d $end
$var wire 1 \" nDSACK $end
$var wire 63 `# nE [62:0] $end
$var wire 1 ]" nSTERM_ $end
$var wire 1 a# p3a $end
$var wire 1 b# p3b $end
$var wire 1 c# p3c $end
$upscope $end
$scope module u_cpudff4 $end
$var wire 1 U" DSACK $end
$var wire 63 d# E [62:0] $end
$var wire 1 Y" STERM_ $end
$var wire 1 d" cpudff4_d $end
$var wire 1 \" nDSACK $end
$var wire 63 e# nE [62:0] $end
$var wire 1 ]" nSTERM_ $end
$var wire 1 f# p4a $end
$var wire 1 g# p4b $end
$var wire 1 h# p4c $end
$upscope $end
$scope module u_cpudff5 $end
$var wire 1 U" DSACK $end
$var wire 63 i# E [62:0] $end
$var wire 1 Y" STERM_ $end
$var wire 1 c" cpudff5_d $end
$var wire 1 \" nDSACK $end
$var wire 63 j# nE [62:0] $end
$var wire 1 ]" nSTERM_ $end
$var wire 1 k# p5a $end
$var wire 1 l# p5b $end
$var wire 1 m# p5c $end
$upscope $end
$upscope $end
$scope module u_PLL $end
$var wire 1 6" BBCLK $end
$var wire 1 5" BCLK $end
$var wire 1 @ CPUCLK_I $end
$var wire 1 k QnCPUCLK $end
$var wire 1 _ nCLK $end
$var wire 1 n# rst $end
$var reg 1 o# c1 $end
$var reg 1 p# c2 $end
$var reg 1 q# c3 $end
$var reg 1 n locked $end
$upscope $end
$scope module u_SCSI_SM $end
$var wire 1 6" BBCLK $end
$var wire 1 5" BCLK $end
$var wire 1 1" BOEQ3 $end
$var wire 1 *" DECFIFO $end
$var wire 1 M DREQ_ $end
$var wire 1 r# DSACK_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 { INCFIFO $end
$var wire 1 v LBYTE_ $end
$var wire 1 u LS2CPU $end
$var wire 1 s# RDRST_ $end
$var wire 1 G RESET_ $end
$var wire 1 t# RIRST_ $end
$var wire 1 T RW $end
$var wire 1 ] nAS_ $end
$var wire 1 _ nCLK $end
$var wire 1 u# WE $end
$var wire 1 v# SET_DSACK $end
$var wire 1 w# SCSI_CS $end
$var wire 1 x# S2F $end
$var wire 1 y# S2CPU $end
$var wire 1 z# RE $end
$var wire 5 {# NEXT_STATE [4:0] $end
$var wire 1 |# INCNO $end
$var wire 1 }# INCNI $end
$var wire 1 ~# INCBO $end
$var wire 1 !$ F2S $end
$var wire 28 "$ E [27:0] $end
$var wire 1 '" DMADIR $end
$var wire 1 #$ DACK $end
$var wire 1 a CPUREQ $end
$var wire 1 $$ CPU2S $end
$var reg 1 %$ CCPUREQ $end
$var reg 1 &$ CDREQ_ $end
$var reg 1 '$ CDSACK_ $end
$var reg 1 -" CPU2S_o $end
$var reg 1 ($ CRESET_ $end
$var reg 1 +" DACK_o $end
$var reg 1 #" F2S_o $end
$var reg 1 | INCBO_o $end
$var reg 1 y INCNI_o $end
$var reg 1 w INCNO_o $end
$var reg 1 )$ RDFIFO_d $end
$var reg 1 j RDFIFO_o $end
$var reg 1 i RE_o $end
$var reg 1 *$ RIFIFO_d $end
$var reg 1 g RIFIFO_o $end
$var reg 1 f S2CPU_o $end
$var reg 1 e S2F_o $end
$var reg 1 d SCSI_CS_o $end
$var reg 5 +$ STATE [4:0] $end
$var reg 1 ` WE_o $end
$var reg 1 ,$ nLS2CPU $end
$scope module u_scsi_sm_inputs $end
$var wire 1 1" BOEQ3 $end
$var wire 1 %$ CCPUREQ $end
$var wire 1 &$ CDREQ_ $end
$var wire 1 '$ CDSACK_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 j RDFIFO_o $end
$var wire 1 g RIFIFO_o $end
$var wire 1 T RW $end
$var wire 5 -$ STATE [4:0] $end
$var wire 1 .$ nCCPUREQ $end
$var wire 1 /$ nCDREQ_ $end
$var wire 1 0$ nCDSACK_ $end
$var wire 1 1$ nDMADIR $end
$var wire 1 2$ nFIFOEMPTY $end
$var wire 1 3$ nFIFOFULL $end
$var wire 1 4$ nRW $end
$var wire 1 5$ nscsidff1_q $end
$var wire 1 6$ nscsidff2_q $end
$var wire 1 7$ nscsidff3_q $end
$var wire 1 8$ nscsidff4_q $end
$var wire 1 9$ nscsidff5_q $end
$var wire 1 :$ scsidff5_q $end
$var wire 1 ;$ scsidff4_q $end
$var wire 1 <$ scsidff3_q $end
$var wire 1 =$ scsidff2_q $end
$var wire 1 >$ scsidff1_q $end
$var wire 28 ?$ E [27:0] $end
$var wire 1 '" DMADIR $end
$upscope $end
$scope module u_scsi_sm_outputs $end
$var wire 1 $$ CPU2S $end
$var wire 1 #$ DACK $end
$var wire 28 @$ E [27:0] $end
$var wire 1 !$ F2S $end
$var wire 1 ~# INCBO $end
$var wire 1 }# INCNI $end
$var wire 1 |# INCNO $end
$var wire 1 z# RE $end
$var wire 1 y# S2CPU $end
$var wire 1 x# S2F $end
$var wire 1 w# SCSI_CS $end
$var wire 1 v# SET_DSACK $end
$var wire 1 u# WE $end
$var wire 5 A$ NEXT_STATE [4:0] $end
$upscope $end
$upscope $end
$scope module u_datapath $end
$var wire 1 8" A3 $end
$var wire 1 4" BO0 $end
$var wire 1 3" BO1 $end
$var wire 1 /" BRIDGEIN $end
$var wire 1 ." BRIDGEOUT $end
$var wire 1 J BnDS_O_ $end
$var wire 1 -" CPU2S $end
$var wire 32 B$ DATA_IO [31:0] $end
$var wire 1 )" DIEH $end
$var wire 1 (" DIEL $end
$var wire 1 C$ DOEH_ $end
$var wire 1 D$ DOEL_ $end
$var wire 1 %" F2CPUH $end
$var wire 1 $" F2CPUL $end
$var wire 1 #" F2S $end
$var wire 32 E$ ID [31:0] $end
$var wire 1 u LS2CPU $end
$var wire 32 F$ OD [31:0] $end
$var wire 1 q PAS $end
$var wire 8 G$ PD [7:0] $end
$var wire 1 T RW $end
$var wire 1 f S2CPU $end
$var wire 1 e S2F $end
$var wire 1 H$ bBRIDGEIN $end
$var wire 1 I$ bDIEH $end
$var wire 1 J$ bDIEL $end
$var wire 1 K$ nDMAC_ $end
$var wire 1 ^ nDS_ $end
$var wire 1 L$ nOWN_ $end
$var wire 32 M$ MOD_TX [31:0] $end
$var wire 32 N$ MOD_SCSI [31:0] $end
$var wire 32 O$ MOD [31:0] $end
$var wire 32 P$ MID [31:0] $end
$var wire 1 '" DMADIR $end
$scope module u_datapath_input $end
$var wire 1 J BnDS_O_ $end
$var wire 32 Q$ DATA [31:0] $end
$var wire 32 R$ ID [31:0] $end
$var wire 32 S$ MID [31:0] $end
$var wire 1 H$ bBRIDGEIN $end
$var wire 1 I$ bDIEH $end
$var wire 1 J$ bDIEL $end
$var wire 16 T$ UPPDER_OUTPUT_DATA [15:0] $end
$var wire 16 U$ UPPDER_INTPUT_DATA [15:0] $end
$var wire 16 V$ LOWER_OUTPUT_DATA [15:0] $end
$var wire 16 W$ LOWER_INPUT_DATA [15:0] $end
$var reg 16 X$ UD_LATCH [15:0] $end
$upscope $end
$scope module u_datapath_output $end
$var wire 1 ." BRIDGEOUT $end
$var wire 32 Y$ DATA [31:0] $end
$var wire 1 C$ DOEH_ $end
$var wire 1 D$ DOEL_ $end
$var wire 1 %" F2CPUH $end
$var wire 1 $" F2CPUL $end
$var wire 1 Z$ LOD1_F2CPU $end
$var wire 1 [$ LOD2_F2CPU $end
$var wire 32 \$ MOD [31:0] $end
$var wire 32 ]$ OD [31:0] $end
$var wire 1 q PAS $end
$var wire 1 f S2CPU $end
$var wire 16 ^$ UPPER_OUTPUT_DATA [15:0] $end
$var wire 16 _$ UPPER_INPUT_DATA [15:0] $end
$var wire 16 `$ LOWER_OUTPUT_DATA [15:0] $end
$var wire 16 a$ LOWER_INPUT_DATA [15:0] $end
$var reg 16 b$ LD_LATCH [15:0] $end
$var reg 16 c$ UD_LATCH [15:0] $end
$upscope $end
$scope module u_datapath_scsi $end
$var wire 1 8" A3 $end
$var wire 1 4" BO0 $end
$var wire 1 3" BO1 $end
$var wire 1 -" CPU2S $end
$var wire 1 #" F2S $end
$var wire 32 d$ ID [31:0] $end
$var wire 1 u LS2CPU $end
$var wire 32 e$ OD [31:0] $end
$var wire 1 f S2CPU $end
$var wire 1 e S2F $end
$var wire 8 f$ SCSI_DATA [7:0] $end
$var wire 1 g$ SCSI_IN $end
$var wire 1 h$ SCSI_OUT $end
$var wire 8 i$ SCSI_DATA_TX [7:0] $end
$var wire 8 j$ SCSI_DATA_RX [7:0] $end
$var wire 32 k$ MOD [31:0] $end
$var wire 1 l$ F2S_UUD $end
$var wire 1 m$ F2S_UMD $end
$var wire 1 n$ F2S_LMD $end
$var wire 1 o$ F2S_LLD $end
$var reg 8 p$ SCSI_DATA_LATCHED [7:0] $end
$scope module u_datapath_24dec $end
$var wire 1 4" A $end
$var wire 1 3" B $end
$var wire 1 #" G $end
$var wire 1 l$ Z0 $end
$var wire 1 m$ Z1 $end
$var wire 1 n$ Z2 $end
$var wire 1 o$ Z3 $end
$upscope $end
$scope module u_datapath_8b_MUX $end
$var wire 8 q$ A [7:0] $end
$var wire 8 r$ B [7:0] $end
$var wire 8 s$ C [7:0] $end
$var wire 8 t$ D [7:0] $end
$var wire 8 u$ E [7:0] $end
$var wire 8 v$ F [7:0] $end
$var wire 6 w$ S [5:0] $end
$var reg 8 x$ Z [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module u_registers $end
$var wire 8 y$ ADDR [7:0] $end
$var wire 1 U AS_ $end
$var wire 1 z$ CLR_FLUSHFIFO $end
$var wire 1 D DMAC_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 > INTA_I $end
$var wire 1 . INT_O_ $end
$var wire 32 {$ MID [31:0] $end
$var wire 32 |$ MOD [31:0] $end
$var wire 1 G RST_ $end
$var wire 1 T RW $end
$var wire 1 b STOPFLUSH $end
$var wire 1 _ nCPUCLK $end
$var wire 1 } h_0C $end
$var wire 1 }$ WTC_RD_ $end
$var wire 32 ~$ WTC [31:0] $end
$var wire 1 a WDREGREQ $end
$var wire 1 !% ST_DMA $end
$var wire 1 "% SP_DMA $end
$var wire 1 h REG_DSK_ $end
$var wire 1 l PRESET $end
$var wire 1 #% ISTR_RD_ $end
$var wire 9 $% ISTR_O [8:0] $end
$var wire 32 %% ISTR [31:0] $end
$var wire 1 &% INTENA $end
$var wire 1 '% FLUSH_ $end
$var wire 1 &" DMAENA $end
$var wire 1 '" DMADIR $end
$var wire 1 (% CONTR_WR $end
$var wire 1 )% CONTR_RD_ $end
$var wire 9 *% CNTR_O [8:0] $end
$var wire 32 +% CNTR [31:0] $end
$var wire 1 ,% CLR_INT $end
$var wire 1 7" ACR_WR $end
$var reg 1 9" A1 $end
$var reg 1 ~ FLUSHFIFO $end
$scope module u_addr_decoder $end
$var wire 1 7" ACR_WR $end
$var wire 8 -% ADDR [7:0] $end
$var wire 1 .% ADDR_VALID $end
$var wire 1 U AS_ $end
$var wire 1 ,% CLR_INT $end
$var wire 1 )% CONTR_RD_ $end
$var wire 1 (% CONTR_WR $end
$var wire 1 D DMAC_ $end
$var wire 1 '% FLUSH_ $end
$var wire 1 #% ISTR_RD_ $end
$var wire 1 T RW $end
$var wire 1 "% SP_DMA $end
$var wire 1 !% ST_DMA $end
$var wire 1 a WDREGREQ $end
$var wire 1 }$ WTC_RD_ $end
$var wire 1 /% h_04 $end
$var wire 1 0% h_08 $end
$var wire 1 } h_0C $end
$var wire 1 1% h_10 $end
$var wire 1 2% h_14 $end
$var wire 1 3% h_18 $end
$var wire 1 4% h_1C $end
$var wire 1 5% h_3C $end
$var wire 1 '" DMADIR $end
$upscope $end
$scope module u_registers_cntr $end
$var wire 1 6% CLR_DMAENA $end
$var wire 1 (% CONTR_WR $end
$var wire 9 7% MID [8:0] $end
$var wire 1 G RESET_ $end
$var wire 1 "% SP_DMA $end
$var wire 1 !% ST_DMA $end
$var wire 9 8% CNTR_O [8:0] $end
$var reg 1 '" DMADIR $end
$var reg 1 &" DMAENA $end
$var reg 1 &% INTENA $end
$var reg 1 l PRESET $end
$upscope $end
$scope module u_registers_istr $end
$var wire 1 ,% CLR_INT $end
$var wire 1 9% CLR_INT_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 :% INT $end
$var wire 1 > INTA_I $end
$var wire 1 &% INTENA $end
$var wire 1 . INT_O_ $end
$var wire 1 #% ISTR_RD_ $end
$var wire 1 G RESET_ $end
$var wire 9 ;% ISTR_O [8:0] $end
$var reg 1 <% E_INT $end
$var reg 1 =% FE $end
$var reg 1 >% FF $end
$var reg 1 ?% INTS $end
$var reg 1 @% INT_F $end
$var reg 1 A% INT_P $end
$upscope $end
$scope module u_registers_term $end
$var wire 1 U AS_ $end
$var wire 1 B% CYCLE_ACTIVE $end
$var wire 1 C% CYCLE_END $end
$var wire 1 D DMAC_ $end
$var wire 1 a WDREGREQ $end
$var wire 1 } h_0C $end
$var wire 1 _ nCPUCLK $end
$var wire 1 D% CYCLE_TERM $end
$var reg 1 h REG_DSK_ $end
$var reg 3 E% TERM_COUNTER [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope task wait_n_clk $end
$var integer 32 F% i [31:0] $end
$upscope $end
$scope task wait_n_clko $end
$var integer 32 G% i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
r40 ;
b1011111010111100001000000 :
$end
#0
$dumpvars
bx G%
b1 F%
bx E%
xD%
xC%
0B%
xA%
x@%
x?%
x>%
x=%
x<%
b0xxxx00xx ;%
0:%
19%
bx000x0xx0 8%
bx 7%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
b1111100 -%
0,%
bz +%
bx000x0xx0 *%
1)%
0(%
1'%
x&%
bz %%
b0xxxx00xx $%
1#%
0"%
0!%
bz ~$
1}$
bz |$
bx {$
xz$
b1111100 y$
bz x$
b0xxxxx w$
bx v$
bx u$
bx t$
bx s$
bx r$
bx q$
bx p$
xo$
xn$
xm$
xl$
bxzzzzzzzzxxxxxxxxzzzzzzzz k$
bx j$
bz i$
xh$
xg$
b11111111 f$
bx e$
bx d$
bx c$
bx b$
bx a$
bx `$
bx _$
bx ^$
bx ]$
bxzzzzzzzzxxxxxxxxzzzzzzzz \$
x[$
xZ$
bx Y$
bx X$
bx W$
bx V$
bx U$
bx T$
bx S$
bx R$
bx Q$
bx P$
bz O$
bxzzzzzzzzxxxxxxxxzzzzzzzz N$
bxzzzzzzzzxxxxxxxxzzzzzzzz M$
xL$
0K$
xJ$
xI$
xH$
b11111111 G$
bx F$
bx E$
xD$
xC$
bx B$
bx A$
bx @$
bx ?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
bx -$
x,$
bx +$
x*$
x)$
1($
x'$
x&$
x%$
x$$
x#$
bx "$
x!$
x~#
x}#
x|#
bx {#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
0q#
0p#
0o#
0n#
xm#
1l#
xk#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx j#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx i#
xh#
1g#
xf#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx e#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx d#
xc#
1b#
xa#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx `#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx _#
x^#
1]#
x\#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx [#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx Z#
xY#
1X#
xW#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx V#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx U#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx T#
bx S#
xR#
1Q#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
1F#
xE#
xD#
1C#
xB#
xA#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx @#
x?#
1>#
x=#
x<#
1;#
x:#
19#
x8#
x7#
16#
x5#
x4#
x3#
x2#
11#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 0#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
bx "#
x!#
bx ~"
x}"
b11 |"
x{"
xz"
1y"
xx"
xw"
xv"
xu"
xt"
xs"
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx r"
xq"
xp"
xo"
xn"
bx m"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx `"
x_"
x^"
0]"
1\"
0["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
bx Q"
bx P"
bx O"
bx N"
xM"
xL"
xK"
xJ"
bx I"
xH"
bx G"
xF"
xE"
bx D"
xC"
xB"
bx A"
bx @"
x?"
bx >"
x="
x<"
x;"
x:"
x9"
18"
07"
06"
05"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~
0}
x|
x{
xz
xy
xx
xw
xv
xu
bx t
bz s
bx r
xq
xp
xo
xn
xm
xl
1k
xj
xi
xh
xg
xf
xe
xd
xc
xb
0a
x`
1_
x^
x]
x\
1[
bx Z
xY
1X
xW
1V
xU
xT
b11111111 S
xR
xQ
bx P
xO
xN
1M
bx L
bx K
xJ
b11111 I
1H
1G
1F
1E
1D
1C
1B
1A
0@
1?
0>
bz =
b11111111111111111111111111111111 <
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
1.
x-
x,
bx +
x*
x)
x(
x'
x&
x%
b11111111 $
bx #
bx "
x!
$end
#40
1a#
0n"
18#
0U"
1Y"
#200
0u"
0|#
0}#
bx11111111 7%
bx11111111 W$
bx11111111 U$
bx11111111xxxxxxxx11111111 #
bx11111111xxxxxxxx11111111 K
bx11111111xxxxxxxx11111111 t
bx11111111xxxxxxxx11111111 P$
bx11111111xxxxxxxx11111111 S$
bx11111111xxxxxxxx11111111 {$
bx11111111xxxxxxxx11111111 "
bx11111111xxxxxxxx11111111 L
bx11111111xxxxxxxx11111111 B$
bx11111111xxxxxxxx11111111 Q$
bx11111111xxxxxxxx11111111 Y$
1A#
1H#
bx00000 "$
bx00000 ?$
bx00000 @$
1.#
0m$
1J"
0n$
b0xx000 w$
0o$
1C$
1D$
0V"
10
1W"
1X"
0R"
03"
0S"
1%#
04"
1-#
13$
0,#
02$
1##
11$
1'#
0j
0g
0~
0@%
0?%
0<%
0A%
0&"
0n
12"
0L"
01"
b0 G"
b0 I"
b0 Q"
0K"
0!"
1""
b0 N"
b0 A"
b0 O"
b0 D"
b0 P"
09"
0l
0&%
b0 *%
b0 8%
0'"
0>%
b1 $%
b1 ;%
1=%
0s#
0t#
0z$
09%
16%
1n#
0k
b1 G%
0G
1@
#220
0_
1o#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 `"
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 /#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 T#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 V#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 [#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 `#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 e#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 j#
#240
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 r"
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 0#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 @#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 U#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 Z#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 _#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 d#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 i#
#280
0R
0x
0*"
0*$
0)$
0w
0y
15"
1p#
#320
bx0x00000 "$
bx0x00000 ?$
bx0x00000 @$
03#
0)#
1(#
0$#
0/$
1.$
0}"
1{"
0z"
1x"
1&$
0%$
16"
1q#
#340
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 `"
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 /#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 T#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 V#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 [#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 `#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 e#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 j#
#360
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 r"
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 0#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 @#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 U#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 Z#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 _#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 d#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 i#
#400
1k
0@
#420
0w#
0#$
0u#
0z#
0!$
0y#
0$$
b10000 {#
b10000 A$
0~#
0x#
0v#
0w"
19
15$
16$
17$
18$
b100000 "$
b100000 ?$
b100000 @$
19$
04#
1&
1%
1)
1(
1-
1,
1W
1!
1/
0L$
0&#
0>$
0=$
0<$
0;$
0:$
00$
bxzxxxxzxzxxzxzxxzxxz1xzx1x111xxxxx1xxxx1xxxxx1x1111x11x111111 `"
bxzxxxxzxzxxzxzxxzxxz1xzx1x111xxxxx1xxxx1xxxxx1x1111x11x111111 /#
bxzxxxxzxzxxzxzxxzxxz1xzx1x111xxxxx1xxxx1xxxxx1x1111x11x111111 T#
bxzxxxxzxzxxzxzxxzxxz1xzx1x111xxxxx1xxxx1xxxxx1x1111x11x111111 V#
bxzxxxxzxzxxzxzxxzxxz1xzx1x111xxxxx1xxxx1xxxxx1x1111x11x111111 [#
bxzxxxxzxzxxzxzxxzxxz1xzx1x111xxxxx1xxxx1xxxxx1x1111x11x111111 `#
bxzxxxxzxzxxzxzxxzxxz1xzx1x111xxxxx1xxxx1xxxxx1x1111x11x111111 e#
bxzxxxxzxzxxzxzxxzxxz1xzx1x111xxxxx1xxxx1xxxxx1x1111x11x111111 j#
bxzxxxxzxz00zxz0xz0xzxxz0xx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 r"
bxzxxxxzxz00zxz0xz0xzxxz0xx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 0#
bxzxxxxzxz00zxz0xz0xzxxz0xx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 @#
bxzxxxxzxz00zxz0xz0xzxxz0xx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 U#
bxzxxxxzxz00zxz0xz0xzxxz0xx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 Z#
bxzxxxxzxz00zxz0xz0xzxxz0xx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 _#
bxzxxxxzxz00zxz0xz0xzxxz0xx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 d#
bxzxxxxzxz00zxz0xz0xzxxz0xx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 i#
0O#
0'
0Q
0M"
bxzzzzzzzz `$
bxzzzzzzzz ^$
bz T$
1*
14
11
18
1T"
b0 +$
b0 -$
1'$
b0 ~"
b0 "#
b0 S#
0b
0c
0m
0o
0z
0{
0$"
0%"
0("
0I$
0)"
0."
0H$
0/"
00"
0p
0Z$
0[$
0q
0,"
0!#
x\"
x["
bx |"
0($
0y"
1_
0o#
#440
1\"
0["
1r#
1u
b11 |"
0,$
1N#
1<#
1?#
1h#
1m#
1^"
15#
0\
0]
0^
bxzxxxxz1zxxz1zx1zx1z11zx1x111111111111x1111111111111111111111 `"
bxzxxxxz1zxxz1zx1zx1z11zx1x111111111111x1111111111111111111111 /#
bxzxxxxz1zxxz1zx1zx1z11zx1x111111111111x1111111111111111111111 T#
bxzxxxxz1zxxz1zx1zx1z11zx1x111111111111x1111111111111111111111 V#
bxzxxxxz1zxxz1zx1zx1z11zx1x111111111111x1111111111111111111111 [#
bxzxxxxz1zxxz1zx1zx1z11zx1x111111111111x1111111111111111111111 `#
bxzxxxxz1zxxz1zx1zx1z11zx1x111111111111x1111111111111111111111 e#
bxzxxxxz1zxxz1zx1zx1z11zx1x111111111111x1111111111111111111111 j#
b0z0000zxz00zxz0xz0xzxxz0x00x0xxxxx0xxx00xxxxx0x0000x00x000000 r"
b0z0000zxz00zxz0xz0xzxxz0x00x0xxxxx0xxx00xxxxx0x0000x00x000000 0#
b0z0000zxz00zxz0xz0xzxxz0x00x0xxxxx0xxx00xxxxx0x0000x00x000000 @#
b0z0000zxz00zxz0xz0xzxxz0x00x0xxxxx0xxx00xxxxx0x0000x00x000000 U#
b0z0000zxz00zxz0xz0xzxxz0x00x0xxxxx0xxx00xxxxx0x0000x00x000000 Z#
b0z0000zxz00zxz0xz0xzxxz0x00x0xxxxx0xxx00xxxxx0x0000x00x000000 _#
b0z0000zxz00zxz0xz0xzxxz0x00x0xxxxx0xxx00xxxxx0x0000x00x000000 d#
b0z0000zxz00zxz0xz0xzxxz0x00x0xxxxx0xxx00xxxxx0x0000x00x000000 i#
#460
0Z"
0*#
0+#
1N
1O
b11 +
b11 Z
1h
0D%
b0 E%
0d"
0g"
0f"
1Y#
1f#
0c"
0k"
0l"
0t"
1^#
b0 m"
0e"
1h"
1R#
1J#
1L#
0p"
1I#
0i"
0q"
1c#
1k#
1\#
1:#
1W#
1G#
0v"
0P#
1M#
1E#
0s"
1b"
1B#
1D#
0o"
0j"
17#
1K#
1a"
1=#
1_"
12#
0C%
04$
1T
1U
1Y
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 r"
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 0#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 @#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 U#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 Z#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 _#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 d#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 i#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 `"
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 /#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 T#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 V#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 [#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 `#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 e#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 j#
#480
05"
0p#
#520
06"
0q#
#600
0k
1@
#610
1s#
1t#
1z$
19%
06%
0n#
b11 G%
1G
#620
0_
1o#
#680
bz ^$
bz `$
bz v$
12
bz u$
b111111111 7%
1?"
b1111111111111111 W$
b1111111111111111 U$
bz j$
13
1v
17
bz V$
b11111111 $
b11111111 S
b11111111 G$
b11111111 f$
16
bz P
bz >"
bz E$
bz R$
bz d$
bz M$
bz \$
b11111111111111111111111111111111 #
b11111111111111111111111111111111 K
b11111111111111111111111111111111 t
b11111111111111111111111111111111 P$
b11111111111111111111111111111111 S$
b11111111111111111111111111111111 {$
b11111111111111111111111111111111 "
b11111111111111111111111111111111 L
b11111111111111111111111111111111 B$
b11111111111111111111111111111111 Q$
b11111111111111111111111111111111 Y$
0g$
bz N$
bz k$
0H"
0l$
15
0J$
0h$
b0 w$
1n
0`
0d
0e
0f
0i
0|
0#"
0+"
0-"
15"
1p#
#720
16"
1q#
#800
bz t$
bz _$
bz s$
bz r$
bz a$
bz q$
bz r
bz @"
bz F$
bz ]$
bz e$
0B"
0C"
0E"
0F"
0<"
0="
1;"
1:"
1k
0@
#820
1y"
1($
1_
0o#
#840
0J
#880
05"
0p#
#920
06"
0q#
#1000
0k
1@
#1020
0_
1o#
#1080
09$
1:$
1c
b10000 +$
b10000 -$
15"
1p#
#1120
16"
1q#
#1200
1k
0@
#1220
1_
0o#
#1280
05"
0p#
#1320
06"
0q#
#1400
0k
1@
#1420
0_
1o#
#1480
15"
1p#
#1520
16"
1q#
#1600
1k
0@
#1620
1_
0o#
#1680
05"
0p#
#1720
06"
0q#
#1800
0k
1@
#1810
1K$
0D
08"
b1000000 y$
b1000000 -%
b10000 I
b110111010000000001000000 <
b1 G%
#1820
0_
1o#
#1880
15"
1p#
#1920
16"
1q#
#2000
1k
0@
#2020
1_
0o#
#2080
05"
0p#
#2120
06"
0q#
#2200
0k
1@
#2210
0)
0(
0A
#2220
0_
1o#
#2230
1]
#2250
1Z"
00
09
1a
1.%
1B%
0C%
0U
#2280
15"
1p#
#2320
b1000 {#
b1000 A$
b1000000 "$
b1000000 ?$
b1000000 @$
1&#
0T"
0.$
1!#
1%$
16"
1q#
#2400
1k
0@
#2420
b1 E%
1_
0o#
#2480
05"
0p#
#2520
06"
0q#
#2600
0k
1@
#2610
0-
0,
b101 G%
0F
#2620
0_
1o#
#2630
0C$
0D$
1^
#2650
0Y
#2680
b1010 {#
b1010 A$
1w#
1z#
1y#
b1000000000000 "$
b1000000000000 ?$
b1000000000000 @$
08$
19$
1;$
0:$
b1000 +$
b1000 -$
15"
1p#
#2720
16"
1q#
#2800
1k
0@
#2820
b10 E%
1_
0o#
#2880
05"
0p#
#2920
06"
0q#
#3000
0k
1@
#3020
0_
1o#
#3080
b0 p$
b11110 {#
b11110 A$
b1000000000000001000000000000 "$
b1000000000000001000000000000 ?$
b1000000000000001000000000000 @$
b0zzzzzzzz ^$
b0zzzzzzzz `$
b11111111 7%
0?"
b11111111 W$
b11111111 U$
06$
b111111110000000011111111 #
b111111110000000011111111 K
b111111110000000011111111 t
b111111110000000011111111 P$
b111111110000000011111111 S$
b111111110000000011111111 {$
b111111110000000011111111 "
b111111110000000011111111 L
b111111110000000011111111 B$
b111111110000000011111111 Q$
b111111110000000011111111 Y$
b11111111 j$
03
1=$
06
b0zzzzzzzz00000000zzzzzzzz M$
b0zzzzzzzz00000000zzzzzzzz \$
1g$
b0zzzzzzzz00000000zzzzzzzz N$
b0zzzzzzzz00000000zzzzzzzz k$
b1010 +$
b1010 -$
1d
1f
1i
15"
1p#
#3120
16"
1q#
#3200
1k
0@
#3220
b11 E%
1_
0o#
#3280
05"
0p#
#3320
06"
0q#
#3400
0k
1@
#3420
0_
1o#
#3480
1y#
0$$
0u#
b11 {#
b11 A$
07$
b100000000000000000 "$
b100000000000000000 ?$
b100000000000000000 @$
09$
1<$
1:$
b11110 +$
b11110 -$
15"
1p#
#3520
16"
1q#
#3600
1k
0@
#3620
1D%
b100 E%
1_
0o#
#3680
05"
0p#
#3720
06"
0q#
#3800
0k
1@
#3820
0_
1o#
#3880
0#$
0u#
0!$
b10011 {#
b10011 A$
05$
17$
18$
b100000000000000000000000000 "$
b100000000000000000000000000 ?$
b100000000000000000000000000 @$
19$
1>$
0<$
0;$
0:$
b11 +$
b11 -$
15"
1p#
#3920
16"
1q#
#4000
1k
0@
#4020
0D%
b101 E%
1_
0o#
#4080
05"
0p#
#4120
06"
0q#
#4200
0k
1@
#4220
0_
1o#
#4280
b11111111zzzzzzzz ^$
b11111111zzzzzzzz `$
b111111111 7%
1?"
b1111111111111111 W$
b1111111111111111 U$
b11111111111111111111111111111111 #
b11111111111111111111111111111111 K
b11111111111111111111111111111111 t
b11111111111111111111111111111111 P$
b11111111111111111111111111111111 S$
b11111111111111111111111111111111 {$
b11111111111111111111111111111111 "
b11111111111111111111111111111111 L
b11111111111111111111111111111111 B$
b11111111111111111111111111111111 Q$
b11111111111111111111111111111111 Y$
b11111111zzzzzzzz11111111zzzzzzzz M$
b11111111zzzzzzzz11111111zzzzzzzz \$
b11111111zzzzzzzz11111111zzzzzzzz N$
b11111111zzzzzzzz11111111zzzzzzzz k$
b11111111 p$
1*#
1+#
0N
0O
b0 +
b0 Z
0r#
0u
1,$
b1001 {#
b1001 A$
1v#
b10000000000000000000000000 "$
b10000000000000000000000000 ?$
b10000000000000000000000000 @$
09$
1:$
b10011 +$
b10011 -$
15"
1p#
#4320
10$
0'$
16"
1q#
#4400
1k
0@
#4420
0\"
1["
b0 |"
b110 E%
1_
0o#
#4460
b100 m"
1e"
0a#
1U"
#4480
05"
0p#
#4520
06"
0q#
#4600
1-
1,
1)
1(
1F
1A
0k
1@
#4610
b10 G%
#4620
0*#
0+#
1N
1O
1\"
0["
b11 +
b11 Z
1r#
1u
0_
b11 |"
0,$
1o#
1C$
1D$
0^
0]
#4640
b0 E%
0Z"
10
19
0a
0.%
0B%
1Y
1U
#4660
b0 m"
0e"
1a#
0U"
#4680
0z#
0w#
1y#
b11001 {#
b11001 A$
0v#
16$
08$
b100010000000000000000000 "$
b100010000000000000000000 ?$
b100010000000000000000000 @$
19$
0=$
1;$
0:$
b1001 +$
b1001 -$
15"
1p#
#4720
b100000000000000000000000 "$
b100000000000000000000000 ?$
b100000000000000000000000 @$
0&#
1T"
00$
1.$
0!#
1'$
0%$
16"
1q#
#4800
1k
0@
#4820
1_
0o#
#4880
05"
0p#
#4920
06"
0q#
#5000
0k
1@
#5020
0_
1o#
#5080
0y#
b0 {#
b0 A$
b0 "$
b0 ?$
b0 @$
09$
13
1:$
16
b11001 +$
b11001 -$
0d
0i
15"
1p#
#5120
16"
1q#
#5200
1k
0@
#5220
1_
0o#
#5280
05"
0p#
#5320
06"
0q#
#5400
0k
1@
#5410
0K$
1D
18"
b1111100 y$
b1111100 -%
b11111 I
b11111111111111111111111111111111 <
#5420
0_
1o#
#5480
b10000 {#
b10000 A$
bz ^$
b100000 "$
b100000 ?$
b100000 @$
bz `$
15$
18$
19$
bz j$
0>$
0;$
0:$
bz M$
bz \$
b11111111111111111111111111111111 "
b11111111111111111111111111111111 L
b11111111111111111111111111111111 B$
b11111111111111111111111111111111 Q$
b11111111111111111111111111111111 Y$
0g$
bz N$
bz k$
b0 +$
b0 -$
0f
15"
1p#
#5520
16"
1q#
#5600
1k
0@
#5620
1_
0o#
#5680
05"
0p#
#5720
06"
0q#
#5800
0k
1@
#5820
0_
1o#
#5880
09$
1:$
b10000 +$
b10000 -$
15"
1p#
#5920
16"
1q#
#6000
1k
0@
#6020
1_
0o#
#6080
05"
0p#
#6120
06"
0q#
#6200
0k
1@
#6210
