{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702311988200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702311988200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 10:26:28 2023 " "Processing started: Mon Dec 11 10:26:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702311988200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702311988200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off com_32bit -c com_32bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off com_32bit -c com_32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702311988200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702311988967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702311988967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "com_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file com_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 com_32bit-rtl " "Found design unit 1: com_32bit-rtl" {  } { { "com_32bit.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/com_32bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702312006277 ""} { "Info" "ISGN_ENTITY_NAME" "1 com_32bit " "Found entity 1: com_32bit" {  } { { "com_32bit.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/com_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702312006277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702312006277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_32bit-rtl " "Found design unit 1: rx_32bit-rtl" {  } { { "rx_32bit.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/rx_32bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702312006287 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_32bit " "Found entity 1: rx_32bit" {  } { { "rx_32bit.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/rx_32bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702312006287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702312006287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_32bit-rtl " "Found design unit 1: tx_32bit-rtl" {  } { { "tx_32bit.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/tx_32bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702312006287 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_32bit " "Found entity 1: tx_32bit" {  } { { "tx_32bit.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/tx_32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702312006287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702312006287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_disp32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_disp32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_disp32-rtl " "Found design unit 1: out_disp32-rtl" {  } { { "out_disp32.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/out_disp32.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702312006297 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_disp32 " "Found entity 1: out_disp32" {  } { { "out_disp32.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/out_disp32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702312006297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702312006297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-Behavioral " "Found design unit 1: clk_div-Behavioral" {  } { { "clk_div.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/clk_div.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702312006297 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/clk_div.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702312006297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702312006297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_gen-Behavioral " "Found design unit 1: clk_gen-Behavioral" {  } { { "clk_gen.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/clk_gen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702312006297 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/clk_gen.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702312006297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702312006297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/ram.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702312006307 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702312006307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702312006307 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "TO_INTEGER 0 UNSIGNED SIGNED UNSIGNED com_32bit.vhd(244) " "VHDL type inferencing warning at com_32bit.vhd(244): two visible identifiers match \"TO_INTEGER\" because the actual at position 0 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "com_32bit.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/com_32bit.vhd" 244 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702312006307 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "TO_INTEGER 0 UNSIGNED SIGNED UNSIGNED com_32bit.vhd(245) " "VHDL type inferencing warning at com_32bit.vhd(245): two visible identifiers match \"TO_INTEGER\" because the actual at position 0 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "com_32bit.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/com_32bit.vhd" 245 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702312006307 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "TO_INTEGER 0 UNSIGNED SIGNED UNSIGNED com_32bit.vhd(246) " "VHDL type inferencing warning at com_32bit.vhd(246): two visible identifiers match \"TO_INTEGER\" because the actual at position 0 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "com_32bit.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/com_32bit.vhd" 246 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702312006307 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "TO_INTEGER 0 UNSIGNED SIGNED UNSIGNED com_32bit.vhd(247) " "VHDL type inferencing warning at com_32bit.vhd(247): two visible identifiers match \"TO_INTEGER\" because the actual at position 0 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "com_32bit.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/com_32bit.vhd" 247 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702312006307 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "com_32bit " "Elaborating entity \"com_32bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702312006387 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_ok com_32bit.vhd(21) " "Verilog HDL or VHDL warning at com_32bit.vhd(21): object \"tx_ok\" assigned a value but never read" {  } { { "com_32bit.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/com_32bit.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702312006387 "|com_32bit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dato1_conx com_32bit.vhd(22) " "Verilog HDL or VHDL warning at com_32bit.vhd(22): object \"Dato1_conx\" assigned a value but never read" {  } { { "com_32bit.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/com_32bit.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702312006387 "|com_32bit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tx_reset com_32bit.vhd(26) " "VHDL Signal Declaration warning at com_32bit.vhd(26): used explicit default value for signal \"tx_reset\" because signal was never assigned a value" {  } { { "com_32bit.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/com_32bit.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1702312006387 "|com_32bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:u0 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:u0\"" {  } { { "com_32bit.vhd" "u0" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/com_32bit.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702312006427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_32bit rx_32bit:u1 " "Elaborating entity \"rx_32bit\" for hierarchy \"rx_32bit:u1\"" {  } { { "com_32bit.vhd" "u1" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/com_32bit.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702312006437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_32bit tx_32bit:u2 " "Elaborating entity \"tx_32bit\" for hierarchy \"tx_32bit:u2\"" {  } { { "com_32bit.vhd" "u2" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/com_32bit.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702312006437 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data tx_32bit.vhd(28) " "Verilog HDL or VHDL warning at tx_32bit.vhd(28): object \"data\" assigned a value but never read" {  } { { "tx_32bit.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/tx_32bit.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702312006447 "|com_32bit|tx_32bit:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_disp32 out_disp32:u3 " "Elaborating entity \"out_disp32\" for hierarchy \"out_disp32:u3\"" {  } { { "com_32bit.vhd" "u3" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/com_32bit.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702312006447 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_dato out_disp32.vhd(63) " "VHDL Process Statement warning at out_disp32.vhd(63): signal \"in_dato\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_disp32.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/out_disp32.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702312006447 "|com_32bit|out_disp32:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_dato out_disp32.vhd(64) " "VHDL Process Statement warning at out_disp32.vhd(64): signal \"in_dato\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_disp32.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/out_disp32.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702312006447 "|com_32bit|out_disp32:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_dato out_disp32.vhd(65) " "VHDL Process Statement warning at out_disp32.vhd(65): signal \"in_dato\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_disp32.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/out_disp32.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702312006447 "|com_32bit|out_disp32:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_dato out_disp32.vhd(66) " "VHDL Process Statement warning at out_disp32.vhd(66): signal \"in_dato\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_disp32.vhd" "" { Text "D:/proyectosQuartus/UART/32bits_com_fullduplex/out_disp32.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702312006447 "|com_32bit|out_disp32:u3"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702312007505 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702312007905 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702312009013 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702312009013 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "265 " "Implemented 265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702312009129 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702312009129 ""} { "Info" "ICUT_CUT_TM_LCELLS" "242 " "Implemented 242 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702312009129 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702312009129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702312009169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 10:26:49 2023 " "Processing ended: Mon Dec 11 10:26:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702312009169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702312009169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702312009169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702312009169 ""}
