mem_init(pri_mem, 0x80000000, 0xa3cb40, ALL_ZERO);
mem_load(pri_mem, 0x80000000, "sdp_1x8192x1_pass_through_int8_0.dat");
mem_init(pri_mem, 0x90000000, 0x3c0180, ALL_ZERO);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x39);
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0x1e0);
reg_write(NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0, 0xf83bfa29);
reg_write(NVDLA_SDP.D_STATUS_NAN_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x6b);
reg_write(NVDLA_SDP.D_PERF_LUT_HYBRID_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0, 0x1bee915d);
reg_write(NVDLA_SDP.D_PERF_LUT_LO_HIT_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0, 0xe1ae);
reg_write(NVDLA_SDP.D_STATUS_NAN_OUTPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0x1fff);
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x2c4e272c);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CFG_0, 0x3);
reg_write(NVDLA_SDP.D_STATUS_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0xee3c);
reg_write(NVDLA_SDP.D_DP_BN_ALU_CFG_0, 0x1301);
reg_write(NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0, 0x78d2f61d);
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x49);
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x77);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0, 0x3e);
reg_write(NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0, 0xddab);
reg_write(NVDLA_SDP.D_PERF_OUT_SATURATION_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0, 0x11);
reg_write(NVDLA_SDP.D_PERF_LUT_OFLOW_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BATCH_STRIDE_0, 0x43c36ca0);
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x3c0180);
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x8);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x90000000);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CFG_0, 0x3);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0, 0x30);
reg_write(NVDLA_SDP.S_STATUS_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0, 0xf1b7903f);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0, 0xabaf);
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x1301);
reg_write(NVDLA_SDP.D_STATUS_INF_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0, 0x3818);
reg_write(NVDLA_SDP.D_PERF_ENABLE_0, 0x4);
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_PERF_LUT_UFLOW_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x100);
reg_write(NVDLA_SDP.D_DP_BN_MUL_CFG_0, 0x3500);
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0, 0x6c28);
reg_write(NVDLA_SDP.D_PERF_WDMA_WRITE_STALL_0, 0x0);
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_LUT_LE_HIT_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0, 0xe6d2);
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BN_BASE_ADDR_LOW_0, 0xb786f7c0);
reg_write(NVDLA_SDP_RDMA.D_EW_BATCH_STRIDE_0, 0x59ce02c0);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x3b);
reg_write(NVDLA_SDP_RDMA.D_BS_SURFACE_STRIDE_0, 0x1c0140);
reg_write(NVDLA_SDP_RDMA.D_EW_LINE_STRIDE_0, 0x180);
reg_write(NVDLA_SDP_RDMA.D_SRC_SURFACE_STRIDE_0, 0xa3cb40);
reg_write(NVDLA_SDP_RDMA.D_BS_LINE_STRIDE_0, 0xe0);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_HEIGHT_0, 0x1fff);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x35);
reg_write(NVDLA_SDP_RDMA.D_EW_BASE_ADDR_HIGH_0, 0x1a);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_LOW_0, 0xd21bbfc0);
reg_write(NVDLA_SDP_RDMA.D_PERF_MRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BN_BASE_ADDR_HIGH_0, 0xdb);
reg_write(NVDLA_SDP_RDMA.D_PERF_ERDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_BATCH_STRIDE_0, 0x57555de0);
reg_write(NVDLA_SDP_RDMA.D_SRC_BASE_ADDR_LOW_0, 0x80000000);
reg_write(NVDLA_SDP_RDMA.D_SRC_LINE_STRIDE_0, 0x180);
reg_write(NVDLA_SDP_RDMA.D_PERF_NRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_EW_BASE_ADDR_LOW_0, 0xfe4646a0);
reg_write(NVDLA_SDP_RDMA.S_STATUS_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_SRC_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x1b);
reg_write(NVDLA_SDP_RDMA.D_STATUS_NAN_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_PERF_ENABLE_0, 0x2);
reg_write(NVDLA_SDP_RDMA.D_STATUS_INF_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BN_LINE_STRIDE_0, 0x100);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_WIDTH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_PERF_BRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_SRC_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_HIGH_0, 0x53);
reg_write(NVDLA_SDP_RDMA.D_BN_BATCH_STRIDE_0, 0xae15f1c0);
reg_write(NVDLA_SDP_RDMA.D_BN_SURFACE_STRIDE_0, 0x200100);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_CHANNEL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_EW_SURFACE_STRIDE_0, 0x3000e0);
reg_write(NVDLA_SDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_OP_ENABLE_0, 0x1);
intr_notify(SDP_0, sync_id_0);
check_crc(sync_id_0, 1, 0x90000000, 0x3c0180, 0x46fa65c1);
