
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.46

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: domain_reset_n[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: domain_reset_n[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ domain_reset_n[0]$_SDFFE_PN0P_/CK (DFF_X1)
     2    1.55    0.01    0.08    0.08 v domain_reset_n[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         domain_reset_n[0] (net)
                  0.01    0.00    0.08 v _391_/A (INV_X1)
     1    1.71    0.01    0.01    0.09 ^ _391_/ZN (INV_X1)
                                         _164_ (net)
                  0.01    0.00    0.09 ^ _392_/C2 (AOI221_X1)
     1    1.06    0.01    0.01    0.10 v _392_/ZN (AOI221_X1)
                                         _028_ (net)
                  0.01    0.00    0.10 v domain_reset_n[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ domain_reset_n[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: domain_enable[2] (input port clocked by core_clock)
Endpoint: target_status[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    5.14    0.00    0.00    0.20 v domain_enable[2] (in)
                                         domain_enable[2] (net)
                  0.00    0.00    0.20 v _256_/A (XOR2_X2)
     2    5.04    0.01    0.05    0.25 v _256_/Z (XOR2_X2)
                                         _055_ (net)
                  0.01    0.00    0.25 v _257_/A4 (OR4_X4)
     2    9.48    0.02    0.11    0.36 v _257_/ZN (OR4_X4)
                                         _056_ (net)
                  0.02    0.00    0.36 v _258_/A3 (NAND3_X4)
     4   12.35    0.02    0.03    0.39 ^ _258_/ZN (NAND3_X4)
                                         _057_ (net)
                  0.02    0.00    0.39 ^ _259_/A (BUF_X8)
    10   16.34    0.01    0.02    0.41 ^ _259_/Z (BUF_X8)
                                         _058_ (net)
                  0.01    0.00    0.41 ^ _418_/S (MUX2_X1)
     1    1.57    0.01    0.06    0.47 v _418_/Z (MUX2_X1)
                                         _183_ (net)
                  0.01    0.00    0.47 v _419_/A2 (AND2_X2)
     1    1.06    0.00    0.03    0.50 v _419_/ZN (AND2_X2)
                                         _036_ (net)
                  0.00    0.00    0.50 v target_status[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.50   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ target_status[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: domain_enable[2] (input port clocked by core_clock)
Endpoint: target_status[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    5.14    0.00    0.00    0.20 v domain_enable[2] (in)
                                         domain_enable[2] (net)
                  0.00    0.00    0.20 v _256_/A (XOR2_X2)
     2    5.04    0.01    0.05    0.25 v _256_/Z (XOR2_X2)
                                         _055_ (net)
                  0.01    0.00    0.25 v _257_/A4 (OR4_X4)
     2    9.48    0.02    0.11    0.36 v _257_/ZN (OR4_X4)
                                         _056_ (net)
                  0.02    0.00    0.36 v _258_/A3 (NAND3_X4)
     4   12.35    0.02    0.03    0.39 ^ _258_/ZN (NAND3_X4)
                                         _057_ (net)
                  0.02    0.00    0.39 ^ _259_/A (BUF_X8)
    10   16.34    0.01    0.02    0.41 ^ _259_/Z (BUF_X8)
                                         _058_ (net)
                  0.01    0.00    0.41 ^ _418_/S (MUX2_X1)
     1    1.57    0.01    0.06    0.47 v _418_/Z (MUX2_X1)
                                         _183_ (net)
                  0.01    0.00    0.47 v _419_/A2 (AND2_X2)
     1    1.06    0.00    0.03    0.50 v _419_/ZN (AND2_X2)
                                         _036_ (net)
                  0.00    0.00    0.50 v target_status[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.50   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ target_status[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.80e-04   5.76e-06   3.08e-06   2.89e-04  69.6%
Combinational          5.99e-05   6.15e-05   5.00e-06   1.26e-04  30.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.40e-04   6.73e-05   8.09e-06   4.16e-04 100.0%
                          81.9%      16.2%       1.9%
