# Reaction-Timer-FPGA-Implementation-Based-on-VHDL-
This project is a reaction time tester implemented using the VHDL hardware description language and deployed on an FPGA platform. It measures user reaction time and provides feedback through LEDs, a 7-segment display, a buzzer, and buttons.
