// Seed: 2777868097
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output logic id_1
);
  assign id_0 = id_2;
endmodule
