Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Feb 18 14:56:22 2023
| Host         : LAPTOP-VB0O9CT6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.024        0.000                      0                   85        0.175        0.000                      0                   85        4.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_100M  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M            5.024        0.000                      0                   85        0.175        0.000                      0                   85        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :            0  Failing Endpoints,  Worst Slack        5.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 u_keyboard/u_counter/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_keyboard/key_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M rise@10.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.854ns (19.006%)  route 3.639ns (80.994%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 15.066 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.707     5.363    u_keyboard/u_counter/clk_IBUF_BUFG
    SLICE_X86Y118        FDCE                                         r  u_keyboard/u_counter/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDCE (Prop_fdce_C_Q)         0.456     5.819 f  u_keyboard/u_counter/cnt_reg[23]/Q
                         net (fo=2, routed)           1.049     6.868    u_keyboard/u_counter/cnt_reg[23]
    SLICE_X87Y118        LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  u_keyboard/u_counter/col[3]_i_4/O
                         net (fo=1, routed)           0.810     7.802    u_keyboard/u_counter/col[3]_i_4_n_0
    SLICE_X87Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.926 r  u_keyboard/u_counter/col[3]_i_2/O
                         net (fo=30, routed)          1.075     9.001    u_keyboard/u_counter/cnt_end
    SLICE_X88Y114        LUT2 (Prop_lut2_I0_O)        0.150     9.151 r  u_keyboard/u_counter/key[7]_i_1/O
                         net (fo=4, routed)           0.706     9.857    u_keyboard/p_0_in[7]
    SLICE_X85Y115        FDCE                                         r  u_keyboard/key_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.591    15.066    u_keyboard/clk_IBUF_BUFG
    SLICE_X85Y115        FDCE                                         r  u_keyboard/key_reg[6]/C
                         clock pessimism              0.259    15.325    
                         clock uncertainty           -0.035    15.290    
    SLICE_X85Y115        FDCE (Setup_fdce_C_CE)      -0.409    14.881    u_keyboard/key_reg[6]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -9.857    
  -------------------------------------------------------------------
                         slack                                  5.024    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 u_keyboard/u_counter/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_keyboard/u_counter/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M rise@10.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 2.150ns (44.214%)  route 2.713ns (55.786%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.707     5.363    u_keyboard/u_counter/clk_IBUF_BUFG
    SLICE_X86Y118        FDCE                                         r  u_keyboard/u_counter/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDCE (Prop_fdce_C_Q)         0.456     5.819 r  u_keyboard/u_counter/cnt_reg[23]/Q
                         net (fo=2, routed)           1.049     6.868    u_keyboard/u_counter/cnt_reg[23]
    SLICE_X87Y118        LUT6 (Prop_lut6_I2_O)        0.124     6.992 f  u_keyboard/u_counter/col[3]_i_4/O
                         net (fo=1, routed)           0.810     7.802    u_keyboard/u_counter/col[3]_i_4_n_0
    SLICE_X87Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.926 f  u_keyboard/u_counter/col[3]_i_2/O
                         net (fo=30, routed)          0.855     8.780    u_keyboard/u_counter/cnt_end
    SLICE_X86Y113        LUT2 (Prop_lut2_I1_O)        0.124     8.904 r  u_keyboard/u_counter/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.904    u_keyboard/u_counter/cnt[0]_i_6_n_0
    SLICE_X86Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.436 r  u_keyboard/u_counter/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.436    u_keyboard/u_counter/cnt_reg[0]_i_1_n_0
    SLICE_X86Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  u_keyboard/u_counter/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    u_keyboard/u_counter/cnt_reg[4]_i_1_n_0
    SLICE_X86Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  u_keyboard/u_counter/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.664    u_keyboard/u_counter/cnt_reg[8]_i_1_n_0
    SLICE_X86Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  u_keyboard/u_counter/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.778    u_keyboard/u_counter/cnt_reg[12]_i_1_n_0
    SLICE_X86Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  u_keyboard/u_counter/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.892    u_keyboard/u_counter/cnt_reg[16]_i_1_n_0
    SLICE_X86Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.226 r  u_keyboard/u_counter/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.226    u_keyboard/u_counter/cnt_reg[20]_i_1_n_6
    SLICE_X86Y118        FDCE                                         r  u_keyboard/u_counter/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.589    15.064    u_keyboard/u_counter/clk_IBUF_BUFG
    SLICE_X86Y118        FDCE                                         r  u_keyboard/u_counter/cnt_reg[21]/C
                         clock pessimism              0.299    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X86Y118        FDCE (Setup_fdce_C_D)        0.062    15.390    u_keyboard/u_counter/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.390    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 u_keyboard/u_counter/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_keyboard/u_counter/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M rise@10.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 2.129ns (43.972%)  route 2.713ns (56.028%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.707     5.363    u_keyboard/u_counter/clk_IBUF_BUFG
    SLICE_X86Y118        FDCE                                         r  u_keyboard/u_counter/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDCE (Prop_fdce_C_Q)         0.456     5.819 r  u_keyboard/u_counter/cnt_reg[23]/Q
                         net (fo=2, routed)           1.049     6.868    u_keyboard/u_counter/cnt_reg[23]
    SLICE_X87Y118        LUT6 (Prop_lut6_I2_O)        0.124     6.992 f  u_keyboard/u_counter/col[3]_i_4/O
                         net (fo=1, routed)           0.810     7.802    u_keyboard/u_counter/col[3]_i_4_n_0
    SLICE_X87Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.926 f  u_keyboard/u_counter/col[3]_i_2/O
                         net (fo=30, routed)          0.855     8.780    u_keyboard/u_counter/cnt_end
    SLICE_X86Y113        LUT2 (Prop_lut2_I1_O)        0.124     8.904 r  u_keyboard/u_counter/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.904    u_keyboard/u_counter/cnt[0]_i_6_n_0
    SLICE_X86Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.436 r  u_keyboard/u_counter/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.436    u_keyboard/u_counter/cnt_reg[0]_i_1_n_0
    SLICE_X86Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  u_keyboard/u_counter/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    u_keyboard/u_counter/cnt_reg[4]_i_1_n_0
    SLICE_X86Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  u_keyboard/u_counter/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.664    u_keyboard/u_counter/cnt_reg[8]_i_1_n_0
    SLICE_X86Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  u_keyboard/u_counter/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.778    u_keyboard/u_counter/cnt_reg[12]_i_1_n_0
    SLICE_X86Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  u_keyboard/u_counter/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.892    u_keyboard/u_counter/cnt_reg[16]_i_1_n_0
    SLICE_X86Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.205 r  u_keyboard/u_counter/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.205    u_keyboard/u_counter/cnt_reg[20]_i_1_n_4
    SLICE_X86Y118        FDCE                                         r  u_keyboard/u_counter/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.589    15.064    u_keyboard/u_counter/clk_IBUF_BUFG
    SLICE_X86Y118        FDCE                                         r  u_keyboard/u_counter/cnt_reg[23]/C
                         clock pessimism              0.299    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X86Y118        FDCE (Setup_fdce_C_D)        0.062    15.390    u_keyboard/u_counter/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.390    
                         arrival time                         -10.205    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 u_keyboard/u_counter/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_keyboard/key_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M rise@10.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 0.854ns (19.852%)  route 3.448ns (80.148%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 15.065 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.707     5.363    u_keyboard/u_counter/clk_IBUF_BUFG
    SLICE_X86Y118        FDCE                                         r  u_keyboard/u_counter/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDCE (Prop_fdce_C_Q)         0.456     5.819 f  u_keyboard/u_counter/cnt_reg[23]/Q
                         net (fo=2, routed)           1.049     6.868    u_keyboard/u_counter/cnt_reg[23]
    SLICE_X87Y118        LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  u_keyboard/u_counter/col[3]_i_4/O
                         net (fo=1, routed)           0.810     7.802    u_keyboard/u_counter/col[3]_i_4_n_0
    SLICE_X87Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.926 r  u_keyboard/u_counter/col[3]_i_2/O
                         net (fo=30, routed)          1.075     9.001    u_keyboard/u_counter/cnt_end
    SLICE_X88Y114        LUT2 (Prop_lut2_I0_O)        0.150     9.151 r  u_keyboard/u_counter/key[7]_i_1/O
                         net (fo=4, routed)           0.515     9.665    u_keyboard/p_0_in[7]
    SLICE_X84Y116        FDCE                                         r  u_keyboard/key_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.590    15.065    u_keyboard/clk_IBUF_BUFG
    SLICE_X84Y116        FDCE                                         r  u_keyboard/key_reg[4]/C
                         clock pessimism              0.259    15.324    
                         clock uncertainty           -0.035    15.289    
    SLICE_X84Y116        FDCE (Setup_fdce_C_CE)      -0.373    14.916    u_keyboard/key_reg[4]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 u_keyboard/u_counter/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_keyboard/u_counter/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M rise@10.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 2.036ns (42.875%)  route 2.713ns (57.125%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 15.066 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.707     5.363    u_keyboard/u_counter/clk_IBUF_BUFG
    SLICE_X86Y118        FDCE                                         r  u_keyboard/u_counter/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDCE (Prop_fdce_C_Q)         0.456     5.819 r  u_keyboard/u_counter/cnt_reg[23]/Q
                         net (fo=2, routed)           1.049     6.868    u_keyboard/u_counter/cnt_reg[23]
    SLICE_X87Y118        LUT6 (Prop_lut6_I2_O)        0.124     6.992 f  u_keyboard/u_counter/col[3]_i_4/O
                         net (fo=1, routed)           0.810     7.802    u_keyboard/u_counter/col[3]_i_4_n_0
    SLICE_X87Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.926 f  u_keyboard/u_counter/col[3]_i_2/O
                         net (fo=30, routed)          0.855     8.780    u_keyboard/u_counter/cnt_end
    SLICE_X86Y113        LUT2 (Prop_lut2_I1_O)        0.124     8.904 r  u_keyboard/u_counter/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.904    u_keyboard/u_counter/cnt[0]_i_6_n_0
    SLICE_X86Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.436 r  u_keyboard/u_counter/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.436    u_keyboard/u_counter/cnt_reg[0]_i_1_n_0
    SLICE_X86Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  u_keyboard/u_counter/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    u_keyboard/u_counter/cnt_reg[4]_i_1_n_0
    SLICE_X86Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  u_keyboard/u_counter/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.664    u_keyboard/u_counter/cnt_reg[8]_i_1_n_0
    SLICE_X86Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  u_keyboard/u_counter/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.778    u_keyboard/u_counter/cnt_reg[12]_i_1_n_0
    SLICE_X86Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.112 r  u_keyboard/u_counter/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.112    u_keyboard/u_counter/cnt_reg[16]_i_1_n_6
    SLICE_X86Y117        FDCE                                         r  u_keyboard/u_counter/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.591    15.066    u_keyboard/u_counter/clk_IBUF_BUFG
    SLICE_X86Y117        FDCE                                         r  u_keyboard/u_counter/cnt_reg[17]/C
                         clock pessimism              0.275    15.341    
                         clock uncertainty           -0.035    15.306    
    SLICE_X86Y117        FDCE (Setup_fdce_C_D)        0.062    15.368    u_keyboard/u_counter/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -10.112    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.259ns  (required time - arrival time)
  Source:                 u_keyboard/u_counter/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_keyboard/u_counter/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M rise@10.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 2.055ns (43.103%)  route 2.713ns (56.897%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.707     5.363    u_keyboard/u_counter/clk_IBUF_BUFG
    SLICE_X86Y118        FDCE                                         r  u_keyboard/u_counter/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDCE (Prop_fdce_C_Q)         0.456     5.819 r  u_keyboard/u_counter/cnt_reg[23]/Q
                         net (fo=2, routed)           1.049     6.868    u_keyboard/u_counter/cnt_reg[23]
    SLICE_X87Y118        LUT6 (Prop_lut6_I2_O)        0.124     6.992 f  u_keyboard/u_counter/col[3]_i_4/O
                         net (fo=1, routed)           0.810     7.802    u_keyboard/u_counter/col[3]_i_4_n_0
    SLICE_X87Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.926 f  u_keyboard/u_counter/col[3]_i_2/O
                         net (fo=30, routed)          0.855     8.780    u_keyboard/u_counter/cnt_end
    SLICE_X86Y113        LUT2 (Prop_lut2_I1_O)        0.124     8.904 r  u_keyboard/u_counter/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.904    u_keyboard/u_counter/cnt[0]_i_6_n_0
    SLICE_X86Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.436 r  u_keyboard/u_counter/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.436    u_keyboard/u_counter/cnt_reg[0]_i_1_n_0
    SLICE_X86Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  u_keyboard/u_counter/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    u_keyboard/u_counter/cnt_reg[4]_i_1_n_0
    SLICE_X86Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  u_keyboard/u_counter/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.664    u_keyboard/u_counter/cnt_reg[8]_i_1_n_0
    SLICE_X86Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  u_keyboard/u_counter/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.778    u_keyboard/u_counter/cnt_reg[12]_i_1_n_0
    SLICE_X86Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  u_keyboard/u_counter/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.892    u_keyboard/u_counter/cnt_reg[16]_i_1_n_0
    SLICE_X86Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.131 r  u_keyboard/u_counter/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.131    u_keyboard/u_counter/cnt_reg[20]_i_1_n_5
    SLICE_X86Y118        FDCE                                         r  u_keyboard/u_counter/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.589    15.064    u_keyboard/u_counter/clk_IBUF_BUFG
    SLICE_X86Y118        FDCE                                         r  u_keyboard/u_counter/cnt_reg[22]/C
                         clock pessimism              0.299    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X86Y118        FDCE (Setup_fdce_C_D)        0.062    15.390    u_keyboard/u_counter/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.390    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  5.259    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 u_keyboard/u_counter/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_keyboard/u_counter/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M rise@10.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 2.039ns (42.911%)  route 2.713ns (57.089%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.707     5.363    u_keyboard/u_counter/clk_IBUF_BUFG
    SLICE_X86Y118        FDCE                                         r  u_keyboard/u_counter/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDCE (Prop_fdce_C_Q)         0.456     5.819 r  u_keyboard/u_counter/cnt_reg[23]/Q
                         net (fo=2, routed)           1.049     6.868    u_keyboard/u_counter/cnt_reg[23]
    SLICE_X87Y118        LUT6 (Prop_lut6_I2_O)        0.124     6.992 f  u_keyboard/u_counter/col[3]_i_4/O
                         net (fo=1, routed)           0.810     7.802    u_keyboard/u_counter/col[3]_i_4_n_0
    SLICE_X87Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.926 f  u_keyboard/u_counter/col[3]_i_2/O
                         net (fo=30, routed)          0.855     8.780    u_keyboard/u_counter/cnt_end
    SLICE_X86Y113        LUT2 (Prop_lut2_I1_O)        0.124     8.904 r  u_keyboard/u_counter/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.904    u_keyboard/u_counter/cnt[0]_i_6_n_0
    SLICE_X86Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.436 r  u_keyboard/u_counter/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.436    u_keyboard/u_counter/cnt_reg[0]_i_1_n_0
    SLICE_X86Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  u_keyboard/u_counter/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    u_keyboard/u_counter/cnt_reg[4]_i_1_n_0
    SLICE_X86Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  u_keyboard/u_counter/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.664    u_keyboard/u_counter/cnt_reg[8]_i_1_n_0
    SLICE_X86Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  u_keyboard/u_counter/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.778    u_keyboard/u_counter/cnt_reg[12]_i_1_n_0
    SLICE_X86Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  u_keyboard/u_counter/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.892    u_keyboard/u_counter/cnt_reg[16]_i_1_n_0
    SLICE_X86Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.115 r  u_keyboard/u_counter/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.115    u_keyboard/u_counter/cnt_reg[20]_i_1_n_7
    SLICE_X86Y118        FDCE                                         r  u_keyboard/u_counter/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.589    15.064    u_keyboard/u_counter/clk_IBUF_BUFG
    SLICE_X86Y118        FDCE                                         r  u_keyboard/u_counter/cnt_reg[20]/C
                         clock pessimism              0.299    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X86Y118        FDCE (Setup_fdce_C_D)        0.062    15.390    u_keyboard/u_counter/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.390    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 u_keyboard/u_counter/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_keyboard/u_counter/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M rise@10.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 2.015ns (42.621%)  route 2.713ns (57.379%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 15.066 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.707     5.363    u_keyboard/u_counter/clk_IBUF_BUFG
    SLICE_X86Y118        FDCE                                         r  u_keyboard/u_counter/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDCE (Prop_fdce_C_Q)         0.456     5.819 r  u_keyboard/u_counter/cnt_reg[23]/Q
                         net (fo=2, routed)           1.049     6.868    u_keyboard/u_counter/cnt_reg[23]
    SLICE_X87Y118        LUT6 (Prop_lut6_I2_O)        0.124     6.992 f  u_keyboard/u_counter/col[3]_i_4/O
                         net (fo=1, routed)           0.810     7.802    u_keyboard/u_counter/col[3]_i_4_n_0
    SLICE_X87Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.926 f  u_keyboard/u_counter/col[3]_i_2/O
                         net (fo=30, routed)          0.855     8.780    u_keyboard/u_counter/cnt_end
    SLICE_X86Y113        LUT2 (Prop_lut2_I1_O)        0.124     8.904 r  u_keyboard/u_counter/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.904    u_keyboard/u_counter/cnt[0]_i_6_n_0
    SLICE_X86Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.436 r  u_keyboard/u_counter/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.436    u_keyboard/u_counter/cnt_reg[0]_i_1_n_0
    SLICE_X86Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  u_keyboard/u_counter/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    u_keyboard/u_counter/cnt_reg[4]_i_1_n_0
    SLICE_X86Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  u_keyboard/u_counter/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.664    u_keyboard/u_counter/cnt_reg[8]_i_1_n_0
    SLICE_X86Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  u_keyboard/u_counter/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.778    u_keyboard/u_counter/cnt_reg[12]_i_1_n_0
    SLICE_X86Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.091 r  u_keyboard/u_counter/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.091    u_keyboard/u_counter/cnt_reg[16]_i_1_n_4
    SLICE_X86Y117        FDCE                                         r  u_keyboard/u_counter/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.591    15.066    u_keyboard/u_counter/clk_IBUF_BUFG
    SLICE_X86Y117        FDCE                                         r  u_keyboard/u_counter/cnt_reg[19]/C
                         clock pessimism              0.275    15.341    
                         clock uncertainty           -0.035    15.306    
    SLICE_X86Y117        FDCE (Setup_fdce_C_D)        0.062    15.368    u_keyboard/u_counter/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 u_keyboard/u_counter/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_keyboard/u_counter/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M rise@10.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 1.941ns (41.709%)  route 2.713ns (58.291%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 15.066 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.707     5.363    u_keyboard/u_counter/clk_IBUF_BUFG
    SLICE_X86Y118        FDCE                                         r  u_keyboard/u_counter/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDCE (Prop_fdce_C_Q)         0.456     5.819 r  u_keyboard/u_counter/cnt_reg[23]/Q
                         net (fo=2, routed)           1.049     6.868    u_keyboard/u_counter/cnt_reg[23]
    SLICE_X87Y118        LUT6 (Prop_lut6_I2_O)        0.124     6.992 f  u_keyboard/u_counter/col[3]_i_4/O
                         net (fo=1, routed)           0.810     7.802    u_keyboard/u_counter/col[3]_i_4_n_0
    SLICE_X87Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.926 f  u_keyboard/u_counter/col[3]_i_2/O
                         net (fo=30, routed)          0.855     8.780    u_keyboard/u_counter/cnt_end
    SLICE_X86Y113        LUT2 (Prop_lut2_I1_O)        0.124     8.904 r  u_keyboard/u_counter/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.904    u_keyboard/u_counter/cnt[0]_i_6_n_0
    SLICE_X86Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.436 r  u_keyboard/u_counter/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.436    u_keyboard/u_counter/cnt_reg[0]_i_1_n_0
    SLICE_X86Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  u_keyboard/u_counter/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    u_keyboard/u_counter/cnt_reg[4]_i_1_n_0
    SLICE_X86Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  u_keyboard/u_counter/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.664    u_keyboard/u_counter/cnt_reg[8]_i_1_n_0
    SLICE_X86Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  u_keyboard/u_counter/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.778    u_keyboard/u_counter/cnt_reg[12]_i_1_n_0
    SLICE_X86Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.017 r  u_keyboard/u_counter/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.017    u_keyboard/u_counter/cnt_reg[16]_i_1_n_5
    SLICE_X86Y117        FDCE                                         r  u_keyboard/u_counter/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.591    15.066    u_keyboard/u_counter/clk_IBUF_BUFG
    SLICE_X86Y117        FDCE                                         r  u_keyboard/u_counter/cnt_reg[18]/C
                         clock pessimism              0.275    15.341    
                         clock uncertainty           -0.035    15.306    
    SLICE_X86Y117        FDCE (Setup_fdce_C_D)        0.062    15.368    u_keyboard/u_counter/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 u_keyboard/u_counter/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_keyboard/u_counter/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M rise@10.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.925ns (41.508%)  route 2.713ns (58.492%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 15.066 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.707     5.363    u_keyboard/u_counter/clk_IBUF_BUFG
    SLICE_X86Y118        FDCE                                         r  u_keyboard/u_counter/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDCE (Prop_fdce_C_Q)         0.456     5.819 r  u_keyboard/u_counter/cnt_reg[23]/Q
                         net (fo=2, routed)           1.049     6.868    u_keyboard/u_counter/cnt_reg[23]
    SLICE_X87Y118        LUT6 (Prop_lut6_I2_O)        0.124     6.992 f  u_keyboard/u_counter/col[3]_i_4/O
                         net (fo=1, routed)           0.810     7.802    u_keyboard/u_counter/col[3]_i_4_n_0
    SLICE_X87Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.926 f  u_keyboard/u_counter/col[3]_i_2/O
                         net (fo=30, routed)          0.855     8.780    u_keyboard/u_counter/cnt_end
    SLICE_X86Y113        LUT2 (Prop_lut2_I1_O)        0.124     8.904 r  u_keyboard/u_counter/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.904    u_keyboard/u_counter/cnt[0]_i_6_n_0
    SLICE_X86Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.436 r  u_keyboard/u_counter/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.436    u_keyboard/u_counter/cnt_reg[0]_i_1_n_0
    SLICE_X86Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  u_keyboard/u_counter/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    u_keyboard/u_counter/cnt_reg[4]_i_1_n_0
    SLICE_X86Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  u_keyboard/u_counter/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.664    u_keyboard/u_counter/cnt_reg[8]_i_1_n_0
    SLICE_X86Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  u_keyboard/u_counter/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.778    u_keyboard/u_counter/cnt_reg[12]_i_1_n_0
    SLICE_X86Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.001 r  u_keyboard/u_counter/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.001    u_keyboard/u_counter/cnt_reg[16]_i_1_n_7
    SLICE_X86Y117        FDCE                                         r  u_keyboard/u_counter/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.591    15.066    u_keyboard/u_counter/clk_IBUF_BUFG
    SLICE_X86Y117        FDCE                                         r  u_keyboard/u_counter/cnt_reg[16]/C
                         clock pessimism              0.275    15.341    
                         clock uncertainty           -0.035    15.306    
    SLICE_X86Y117        FDCE (Setup_fdce_C_D)        0.062    15.368    u_keyboard/u_counter/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  5.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_keyboard/key_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_keyboard/keyboard_led_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M rise@0.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.219%)  route 0.140ns (49.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.599     1.577    u_keyboard/clk_IBUF_BUFG
    SLICE_X87Y114        FDCE                                         r  u_keyboard/key_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y114        FDCE (Prop_fdce_C_Q)         0.141     1.718 r  u_keyboard/key_reg[11]/Q
                         net (fo=6, routed)           0.140     1.858    u_keyboard/key[11]
    SLICE_X85Y114        FDCE                                         r  u_keyboard/keyboard_led_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.868     2.093    u_keyboard/clk_IBUF_BUFG
    SLICE_X85Y114        FDCE                                         r  u_keyboard/keyboard_led_reg[11]/C
                         clock pessimism             -0.480     1.613    
    SLICE_X85Y114        FDCE (Hold_fdce_C_D)         0.070     1.683    u_keyboard/keyboard_led_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_keyboard/key_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_keyboard/keyboard_led_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M rise@0.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.567%)  route 0.127ns (47.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.596     1.574    u_keyboard/clk_IBUF_BUFG
    SLICE_X87Y118        FDCE                                         r  u_keyboard/key_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDCE (Prop_fdce_C_Q)         0.141     1.715 r  u_keyboard/key_reg[3]/Q
                         net (fo=4, routed)           0.127     1.842    u_keyboard/key[3]
    SLICE_X84Y119        FDCE                                         r  u_keyboard/keyboard_led_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.863     2.088    u_keyboard/clk_IBUF_BUFG
    SLICE_X84Y119        FDCE                                         r  u_keyboard/keyboard_led_reg[3]_lopt_replica/C
                         clock pessimism             -0.480     1.608    
    SLICE_X84Y119        FDCE (Hold_fdce_C_D)         0.059     1.667    u_keyboard/keyboard_led_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_keyboard/key_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_keyboard/keyboard_led_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M rise@0.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.489%)  route 0.138ns (49.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.598     1.576    u_keyboard/clk_IBUF_BUFG
    SLICE_X87Y116        FDCE                                         r  u_keyboard/key_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y116        FDCE (Prop_fdce_C_Q)         0.141     1.717 r  u_keyboard/key_reg[2]/Q
                         net (fo=5, routed)           0.138     1.855    u_keyboard/key[2]
    SLICE_X85Y117        FDCE                                         r  u_keyboard/keyboard_led_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.865     2.090    u_keyboard/clk_IBUF_BUFG
    SLICE_X85Y117        FDCE                                         r  u_keyboard/keyboard_led_reg[2]_lopt_replica/C
                         clock pessimism             -0.480     1.610    
    SLICE_X85Y117        FDCE (Hold_fdce_C_D)         0.070     1.680    u_keyboard/keyboard_led_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_keyboard/keyboard_led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_keyboard/keyboard_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M rise@0.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.802%)  route 0.130ns (41.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.597     1.575    u_keyboard/clk_IBUF_BUFG
    SLICE_X85Y116        FDCE                                         r  u_keyboard/keyboard_led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDCE (Prop_fdce_C_Q)         0.141     1.716 f  u_keyboard/keyboard_led_reg[7]/Q
                         net (fo=3, routed)           0.130     1.846    u_keyboard/keyboard_led_reg[15]_0[7]
    SLICE_X84Y115        LUT6 (Prop_lut6_I4_O)        0.045     1.891 r  u_keyboard/keyboard_en_i_1/O
                         net (fo=1, routed)           0.000     1.891    u_keyboard/keyboard_en_i_1_n_0
    SLICE_X84Y115        FDCE                                         r  u_keyboard/keyboard_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.867     2.092    u_keyboard/clk_IBUF_BUFG
    SLICE_X84Y115        FDCE                                         r  u_keyboard/keyboard_en_reg/C
                         clock pessimism             -0.502     1.590    
    SLICE_X84Y115        FDCE (Hold_fdce_C_D)         0.120     1.710    u_keyboard/keyboard_en_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_keyboard/key_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_keyboard/keyboard_led_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M rise@0.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.104%)  route 0.128ns (43.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.599     1.577    u_keyboard/clk_IBUF_BUFG
    SLICE_X88Y114        FDCE                                         r  u_keyboard/key_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDCE (Prop_fdce_C_Q)         0.164     1.741 r  u_keyboard/key_reg[15]/Q
                         net (fo=4, routed)           0.128     1.869    u_keyboard/key[15]
    SLICE_X85Y114        FDCE                                         r  u_keyboard/keyboard_led_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.868     2.093    u_keyboard/clk_IBUF_BUFG
    SLICE_X85Y114        FDCE                                         r  u_keyboard/keyboard_led_reg[15]/C
                         clock pessimism             -0.480     1.613    
    SLICE_X85Y114        FDCE (Hold_fdce_C_D)         0.072     1.685    u_keyboard/keyboard_led_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_keyboard/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_keyboard/keyboard_led_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M rise@0.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.030%)  route 0.130ns (47.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.596     1.574    u_keyboard/clk_IBUF_BUFG
    SLICE_X87Y118        FDCE                                         r  u_keyboard/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDCE (Prop_fdce_C_Q)         0.141     1.715 r  u_keyboard/key_reg[0]/Q
                         net (fo=4, routed)           0.130     1.845    u_keyboard/key[0]
    SLICE_X86Y119        FDCE                                         r  u_keyboard/keyboard_led_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.864     2.089    u_keyboard/clk_IBUF_BUFG
    SLICE_X86Y119        FDCE                                         r  u_keyboard/keyboard_led_reg[0]_lopt_replica/C
                         clock pessimism             -0.502     1.587    
    SLICE_X86Y119        FDCE (Hold_fdce_C_D)         0.070     1.657    u_keyboard/keyboard_led_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_keyboard/key_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_keyboard/keyboard_led_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M rise@0.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.850%)  route 0.119ns (42.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.599     1.577    u_keyboard/clk_IBUF_BUFG
    SLICE_X88Y114        FDCE                                         r  u_keyboard/key_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDCE (Prop_fdce_C_Q)         0.164     1.741 r  u_keyboard/key_reg[13]/Q
                         net (fo=5, routed)           0.119     1.860    u_keyboard/key[13]
    SLICE_X86Y115        FDCE                                         r  u_keyboard/keyboard_led_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.868     2.093    u_keyboard/clk_IBUF_BUFG
    SLICE_X86Y115        FDCE                                         r  u_keyboard/keyboard_led_reg[13]/C
                         clock pessimism             -0.502     1.591    
    SLICE_X86Y115        FDCE (Hold_fdce_C_D)         0.071     1.662    u_keyboard/keyboard_led_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_keyboard/col_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_keyboard/col_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M rise@0.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.599     1.577    u_keyboard/clk_IBUF_BUFG
    SLICE_X88Y113        FDPE                                         r  u_keyboard/col_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDPE (Prop_fdpe_C_Q)         0.148     1.725 r  u_keyboard/col_reg[3]/Q
                         net (fo=4, routed)           0.075     1.800    u_keyboard/Q[3]
    SLICE_X88Y113        LUT4 (Prop_lut4_I3_O)        0.098     1.898 r  u_keyboard/col[0]_i_1/O
                         net (fo=1, routed)           0.000     1.898    u_keyboard/col[0]_i_1_n_0
    SLICE_X88Y113        FDPE                                         r  u_keyboard/col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.869     2.094    u_keyboard/clk_IBUF_BUFG
    SLICE_X88Y113        FDPE                                         r  u_keyboard/col_reg[0]/C
                         clock pessimism             -0.517     1.577    
    SLICE_X88Y113        FDPE (Hold_fdpe_C_D)         0.120     1.697    u_keyboard/col_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_keyboard/key_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_keyboard/keyboard_led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M rise@0.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.269%)  route 0.145ns (50.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.598     1.576    u_keyboard/clk_IBUF_BUFG
    SLICE_X87Y116        FDCE                                         r  u_keyboard/key_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y116        FDCE (Prop_fdce_C_Q)         0.141     1.717 r  u_keyboard/key_reg[2]/Q
                         net (fo=5, routed)           0.145     1.862    u_keyboard/key[2]
    SLICE_X87Y117        FDCE                                         r  u_keyboard/keyboard_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.866     2.091    u_keyboard/clk_IBUF_BUFG
    SLICE_X87Y117        FDCE                                         r  u_keyboard/keyboard_led_reg[2]/C
                         clock pessimism             -0.502     1.589    
    SLICE_X87Y117        FDCE (Hold_fdce_C_D)         0.070     1.659    u_keyboard/keyboard_led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 u_keyboard/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_keyboard/keyboard_led_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M rise@0.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.372%)  route 0.157ns (52.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.599     1.577    u_keyboard/clk_IBUF_BUFG
    SLICE_X87Y114        FDCE                                         r  u_keyboard/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y114        FDCE (Prop_fdce_C_Q)         0.141     1.718 r  u_keyboard/key_reg[8]/Q
                         net (fo=5, routed)           0.157     1.875    u_keyboard/key[8]
    SLICE_X86Y115        FDCE                                         r  u_keyboard/keyboard_led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.868     2.093    u_keyboard/clk_IBUF_BUFG
    SLICE_X86Y115        FDCE                                         r  u_keyboard/keyboard_led_reg[8]/C
                         clock pessimism             -0.502     1.591    
    SLICE_X86Y115        FDCE (Hold_fdce_C_D)         0.076     1.667    u_keyboard/keyboard_led_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X88Y113  u_keyboard/col_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X89Y114  u_keyboard/col_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X89Y114  u_keyboard/col_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X88Y113  u_keyboard/col_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y118  u_keyboard/key_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y114  u_keyboard/key_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y114  u_keyboard/key_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y114  u_keyboard/key_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y114  u_keyboard/key_reg[13]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X88Y113  u_keyboard/col_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X89Y114  u_keyboard/col_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X89Y114  u_keyboard/col_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X88Y113  u_keyboard/col_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y114  u_keyboard/key_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y114  u_keyboard/key_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y114  u_keyboard/key_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y114  u_keyboard/key_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y114  u_keyboard/key_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y114  u_keyboard/key_reg[15]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X88Y113  u_keyboard/col_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X89Y114  u_keyboard/col_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X89Y114  u_keyboard/col_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X88Y113  u_keyboard/col_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y114  u_keyboard/key_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y114  u_keyboard/key_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y114  u_keyboard/key_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y114  u_keyboard/key_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y114  u_keyboard/key_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y114  u_keyboard/key_reg[15]/C



