
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.16 source latency b_wr_ptr[0]$_SDFFE_PN0P_/CK ^
  -0.15 target latency b_to_a_mem[10][4]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: b_to_a_mem[8][4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_to_a_mem[8][4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   43.76    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   18.53    0.02    0.04    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.05 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    11   30.65    0.03    0.06    0.11 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.03    0.00    0.11 ^ clkbuf_leaf_24_clk/A (CLKBUF_X3)
     8   10.12    0.01    0.04    0.15 ^ clkbuf_leaf_24_clk/Z (CLKBUF_X3)
                                         clknet_leaf_24_clk (net)
                  0.01    0.00    0.15 ^ b_to_a_mem[8][4]$_DFFE_PP_/CK (DFF_X1)
     2    2.17    0.01    0.09    0.24 ^ b_to_a_mem[8][4]$_DFFE_PP_/Q (DFF_X1)
                                         b_to_a_mem[8][4] (net)
                  0.01    0.00    0.24 ^ _1677_/B (MUX2_X1)
     1    1.32    0.01    0.03    0.28 ^ _1677_/Z (MUX2_X1)
                                         _0283_ (net)
                  0.01    0.00    0.28 ^ b_to_a_mem[8][4]$_DFFE_PP_/D (DFF_X1)
                                  0.28   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   43.76    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   18.53    0.02    0.04    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.05 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    11   30.65    0.03    0.06    0.11 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.03    0.00    0.11 ^ clkbuf_leaf_24_clk/A (CLKBUF_X3)
     8   10.12    0.01    0.04    0.15 ^ clkbuf_leaf_24_clk/Z (CLKBUF_X3)
                                         clknet_leaf_24_clk (net)
                  0.01    0.00    0.15 ^ b_to_a_mem[8][4]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.15   clock reconvergence pessimism
                          0.01    0.16   library hold time
                                  0.16   data required time
-----------------------------------------------------------------------------
                                  0.16   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: b_rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_empty (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   43.76    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   18.53    0.02    0.04    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.05 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    11   30.24    0.03    0.06    0.11 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.03    0.00    0.11 ^ clkbuf_leaf_6_clk/A (CLKBUF_X3)
     7   11.42    0.01    0.04    0.15 ^ clkbuf_leaf_6_clk/Z (CLKBUF_X3)
                                         clknet_leaf_6_clk (net)
                  0.01    0.00    0.15 ^ b_rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     3    9.34    0.02    0.12    0.28 ^ b_rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         b_rd_ptr[0] (net)
                  0.02    0.00    0.28 ^ _2218_/B (HA_X1)
     1    1.95    0.01    0.03    0.31 ^ _2218_/CO (HA_X1)
                                         _1253_ (net)
                  0.01    0.00    0.31 ^ _1259_/A (INV_X1)
     2    6.79    0.01    0.01    0.32 v _1259_/ZN (INV_X1)
                                         _1214_ (net)
                  0.01    0.00    0.32 v _2200_/B (FA_X1)
     2    6.95    0.02    0.09    0.41 v _2200_/CO (FA_X1)
                                         _1215_ (net)
                  0.02    0.00    0.41 v _1271_/A (XNOR2_X2)
     3    9.54    0.03    0.05    0.46 ^ _1271_/ZN (XNOR2_X2)
                                         _0797_ (net)
                  0.03    0.00    0.46 ^ _1272_/A (INV_X4)
     5   11.12    0.01    0.01    0.47 v _1272_/ZN (INV_X4)
                                         net15 (net)
                  0.01    0.00    0.47 v _1294_/A4 (OR4_X1)
     1    1.23    0.02    0.11    0.59 v _1294_/ZN (OR4_X1)
                                         _0814_ (net)
                  0.02    0.00    0.59 v _1295_/B (MUX2_X1)
     1    6.07    0.01    0.07    0.66 v _1295_/Z (MUX2_X1)
                                         _0815_ (net)
                  0.01    0.00    0.66 v _1296_/A (BUF_X8)
    10   56.03    0.01    0.03    0.69 v _1296_/Z (BUF_X8)
                                         _0816_ (net)
                  0.01    0.01    0.70 v _1297_/A (BUF_X8)
    10   59.72    0.01    0.03    0.73 v _1297_/Z (BUF_X8)
                                         _0817_ (net)
                  0.02    0.02    0.75 v _1310_/A2 (NOR2_X1)
     1    1.13    0.02    0.03    0.78 ^ _1310_/ZN (NOR2_X1)
                                         net20 (net)
                  0.02    0.00    0.78 ^ output20/A (BUF_X1)
     1    0.21    0.00    0.02    0.80 ^ output20/Z (BUF_X1)
                                         b_empty (net)
                  0.00    0.00    0.80 ^ b_empty (out)
                                  0.80   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: b_rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_empty (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   43.76    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   18.53    0.02    0.04    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.05 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    11   30.24    0.03    0.06    0.11 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.03    0.00    0.11 ^ clkbuf_leaf_6_clk/A (CLKBUF_X3)
     7   11.42    0.01    0.04    0.15 ^ clkbuf_leaf_6_clk/Z (CLKBUF_X3)
                                         clknet_leaf_6_clk (net)
                  0.01    0.00    0.15 ^ b_rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     3    9.34    0.02    0.12    0.28 ^ b_rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         b_rd_ptr[0] (net)
                  0.02    0.00    0.28 ^ _2218_/B (HA_X1)
     1    1.95    0.01    0.03    0.31 ^ _2218_/CO (HA_X1)
                                         _1253_ (net)
                  0.01    0.00    0.31 ^ _1259_/A (INV_X1)
     2    6.79    0.01    0.01    0.32 v _1259_/ZN (INV_X1)
                                         _1214_ (net)
                  0.01    0.00    0.32 v _2200_/B (FA_X1)
     2    6.95    0.02    0.09    0.41 v _2200_/CO (FA_X1)
                                         _1215_ (net)
                  0.02    0.00    0.41 v _1271_/A (XNOR2_X2)
     3    9.54    0.03    0.05    0.46 ^ _1271_/ZN (XNOR2_X2)
                                         _0797_ (net)
                  0.03    0.00    0.46 ^ _1272_/A (INV_X4)
     5   11.12    0.01    0.01    0.47 v _1272_/ZN (INV_X4)
                                         net15 (net)
                  0.01    0.00    0.47 v _1294_/A4 (OR4_X1)
     1    1.23    0.02    0.11    0.59 v _1294_/ZN (OR4_X1)
                                         _0814_ (net)
                  0.02    0.00    0.59 v _1295_/B (MUX2_X1)
     1    6.07    0.01    0.07    0.66 v _1295_/Z (MUX2_X1)
                                         _0815_ (net)
                  0.01    0.00    0.66 v _1296_/A (BUF_X8)
    10   56.03    0.01    0.03    0.69 v _1296_/Z (BUF_X8)
                                         _0816_ (net)
                  0.01    0.01    0.70 v _1297_/A (BUF_X8)
    10   59.72    0.01    0.03    0.73 v _1297_/Z (BUF_X8)
                                         _0817_ (net)
                  0.02    0.02    0.75 v _1310_/A2 (NOR2_X1)
     1    1.13    0.02    0.03    0.78 ^ _1310_/ZN (NOR2_X1)
                                         net20 (net)
                  0.02    0.00    0.78 ^ output20/A (BUF_X1)
     1    0.21    0.00    0.02    0.80 ^ output20/Z (BUF_X1)
                                         b_empty (net)
                  0.00    0.00    0.80 ^ b_empty (out)
                                  0.80   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.10057850182056427

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5066

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
5.801474094390869

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.5053

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: a_rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_to_a_mem[4][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.11 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.04    0.15 ^ clkbuf_leaf_39_clk/Z (CLKBUF_X3)
   0.00    0.15 ^ a_rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.13    0.28 ^ a_rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.03    0.31 ^ _2219_/CO (HA_X1)
   0.01    0.33 v _1278_/ZN (INV_X1)
   0.08    0.41 v _2201_/CO (FA_X1)
   0.05    0.46 ^ _1274_/ZN (XNOR2_X2)
   0.01    0.47 v _1275_/ZN (INV_X4)
   0.11    0.59 v _1304_/ZN (OR4_X1)
   0.07    0.66 v _1305_/Z (MUX2_X1)
   0.04    0.69 v _1306_/Z (BUF_X8)
   0.06    0.75 ^ _1632_/ZN (OAI21_X4)
   0.07    0.82 v _1634_/Z (MUX2_X1)
   0.00    0.82 v b_to_a_mem[4][1]$_DFFE_PP_/D (DFF_X1)
           0.82   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    1.11 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.04    1.15 ^ clkbuf_leaf_29_clk/Z (CLKBUF_X3)
   0.00    1.15 ^ b_to_a_mem[4][1]$_DFFE_PP_/CK (DFF_X1)
   0.00    1.15   clock reconvergence pessimism
  -0.04    1.12   library setup time
           1.12   data required time
---------------------------------------------------------
           1.12   data required time
          -0.82   data arrival time
---------------------------------------------------------
           0.30   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: b_to_a_mem[8][4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_to_a_mem[8][4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.11 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.04    0.15 ^ clkbuf_leaf_24_clk/Z (CLKBUF_X3)
   0.00    0.15 ^ b_to_a_mem[8][4]$_DFFE_PP_/CK (DFF_X1)
   0.09    0.24 ^ b_to_a_mem[8][4]$_DFFE_PP_/Q (DFF_X1)
   0.03    0.28 ^ _1677_/Z (MUX2_X1)
   0.00    0.28 ^ b_to_a_mem[8][4]$_DFFE_PP_/D (DFF_X1)
           0.28   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.11 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.04    0.15 ^ clkbuf_leaf_24_clk/Z (CLKBUF_X3)
   0.00    0.15 ^ b_to_a_mem[8][4]$_DFFE_PP_/CK (DFF_X1)
   0.00    0.15   clock reconvergence pessimism
   0.01    0.16   library hold time
           0.16   data required time
---------------------------------------------------------
           0.16   data required time
          -0.28   data arrival time
---------------------------------------------------------
           0.12   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.1513

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.1525

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.7990

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.0010

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.125156

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.97e-03   5.28e-04   2.34e-05   3.53e-03  32.6%
Combinational          2.57e-03   3.35e-03   3.63e-05   5.96e-03  55.0%
Clock                  6.14e-04   7.28e-04   2.01e-06   1.34e-03  12.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.15e-03   4.61e-03   6.17e-05   1.08e-02 100.0%
                          56.8%      42.6%       0.6%
