From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
From: Mike Nawrocki <mnawrocki3@gatech.edu>
Date: Mon, 10 Apr 2023 11:39:28 -0400
Subject: [PATCH] 5213: PIC24: Fix DOEND register offset

Based on the datasheet: https://ww1.microchip.com/downloads/aemDocuments/documents/OTH/ProductDocuments/DataSheets/70117F.pdf Table 3-3 (p 38)

DOEND should start at offset 0x3E
---
 Ghidra/Processors/PIC/data/languages/PIC24.sinc | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/Ghidra/Processors/PIC/data/languages/PIC24.sinc b/Ghidra/Processors/PIC/data/languages/PIC24.sinc
index 5a0cdb84b..1242db585 100644
--- a/Ghidra/Processors/PIC/data/languages/PIC24.sinc
+++ b/Ghidra/Processors/PIC/data/languages/PIC24.sinc
@@ -91,7 +91,7 @@ define ram offset=0x34 size=1 [ PSVPAG ];  # Program Memory Visibility Page Addr
 define ram offset=0x36 size=2 [ RCOUNT ];  # Repeat counter
 define ram offset=0x38 size=2 [ DCOUNT ];  # 13 bits long                    DO Loop counter
 define ram offset=0x3A size=3 [ DOSTART ];
-define ram offset=0x3C size=3 [ DOEND ];
+define ram offset=0x3E size=3 [ DOEND ];
 @endif  
 
 define ram offset=0x44 size=2 [ CORCON ];  # Core Control Register
-- 
2.41.0

