$date
	Fri Jul 11 14:28:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_alu_4bit $end
$var wire 4 ! result [3:0] $end
$var wire 1 " ZF $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 4 % op [3:0] $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 4 ( op [3:0] $end
$var reg 1 " ZF $end
$var reg 4 ) result [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 )
b0 (
b11 '
b101 &
b0 %
b11 $
b101 #
0"
b1000 !
$end
#10
b10 !
b10 )
b1 %
b1 (
#20
b1000 !
b1000 )
b10 %
b10 (
b1010 $
b1010 '
b1100 #
b1100 &
#30
b1110 !
b1110 )
b11 %
b11 (
#40
1"
b0 !
b0 )
b100 %
b100 (
b1010 #
b1010 &
#50
0"
b101 !
b101 )
b101 %
b101 (
b0 $
b0 '
#60
b10 !
b10 )
b110 %
b110 (
b1 #
b1 &
#70
b111 %
b111 (
b11 #
b11 &
#80
b110 !
b110 )
b1000 %
b1000 (
#90
b100 !
b100 )
b1001 %
b1001 (
b1000 #
b1000 &
#100
1"
b0 !
b0 )
b1010 %
b1010 (
b1010 $
b1010 '
b1010 #
b1010 &
#110
0"
b1 !
b1 )
b1 $
b1 '
b1000 #
b1000 &
#140
