# This file was generated by multilib-generator with the command:
#  ./multilib-generator rv32imafdc-ilp32d-rv32imafd-p_zpn_zprvsfextra_zpsfoperand*zba_zbb_zbc_zbs*zihintpause*zfh rv32imafdc_zfh_xtheadc-ilp32d-rv32imafdc_xtheadc,rv32imafd_xtheadc-p_zpn_zprvsfextra_zpsfoperand*zba_zbb_zbc_zbs*zihintpause rv32imafdcv_zfh_xtheadc-ilp32d-rv32imafdcv_xtheadc,rv32imafdv_xtheadc-p_zpn_zpsfoperand*zba_zbb_zbc_zbs*zihintpause*xtheadvdot
MULTILIB_OPTIONS = march=rv32imafdc/march=rv32imafd/march=rv32imafd_zba_zbb_zbc_zbs/march=rv32imafd_zfh/march=rv32imafd_zfh_zba_zbb_zbc_zbs/march=rv32imafd_zihintpause/march=rv32imafd_zihintpause_zba_zbb_zbc_zbs/march=rv32imafd_zihintpause_zfh/march=rv32imafd_zihintpause_zfh_zba_zbb_zbc_zbs/march=rv32imafdc_zba_zbb_zbc_zbs/march=rv32imafdc_zfh/march=rv32imafdc_zfh_zba_zbb_zbc_zbs/march=rv32imafdc_zihintpause/march=rv32imafdc_zihintpause_zba_zbb_zbc_zbs/march=rv32imafdc_zihintpause_zfh/march=rv32imafdc_zihintpause_zfh_zba_zbb_zbc_zbs/march=rv32imafdcp_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand/march=rv32imafdcp_zfh_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand/march=rv32imafdcp_zfh_zpn_zprvsfextra_zpsfoperand/march=rv32imafdcp_zihintpause_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand/march=rv32imafdcp_zihintpause_zfh_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand/march=rv32imafdcp_zihintpause_zfh_zpn_zprvsfextra_zpsfoperand/march=rv32imafdcp_zihintpause_zpn_zprvsfextra_zpsfoperand/march=rv32imafdcp_zpn_zprvsfextra_zpsfoperand/march=rv32imafdp_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand/march=rv32imafdp_zfh_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand/march=rv32imafdp_zfh_zpn_zprvsfextra_zpsfoperand/march=rv32imafdp_zihintpause_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand/march=rv32imafdp_zihintpause_zfh_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand/march=rv32imafdp_zihintpause_zfh_zpn_zprvsfextra_zpsfoperand/march=rv32imafdp_zihintpause_zpn_zprvsfextra_zpsfoperand/march=rv32imafdp_zpn_zprvsfextra_zpsfoperand/march=rv32imafdc_zfh_xtheadc/march=rv32imafd_xtheadc/march=rv32imafd_zba_zbb_zbc_zbs_xtheadc/march=rv32imafd_zihintpause_xtheadc/march=rv32imafd_zihintpause_zba_zbb_zbc_zbs_xtheadc/march=rv32imafdc_xtheadc/march=rv32imafdc_zba_zbb_zbc_zbs_xtheadc/march=rv32imafdc_zfh_zba_zbb_zbc_zbs_xtheadc/march=rv32imafdc_zihintpause_xtheadc/march=rv32imafdc_zihintpause_zba_zbb_zbc_zbs_xtheadc/march=rv32imafdc_zihintpause_zfh_xtheadc/march=rv32imafdc_zihintpause_zfh_zba_zbb_zbc_zbs_xtheadc/march=rv32imafdcp_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand_xtheadc/march=rv32imafdcp_zfh_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand_xtheadc/march=rv32imafdcp_zfh_zpn_zprvsfextra_zpsfoperand_xtheadc/march=rv32imafdcp_zihintpause_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand_xtheadc/march=rv32imafdcp_zihintpause_zfh_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand_xtheadc/march=rv32imafdcp_zihintpause_zfh_zpn_zprvsfextra_zpsfoperand_xtheadc/march=rv32imafdcp_zihintpause_zpn_zprvsfextra_zpsfoperand_xtheadc/march=rv32imafdcp_zpn_zprvsfextra_zpsfoperand_xtheadc/march=rv32imafdp_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand_xtheadc/march=rv32imafdp_zihintpause_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand_xtheadc/march=rv32imafdp_zihintpause_zpn_zprvsfextra_zpsfoperand_xtheadc/march=rv32imafdp_zpn_zprvsfextra_zpsfoperand_xtheadc/march=rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/march=rv32imafdcpv_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc/march=rv32imafdcpv_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot/march=rv32imafdcpv_zfh_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc/march=rv32imafdcpv_zfh_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot/march=rv32imafdcpv_zfh_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc/march=rv32imafdcpv_zfh_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot/march=rv32imafdcpv_zihintpause_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc/march=rv32imafdcpv_zihintpause_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot/march=rv32imafdcpv_zihintpause_zfh_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc/march=rv32imafdcpv_zihintpause_zfh_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot/march=rv32imafdcpv_zihintpause_zfh_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc/march=rv32imafdcpv_zihintpause_zfh_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot/march=rv32imafdcpv_zihintpause_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc/march=rv32imafdcpv_zihintpause_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot/march=rv32imafdcpv_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc/march=rv32imafdcpv_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot/march=rv32imafdcv_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc/march=rv32imafdcv_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc_xtheadvdot/march=rv32imafdcv_zfh_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc/march=rv32imafdcv_zfh_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc_xtheadvdot/march=rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc_xtheadvdot/march=rv32imafdcv_zihintpause_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc/march=rv32imafdcv_zihintpause_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc_xtheadvdot/march=rv32imafdcv_zihintpause_zfh_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc/march=rv32imafdcv_zihintpause_zfh_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc_xtheadvdot/march=rv32imafdcv_zihintpause_zfh_zvamo_zvlsseg_xtheadc/march=rv32imafdcv_zihintpause_zfh_zvamo_zvlsseg_xtheadc_xtheadvdot/march=rv32imafdcv_zihintpause_zvamo_zvlsseg_xtheadc/march=rv32imafdcv_zihintpause_zvamo_zvlsseg_xtheadc_xtheadvdot/march=rv32imafdcv_zvamo_zvlsseg_xtheadc/march=rv32imafdcv_zvamo_zvlsseg_xtheadc_xtheadvdot/march=rv32imafdpv_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc/march=rv32imafdpv_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot/march=rv32imafdpv_zihintpause_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc/march=rv32imafdpv_zihintpause_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot/march=rv32imafdpv_zihintpause_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc/march=rv32imafdpv_zihintpause_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot/march=rv32imafdpv_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc/march=rv32imafdpv_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot/march=rv32imafdv_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc/march=rv32imafdv_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc_xtheadvdot/march=rv32imafdv_zihintpause_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc/march=rv32imafdv_zihintpause_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc_xtheadvdot/march=rv32imafdv_zihintpause_zvamo_zvlsseg_xtheadc/march=rv32imafdv_zihintpause_zvamo_zvlsseg_xtheadc_xtheadvdot/march=rv32imafdv_zvamo_zvlsseg_xtheadc/march=rv32imafdv_zvamo_zvlsseg_xtheadc_xtheadvdot mabi=ilp32d
MULTILIB_DIRNAMES = rv32imafdc \
rv32imafd \
rv32imafd_zba_zbb_zbc_zbs \
rv32imafd_zfh \
rv32imafd_zfh_zba_zbb_zbc_zbs \
rv32imafd_zihintpause \
rv32imafd_zihintpause_zba_zbb_zbc_zbs \
rv32imafd_zihintpause_zfh \
rv32imafd_zihintpause_zfh_zba_zbb_zbc_zbs \
rv32imafdc_zba_zbb_zbc_zbs \
rv32imafdc_zfh \
rv32imafdc_zfh_zba_zbb_zbc_zbs \
rv32imafdc_zihintpause \
rv32imafdc_zihintpause_zba_zbb_zbc_zbs \
rv32imafdc_zihintpause_zfh \
rv32imafdc_zihintpause_zfh_zba_zbb_zbc_zbs \
rv32imafdcp_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand \
rv32imafdcp_zfh_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand \
rv32imafdcp_zfh_zpn_zprvsfextra_zpsfoperand \
rv32imafdcp_zihintpause_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand \
rv32imafdcp_zihintpause_zfh_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand \
rv32imafdcp_zihintpause_zfh_zpn_zprvsfextra_zpsfoperand \
rv32imafdcp_zihintpause_zpn_zprvsfextra_zpsfoperand \
rv32imafdcp_zpn_zprvsfextra_zpsfoperand \
rv32imafdp_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand \
rv32imafdp_zfh_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand \
rv32imafdp_zfh_zpn_zprvsfextra_zpsfoperand \
rv32imafdp_zihintpause_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand \
rv32imafdp_zihintpause_zfh_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand \
rv32imafdp_zihintpause_zfh_zpn_zprvsfextra_zpsfoperand \
rv32imafdp_zihintpause_zpn_zprvsfextra_zpsfoperand \
rv32imafdp_zpn_zprvsfextra_zpsfoperand \
rv32imafdc_zfh_xtheadc \
rv32imafd_xtheadc \
rv32imafd_zba_zbb_zbc_zbs_xtheadc \
rv32imafd_zihintpause_xtheadc \
rv32imafd_zihintpause_zba_zbb_zbc_zbs_xtheadc \
rv32imafdc_xtheadc \
rv32imafdc_zba_zbb_zbc_zbs_xtheadc \
rv32imafdc_zfh_zba_zbb_zbc_zbs_xtheadc \
rv32imafdc_zihintpause_xtheadc \
rv32imafdc_zihintpause_zba_zbb_zbc_zbs_xtheadc \
rv32imafdc_zihintpause_zfh_xtheadc \
rv32imafdc_zihintpause_zfh_zba_zbb_zbc_zbs_xtheadc \
rv32imafdcp_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand_xtheadc \
rv32imafdcp_zfh_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand_xtheadc \
rv32imafdcp_zfh_zpn_zprvsfextra_zpsfoperand_xtheadc \
rv32imafdcp_zihintpause_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand_xtheadc \
rv32imafdcp_zihintpause_zfh_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand_xtheadc \
rv32imafdcp_zihintpause_zfh_zpn_zprvsfextra_zpsfoperand_xtheadc \
rv32imafdcp_zihintpause_zpn_zprvsfextra_zpsfoperand_xtheadc \
rv32imafdcp_zpn_zprvsfextra_zpsfoperand_xtheadc \
rv32imafdp_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand_xtheadc \
rv32imafdp_zihintpause_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand_xtheadc \
rv32imafdp_zihintpause_zpn_zprvsfextra_zpsfoperand_xtheadc \
rv32imafdp_zpn_zprvsfextra_zpsfoperand_xtheadc \
rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc \
rv32imafdcpv_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc \
rv32imafdcpv_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot \
rv32imafdcpv_zfh_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc \
rv32imafdcpv_zfh_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot \
rv32imafdcpv_zfh_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc \
rv32imafdcpv_zfh_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot \
rv32imafdcpv_zihintpause_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc \
rv32imafdcpv_zihintpause_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot \
rv32imafdcpv_zihintpause_zfh_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc \
rv32imafdcpv_zihintpause_zfh_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot \
rv32imafdcpv_zihintpause_zfh_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc \
rv32imafdcpv_zihintpause_zfh_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot \
rv32imafdcpv_zihintpause_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc \
rv32imafdcpv_zihintpause_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot \
rv32imafdcpv_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc \
rv32imafdcpv_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot \
rv32imafdcv_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc \
rv32imafdcv_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc_xtheadvdot \
rv32imafdcv_zfh_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc \
rv32imafdcv_zfh_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc_xtheadvdot \
rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc_xtheadvdot \
rv32imafdcv_zihintpause_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc \
rv32imafdcv_zihintpause_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc_xtheadvdot \
rv32imafdcv_zihintpause_zfh_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc \
rv32imafdcv_zihintpause_zfh_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc_xtheadvdot \
rv32imafdcv_zihintpause_zfh_zvamo_zvlsseg_xtheadc \
rv32imafdcv_zihintpause_zfh_zvamo_zvlsseg_xtheadc_xtheadvdot \
rv32imafdcv_zihintpause_zvamo_zvlsseg_xtheadc \
rv32imafdcv_zihintpause_zvamo_zvlsseg_xtheadc_xtheadvdot \
rv32imafdcv_zvamo_zvlsseg_xtheadc \
rv32imafdcv_zvamo_zvlsseg_xtheadc_xtheadvdot \
rv32imafdpv_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc \
rv32imafdpv_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot \
rv32imafdpv_zihintpause_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc \
rv32imafdpv_zihintpause_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot \
rv32imafdpv_zihintpause_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc \
rv32imafdpv_zihintpause_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot \
rv32imafdpv_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc \
rv32imafdpv_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot \
rv32imafdv_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc \
rv32imafdv_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc_xtheadvdot \
rv32imafdv_zihintpause_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc \
rv32imafdv_zihintpause_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc_xtheadvdot \
rv32imafdv_zihintpause_zvamo_zvlsseg_xtheadc \
rv32imafdv_zihintpause_zvamo_zvlsseg_xtheadc_xtheadvdot \
rv32imafdv_zvamo_zvlsseg_xtheadc \
rv32imafdv_zvamo_zvlsseg_xtheadc_xtheadvdot ilp32d
MULTILIB_REQUIRED = march=rv32imafdc/mabi=ilp32d \
march=rv32imafdc_zfh_xtheadc/mabi=ilp32d \
march=rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi=ilp32d
MULTILIB_REUSE = march.rv32imafdc/mabi.ilp32d=march.rv32imafd/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafd_zba_zbb_zbc_zbs/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafd_zfh/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafd_zfh_zba_zbb_zbc_zbs/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafd_zihintpause/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafd_zihintpause_zba_zbb_zbc_zbs/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafd_zihintpause_zfh/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafd_zihintpause_zfh_zba_zbb_zbc_zbs/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafdc_zba_zbb_zbc_zbs/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafdc_zfh/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafdc_zfh_zba_zbb_zbc_zbs/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafdc_zihintpause/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafdc_zihintpause_zba_zbb_zbc_zbs/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafdc_zihintpause_zfh/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafdc_zihintpause_zfh_zba_zbb_zbc_zbs/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafdcp_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafdcp_zfh_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafdcp_zfh_zpn_zprvsfextra_zpsfoperand/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafdcp_zihintpause_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafdcp_zihintpause_zfh_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafdcp_zihintpause_zfh_zpn_zprvsfextra_zpsfoperand/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafdcp_zihintpause_zpn_zprvsfextra_zpsfoperand/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafdcp_zpn_zprvsfextra_zpsfoperand/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafdp_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafdp_zfh_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafdp_zfh_zpn_zprvsfextra_zpsfoperand/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafdp_zihintpause_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafdp_zihintpause_zfh_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafdp_zihintpause_zfh_zpn_zprvsfextra_zpsfoperand/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafdp_zihintpause_zpn_zprvsfextra_zpsfoperand/mabi.ilp32d \
march.rv32imafdc/mabi.ilp32d=march.rv32imafdp_zpn_zprvsfextra_zpsfoperand/mabi.ilp32d \
march.rv32imafdc_zfh_xtheadc/mabi.ilp32d=march.rv32imafd_xtheadc/mabi.ilp32d \
march.rv32imafdc_zfh_xtheadc/mabi.ilp32d=march.rv32imafd_zba_zbb_zbc_zbs_xtheadc/mabi.ilp32d \
march.rv32imafdc_zfh_xtheadc/mabi.ilp32d=march.rv32imafd_zihintpause_xtheadc/mabi.ilp32d \
march.rv32imafdc_zfh_xtheadc/mabi.ilp32d=march.rv32imafd_zihintpause_zba_zbb_zbc_zbs_xtheadc/mabi.ilp32d \
march.rv32imafdc_zfh_xtheadc/mabi.ilp32d=march.rv32imafdc_xtheadc/mabi.ilp32d \
march.rv32imafdc_zfh_xtheadc/mabi.ilp32d=march.rv32imafdc_zba_zbb_zbc_zbs_xtheadc/mabi.ilp32d \
march.rv32imafdc_zfh_xtheadc/mabi.ilp32d=march.rv32imafdc_zfh_zba_zbb_zbc_zbs_xtheadc/mabi.ilp32d \
march.rv32imafdc_zfh_xtheadc/mabi.ilp32d=march.rv32imafdc_zihintpause_xtheadc/mabi.ilp32d \
march.rv32imafdc_zfh_xtheadc/mabi.ilp32d=march.rv32imafdc_zihintpause_zba_zbb_zbc_zbs_xtheadc/mabi.ilp32d \
march.rv32imafdc_zfh_xtheadc/mabi.ilp32d=march.rv32imafdc_zihintpause_zfh_xtheadc/mabi.ilp32d \
march.rv32imafdc_zfh_xtheadc/mabi.ilp32d=march.rv32imafdc_zihintpause_zfh_zba_zbb_zbc_zbs_xtheadc/mabi.ilp32d \
march.rv32imafdc_zfh_xtheadc/mabi.ilp32d=march.rv32imafdcp_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand_xtheadc/mabi.ilp32d \
march.rv32imafdc_zfh_xtheadc/mabi.ilp32d=march.rv32imafdcp_zfh_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand_xtheadc/mabi.ilp32d \
march.rv32imafdc_zfh_xtheadc/mabi.ilp32d=march.rv32imafdcp_zfh_zpn_zprvsfextra_zpsfoperand_xtheadc/mabi.ilp32d \
march.rv32imafdc_zfh_xtheadc/mabi.ilp32d=march.rv32imafdcp_zihintpause_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand_xtheadc/mabi.ilp32d \
march.rv32imafdc_zfh_xtheadc/mabi.ilp32d=march.rv32imafdcp_zihintpause_zfh_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand_xtheadc/mabi.ilp32d \
march.rv32imafdc_zfh_xtheadc/mabi.ilp32d=march.rv32imafdcp_zihintpause_zfh_zpn_zprvsfextra_zpsfoperand_xtheadc/mabi.ilp32d \
march.rv32imafdc_zfh_xtheadc/mabi.ilp32d=march.rv32imafdcp_zihintpause_zpn_zprvsfextra_zpsfoperand_xtheadc/mabi.ilp32d \
march.rv32imafdc_zfh_xtheadc/mabi.ilp32d=march.rv32imafdcp_zpn_zprvsfextra_zpsfoperand_xtheadc/mabi.ilp32d \
march.rv32imafdc_zfh_xtheadc/mabi.ilp32d=march.rv32imafdp_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand_xtheadc/mabi.ilp32d \
march.rv32imafdc_zfh_xtheadc/mabi.ilp32d=march.rv32imafdp_zihintpause_zba_zbb_zbc_zbs_zpn_zprvsfextra_zpsfoperand_xtheadc/mabi.ilp32d \
march.rv32imafdc_zfh_xtheadc/mabi.ilp32d=march.rv32imafdp_zihintpause_zpn_zprvsfextra_zpsfoperand_xtheadc/mabi.ilp32d \
march.rv32imafdc_zfh_xtheadc/mabi.ilp32d=march.rv32imafdp_zpn_zprvsfextra_zpsfoperand_xtheadc/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcpv_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcpv_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcpv_zfh_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcpv_zfh_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcpv_zfh_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcpv_zfh_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcpv_zihintpause_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcpv_zihintpause_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcpv_zihintpause_zfh_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcpv_zihintpause_zfh_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcpv_zihintpause_zfh_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcpv_zihintpause_zfh_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcpv_zihintpause_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcpv_zihintpause_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcpv_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcpv_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcv_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcv_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc_xtheadvdot/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcv_zfh_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcv_zfh_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc_xtheadvdot/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc_xtheadvdot/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcv_zihintpause_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcv_zihintpause_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc_xtheadvdot/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcv_zihintpause_zfh_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcv_zihintpause_zfh_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc_xtheadvdot/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcv_zihintpause_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcv_zihintpause_zfh_zvamo_zvlsseg_xtheadc_xtheadvdot/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcv_zihintpause_zvamo_zvlsseg_xtheadc/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcv_zihintpause_zvamo_zvlsseg_xtheadc_xtheadvdot/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcv_zvamo_zvlsseg_xtheadc/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdcv_zvamo_zvlsseg_xtheadc_xtheadvdot/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdpv_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdpv_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdpv_zihintpause_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdpv_zihintpause_zba_zbb_zbc_zbs_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdpv_zihintpause_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdpv_zihintpause_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdpv_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdpv_zpn_zpsfoperand_zvamo_zvlsseg_xtheadc_xtheadvdot/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdv_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdv_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc_xtheadvdot/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdv_zihintpause_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdv_zihintpause_zba_zbb_zbc_zbs_zvamo_zvlsseg_xtheadc_xtheadvdot/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdv_zihintpause_zvamo_zvlsseg_xtheadc/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdv_zihintpause_zvamo_zvlsseg_xtheadc_xtheadvdot/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdv_zvamo_zvlsseg_xtheadc/mabi.ilp32d \
march.rv32imafdcv_zfh_zvamo_zvlsseg_xtheadc/mabi.ilp32d=march.rv32imafdv_zvamo_zvlsseg_xtheadc_xtheadvdot/mabi.ilp32d
