
*** Running vivado
    with args -log essai1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source essai1_wrapper.tcl -notrace


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source essai1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 143 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tutoriel.srcs/sources_1/bd/essai1/ip/essai1_axi_gpio_0_0/essai1_axi_gpio_0_0_board.xdc] for cell 'essai1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tutoriel.srcs/sources_1/bd/essai1/ip/essai1_axi_gpio_0_0/essai1_axi_gpio_0_0_board.xdc] for cell 'essai1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tutoriel.srcs/sources_1/bd/essai1/ip/essai1_axi_gpio_0_0/essai1_axi_gpio_0_0.xdc] for cell 'essai1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tutoriel.srcs/sources_1/bd/essai1/ip/essai1_axi_gpio_0_0/essai1_axi_gpio_0_0.xdc] for cell 'essai1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tutoriel.srcs/sources_1/bd/essai1/ip/essai1_axi_gpio_1_0/essai1_axi_gpio_1_0_board.xdc] for cell 'essai1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tutoriel.srcs/sources_1/bd/essai1/ip/essai1_axi_gpio_1_0/essai1_axi_gpio_1_0_board.xdc] for cell 'essai1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tutoriel.srcs/sources_1/bd/essai1/ip/essai1_axi_gpio_1_0/essai1_axi_gpio_1_0.xdc] for cell 'essai1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tutoriel.srcs/sources_1/bd/essai1/ip/essai1_axi_gpio_1_0/essai1_axi_gpio_1_0.xdc] for cell 'essai1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tutoriel.srcs/sources_1/bd/essai1/ip/essai1_microblaze_0_0/essai1_microblaze_0_0.xdc] for cell 'essai1_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tutoriel.srcs/sources_1/bd/essai1/ip/essai1_microblaze_0_0/essai1_microblaze_0_0.xdc] for cell 'essai1_i/microblaze_0/U0'
Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tutoriel.srcs/sources_1/bd/essai1/ip/essai1_mdm_0_0/essai1_mdm_0_0.xdc] for cell 'essai1_i/mdm_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/mazola/Desktop/Projet3/tutoriel.srcs/sources_1/bd/essai1/ip/essai1_mdm_0_0/essai1_mdm_0_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1007.875 ; gain = 483.133
Finished Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tutoriel.srcs/sources_1/bd/essai1/ip/essai1_mdm_0_0/essai1_mdm_0_0.xdc] for cell 'essai1_i/mdm_0/U0'
Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tutoriel.srcs/sources_1/bd/essai1/ip/essai1_proc_sys_reset_0_0/essai1_proc_sys_reset_0_0_board.xdc] for cell 'essai1_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tutoriel.srcs/sources_1/bd/essai1/ip/essai1_proc_sys_reset_0_0/essai1_proc_sys_reset_0_0_board.xdc] for cell 'essai1_i/proc_sys_reset_0'
Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tutoriel.srcs/sources_1/bd/essai1/ip/essai1_proc_sys_reset_0_0/essai1_proc_sys_reset_0_0.xdc] for cell 'essai1_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tutoriel.srcs/sources_1/bd/essai1/ip/essai1_proc_sys_reset_0_0/essai1_proc_sys_reset_0_0.xdc] for cell 'essai1_i/proc_sys_reset_0'
Parsing XDC File [C:/Users/mazola/Desktop/Projet3/tutoriel.srcs/constrs_1/new/mesContraintes.xdc]
Finished Parsing XDC File [C:/Users/mazola/Desktop/Projet3/tutoriel.srcs/constrs_1/new/mesContraintes.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'essai1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/mazola/Desktop/Projet3/tutoriel.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/cfde4cbb/data/mb_bootloop_le.elf 

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1008.941 ; gain = 793.402
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.500 . Memory (MB): peak = 1008.941 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c4cb9f24

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.625 . Memory (MB): peak = 1014.047 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 47 load pin(s).
INFO: [Opt 31-10] Eliminated 376 cells.
Phase 2 Constant Propagation | Checksum: 1a347dcf9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1014.047 ; gain = 0.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/LO.
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/LO_2.
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.Native.
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/ex_branch_with_delayslot_reg.
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.Native.
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/mem_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/ex_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/mem_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_reg[29].
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/Performace_Debug_Control.dbg_stop_if_delay_i_reg.
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/Carry_OUT.
INFO: [Opt 31-12] Eliminated 1339 unconnected nets.
INFO: [Opt 31-11] Eliminated 4567 unconnected cells.
Phase 3 Sweep | Checksum: 79c7f714

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1014.047 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1014.047 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 79c7f714

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1014.047 ; gain = 0.000
Implement Debug Cores | Checksum: 8dd3968b
Logic Optimization | Checksum: 8dd3968b

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 79c7f714

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1031.648 ; gain = 0.000
Ending Power Optimization Task | Checksum: 79c7f714

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1031.648 ; gain = 17.602
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1031.648 ; gain = 22.707
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1031.648 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/mazola/Desktop/Projet3/tutoriel.runs/impl_1/essai1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 56c53f08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1031.648 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1031.648 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1031.648 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: d356df0b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 1031.648 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: d356df0b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.461 ; gain = 3.813

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: d356df0b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.461 ; gain = 3.813

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: b9cebea4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.461 ; gain = 3.813
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17a32397b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.461 ; gain = 3.813

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1649a3e02

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.461 ; gain = 3.813
Phase 2.2.1 Place Init Design | Checksum: fe1aa156

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1035.461 ; gain = 3.813
Phase 2.2 Build Placer Netlist Model | Checksum: fe1aa156

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1035.461 ; gain = 3.813

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: fe1aa156

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1035.461 ; gain = 3.813
Phase 2.3 Constrain Clocks/Macros | Checksum: fe1aa156

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1035.461 ; gain = 3.813
Phase 2 Placer Initialization | Checksum: fe1aa156

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1035.461 ; gain = 3.813

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1735e751f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1035.461 ; gain = 3.813

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1735e751f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1035.461 ; gain = 3.813

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 115a69811

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1035.461 ; gain = 3.813

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1030cc225

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1035.461 ; gain = 3.813

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1030cc225

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1035.461 ; gain = 3.813

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: a2211a01

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1035.461 ; gain = 3.813

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 479ea361

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1035.461 ; gain = 3.813

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: ea0fcda7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1035.461 ; gain = 3.813
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: ea0fcda7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1035.461 ; gain = 3.813

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: ea0fcda7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1035.461 ; gain = 3.813

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: ea0fcda7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1035.461 ; gain = 3.813
Phase 4.6 Small Shape Detail Placement | Checksum: ea0fcda7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1035.461 ; gain = 3.813

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: ea0fcda7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1035.461 ; gain = 3.813
Phase 4 Detail Placement | Checksum: ea0fcda7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1035.461 ; gain = 3.813

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 16f6032d6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1035.461 ; gain = 3.813

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 16f6032d6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1035.461 ; gain = 3.813

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.821. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 13ff0b4dc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1035.461 ; gain = 3.813
Phase 5.2.2 Post Placement Optimization | Checksum: 13ff0b4dc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1035.461 ; gain = 3.813
Phase 5.2 Post Commit Optimization | Checksum: 13ff0b4dc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1035.461 ; gain = 3.813

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 13ff0b4dc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1035.461 ; gain = 3.813

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 13ff0b4dc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1035.461 ; gain = 3.813

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 13ff0b4dc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1035.461 ; gain = 3.813
Phase 5.5 Placer Reporting | Checksum: 13ff0b4dc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1035.461 ; gain = 3.813

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 167654df7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1035.461 ; gain = 3.813
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 167654df7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1035.461 ; gain = 3.813
Ending Placer Task | Checksum: 108d10510

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1035.461 ; gain = 3.813
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1035.461 ; gain = 3.813
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.484 . Memory (MB): peak = 1035.461 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1035.461 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1035.461 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1035.461 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d0901def

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1133.781 ; gain = 98.320

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d0901def

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1135.848 ; gain = 100.387

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d0901def

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1143.883 ; gain = 108.422
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 12047bec0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1159.289 ; gain = 123.828
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.065  | TNS=0.000  | WHS=-0.174 | THS=-47.171|

Phase 2 Router Initialization | Checksum: da36925b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:42 . Memory (MB): peak = 1159.289 ; gain = 123.828

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c6cff78b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:45 . Memory (MB): peak = 1178.570 ; gain = 143.109

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 309
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 107bd2ea8

Time (s): cpu = 00:01:02 ; elapsed = 00:00:51 . Memory (MB): peak = 1178.570 ; gain = 143.109
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.047  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 190432997

Time (s): cpu = 00:01:02 ; elapsed = 00:00:51 . Memory (MB): peak = 1178.570 ; gain = 143.109

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1f040b8bf

Time (s): cpu = 00:01:02 ; elapsed = 00:00:51 . Memory (MB): peak = 1178.570 ; gain = 143.109
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.884  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f040b8bf

Time (s): cpu = 00:01:02 ; elapsed = 00:00:51 . Memory (MB): peak = 1178.570 ; gain = 143.109
Phase 4 Rip-up And Reroute | Checksum: 1f040b8bf

Time (s): cpu = 00:01:02 ; elapsed = 00:00:51 . Memory (MB): peak = 1178.570 ; gain = 143.109

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c3bab9ee

Time (s): cpu = 00:01:03 ; elapsed = 00:00:51 . Memory (MB): peak = 1178.570 ; gain = 143.109
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.884  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c3bab9ee

Time (s): cpu = 00:01:03 ; elapsed = 00:00:51 . Memory (MB): peak = 1178.570 ; gain = 143.109

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c3bab9ee

Time (s): cpu = 00:01:03 ; elapsed = 00:00:51 . Memory (MB): peak = 1178.570 ; gain = 143.109
Phase 5 Delay and Skew Optimization | Checksum: 1c3bab9ee

Time (s): cpu = 00:01:03 ; elapsed = 00:00:51 . Memory (MB): peak = 1178.570 ; gain = 143.109

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 126e10f2f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:52 . Memory (MB): peak = 1178.570 ; gain = 143.109
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.884  | TNS=0.000  | WHS=0.076  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1f3a6dfb0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:52 . Memory (MB): peak = 1178.570 ; gain = 143.109

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.683597 %
  Global Horizontal Routing Utilization  = 0.998817 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10a043a90

Time (s): cpu = 00:01:03 ; elapsed = 00:00:52 . Memory (MB): peak = 1178.570 ; gain = 143.109

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10a043a90

Time (s): cpu = 00:01:03 ; elapsed = 00:00:52 . Memory (MB): peak = 1178.570 ; gain = 143.109

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17d959615

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1178.570 ; gain = 143.109

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.884  | TNS=0.000  | WHS=0.076  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17d959615

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1178.570 ; gain = 143.109
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1178.570 ; gain = 143.109

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:54 . Memory (MB): peak = 1178.570 ; gain = 143.109
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.594 . Memory (MB): peak = 1178.570 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/mazola/Desktop/Projet3/tutoriel.runs/impl_1/essai1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Sep 01 12:32:23 2015...

*** Running vivado
    with args -log essai1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source essai1_wrapper.tcl -notrace


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source essai1_wrapper.tcl -notrace
Command: open_checkpoint essai1_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/mazola/Desktop/Projet3/tutoriel.runs/impl_1/.Xil/Vivado-5664-L3712-21/dcp/essai1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/mazola/Desktop/Projet3/tutoriel.srcs/sources_1/bd/essai1/ip/essai1_mdm_0_0/essai1_mdm_0_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 989.098 ; gain = 475.672
Finished Parsing XDC File [C:/Users/mazola/Desktop/Projet3/tutoriel.runs/impl_1/.Xil/Vivado-5664-L3712-21/dcp/essai1_wrapper_early.xdc]
Parsing XDC File [C:/Users/mazola/Desktop/Projet3/tutoriel.runs/impl_1/.Xil/Vivado-5664-L3712-21/dcp/essai1_wrapper.xdc]
Finished Parsing XDC File [C:/Users/mazola/Desktop/Projet3/tutoriel.runs/impl_1/.Xil/Vivado-5664-L3712-21/dcp/essai1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.392 . Memory (MB): peak = 992.492 ; gain = 3.375
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.392 . Memory (MB): peak = 992.492 ; gain = 3.375

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 79 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 63 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

INFO: [Project 1-484] Checkpoint was created with build 1266856
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 993.520 ; gain = 803.621
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/mazola/Desktop/Projet3/tutoriel.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/cfde4cbb/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./essai1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1343.434 ; gain = 349.914
INFO: [Common 17-206] Exiting Vivado at Tue Sep 01 12:34:54 2015...
