

================================================================
== Vitis HLS Report for 'mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8'
================================================================
* Date:           Tue Jul  9 12:48:43 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        mmult
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.614 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_113_7_VITIS_LOOP_114_8  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    133|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|      27|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      27|    214|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln113_1_fu_149_p2      |         +|   0|  0|  18|          11|           1|
    |add_ln113_fu_161_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln114_fu_248_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln122_fu_225_p2        |         +|   0|  0|  17|          10|          10|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |e_last_V_fu_242_p2         |       and|   0|  0|   2|           1|           1|
    |cmp11062_fu_207_p2         |      icmp|   0|  0|  10|           6|           5|
    |cmp110_mid1_fu_201_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln113_fu_143_p2       |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln114_fu_167_p2       |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln129_fu_236_p2       |      icmp|   0|  0|  10|           6|           5|
    |select_ln113_1_fu_181_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln113_2_fu_213_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln113_fu_173_p3     |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 133|          74|          59|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |OUTPUT_STREAM_TDATA_blk_n               |   9|          2|    1|          2|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten53_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load                 |   9|          2|    6|         12|
    |i_fu_74                                 |   9|          2|    6|         12|
    |indvar_flatten53_fu_78                  |   9|          2|   11|         22|
    |j_fu_70                                 |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   49|         98|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |e_last_V_reg_303         |   1|   0|    1|          0|
    |i_fu_74                  |   6|   0|    6|          0|
    |indvar_flatten53_fu_78   |  11|   0|   11|          0|
    |j_fu_70                  |   6|   0|    6|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  27|   0|   27|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8|  return value|
|OUTPUT_STREAM_TREADY  |   in|    1|        axis|                                       OUTPUT_STREAM_V_data_V|       pointer|
|OUTPUT_STREAM_TDATA   |  out|   32|        axis|                                       OUTPUT_STREAM_V_data_V|       pointer|
|out_r_address0        |  out|   10|   ap_memory|                                                        out_r|         array|
|out_r_ce0             |  out|    1|   ap_memory|                                                        out_r|         array|
|out_r_q0              |   in|   32|   ap_memory|                                                        out_r|         array|
|OUTPUT_STREAM_TVALID  |  out|    1|        axis|                                       OUTPUT_STREAM_V_dest_V|       pointer|
|OUTPUT_STREAM_TDEST   |  out|    5|        axis|                                       OUTPUT_STREAM_V_dest_V|       pointer|
|OUTPUT_STREAM_TKEEP   |  out|    4|        axis|                                       OUTPUT_STREAM_V_keep_V|       pointer|
|OUTPUT_STREAM_TSTRB   |  out|    4|        axis|                                       OUTPUT_STREAM_V_strb_V|       pointer|
|OUTPUT_STREAM_TUSER   |  out|    4|        axis|                                       OUTPUT_STREAM_V_user_V|       pointer|
|OUTPUT_STREAM_TLAST   |  out|    1|        axis|                                       OUTPUT_STREAM_V_last_V|       pointer|
|OUTPUT_STREAM_TID     |  out|    5|        axis|                                         OUTPUT_STREAM_V_id_V|       pointer|
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.61>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten53 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %OUTPUT_STREAM_V_dest_V, i5 %OUTPUT_STREAM_V_id_V, i1 %OUTPUT_STREAM_V_last_V, i4 %OUTPUT_STREAM_V_user_V, i4 %OUTPUT_STREAM_V_strb_V, i4 %OUTPUT_STREAM_V_keep_V, i32 %OUTPUT_STREAM_V_data_V, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten53"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc101"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten53_load = load i11 %indvar_flatten53" [../Archivos_Fuente/mmult/mmult_accel.cpp:113]   --->   Operation 13 'load' 'indvar_flatten53_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.85ns)   --->   "%icmp_ln113 = icmp_eq  i11 %indvar_flatten53_load, i11 1024" [../Archivos_Fuente/mmult/mmult_accel.cpp:113]   --->   Operation 14 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.94ns)   --->   "%add_ln113_1 = add i11 %indvar_flatten53_load, i11 1" [../Archivos_Fuente/mmult/mmult_accel.cpp:113]   --->   Operation 15 'add' 'add_ln113_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %for.inc122, void %for.end124.exitStub" [../Archivos_Fuente/mmult/mmult_accel.cpp:113]   --->   Operation 16 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [../Archivos_Fuente/mmult/mmult_accel.cpp:114]   --->   Operation 17 'load' 'j_load' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [../Archivos_Fuente/mmult/mmult_accel.cpp:113]   --->   Operation 18 'load' 'i_load' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.88ns)   --->   "%add_ln113 = add i6 %i_load, i6 1" [../Archivos_Fuente/mmult/mmult_accel.cpp:113]   --->   Operation 19 'add' 'add_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.87ns)   --->   "%icmp_ln114 = icmp_eq  i6 %j_load, i6 32" [../Archivos_Fuente/mmult/mmult_accel.cpp:114]   --->   Operation 20 'icmp' 'icmp_ln114' <Predicate = (!icmp_ln113)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.44ns)   --->   "%select_ln113 = select i1 %icmp_ln114, i6 0, i6 %j_load" [../Archivos_Fuente/mmult/mmult_accel.cpp:113]   --->   Operation 21 'select' 'select_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.44ns)   --->   "%select_ln113_1 = select i1 %icmp_ln114, i6 %add_ln113, i6 %i_load" [../Archivos_Fuente/mmult/mmult_accel.cpp:113]   --->   Operation 22 'select' 'select_ln113_1' <Predicate = (!icmp_ln113)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i6 %select_ln113_1" [../Archivos_Fuente/mmult/mmult_accel.cpp:122]   --->   Operation 23 'trunc' 'trunc_ln122' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln122, i5 0" [../Archivos_Fuente/mmult/mmult_accel.cpp:122]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.87ns)   --->   "%cmp110_mid1 = icmp_eq  i6 %add_ln113, i6 31" [../Archivos_Fuente/mmult/mmult_accel.cpp:113]   --->   Operation 25 'icmp' 'cmp110_mid1' <Predicate = (!icmp_ln113)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.87ns)   --->   "%cmp11062 = icmp_eq  i6 %i_load, i6 31" [../Archivos_Fuente/mmult/mmult_accel.cpp:113]   --->   Operation 26 'icmp' 'cmp11062' <Predicate = (!icmp_ln113)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node e_last_V)   --->   "%select_ln113_2 = select i1 %icmp_ln114, i1 %cmp110_mid1, i1 %cmp11062" [../Archivos_Fuente/mmult/mmult_accel.cpp:113]   --->   Operation 27 'select' 'select_ln113_2' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i6 %select_ln113" [../Archivos_Fuente/mmult/mmult_accel.cpp:122]   --->   Operation 28 'zext' 'zext_ln122' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.93ns)   --->   "%add_ln122 = add i10 %tmp_s, i10 %zext_ln122" [../Archivos_Fuente/mmult/mmult_accel.cpp:122]   --->   Operation 29 'add' 'add_ln122' <Predicate = (!icmp_ln113)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i10 %add_ln122" [../Archivos_Fuente/mmult/mmult_accel.cpp:122]   --->   Operation 30 'zext' 'zext_ln122_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i32 %out_r, i64 0, i64 %zext_ln122_1" [../Archivos_Fuente/mmult/mmult_accel.cpp:122]   --->   Operation 31 'getelementptr' 'out_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.35ns)   --->   "%c = load i10 %out_addr" [../Archivos_Fuente/mmult/mmult_accel.cpp:122]   --->   Operation 32 'load' 'c' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 33 [1/1] (0.87ns)   --->   "%icmp_ln129 = icmp_eq  i6 %select_ln113, i6 31" [../Archivos_Fuente/mmult/mmult_accel.cpp:129]   --->   Operation 33 'icmp' 'icmp_ln129' <Predicate = (!icmp_ln113)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.33ns) (out node of the LUT)   --->   "%e_last_V = and i1 %select_ln113_2, i1 %icmp_ln129" [../Archivos_Fuente/mmult/mmult_accel.cpp:129]   --->   Operation 34 'and' 'e_last_V' <Predicate = (!icmp_ln113)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.88ns)   --->   "%add_ln114 = add i6 %select_ln113, i6 1" [../Archivos_Fuente/mmult/mmult_accel.cpp:114]   --->   Operation 35 'add' 'add_ln114' <Predicate = (!icmp_ln113)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln114 = store i11 %add_ln113_1, i11 %indvar_flatten53" [../Archivos_Fuente/mmult/mmult_accel.cpp:114]   --->   Operation 36 'store' 'store_ln114' <Predicate = (!icmp_ln113)> <Delay = 0.48>
ST_1 : Operation 37 [1/1] (0.48ns)   --->   "%store_ln114 = store i6 %select_ln113_1, i6 %i" [../Archivos_Fuente/mmult/mmult_accel.cpp:114]   --->   Operation 37 'store' 'store_ln114' <Predicate = (!icmp_ln113)> <Delay = 0.48>
ST_1 : Operation 38 [1/1] (0.48ns)   --->   "%store_ln114 = store i6 %add_ln114, i6 %j" [../Archivos_Fuente/mmult/mmult_accel.cpp:114]   --->   Operation 38 'store' 'store_ln114' <Predicate = (!icmp_ln113)> <Delay = 0.48>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln113)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_113_7_VITIS_LOOP_114_8_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln116 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [../Archivos_Fuente/mmult/mmult_accel.cpp:116]   --->   Operation 41 'specpipeline' 'specpipeline_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../Archivos_Fuente/mmult/mmult_accel.cpp:114]   --->   Operation 42 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (1.35ns)   --->   "%c = load i10 %out_addr" [../Archivos_Fuente/mmult/mmult_accel.cpp:122]   --->   Operation 43 'load' 'c' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%w_V = bitcast i32 %c" [../Archivos_Fuente/mmult/mmult_accel.cpp:123]   --->   Operation 44 'bitcast' 'w_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i4P0A.i1P0A.i5P0A.i5P0A, i32 %OUTPUT_STREAM_V_data_V, i4 %OUTPUT_STREAM_V_keep_V, i4 %OUTPUT_STREAM_V_strb_V, i4 %OUTPUT_STREAM_V_user_V, i1 %OUTPUT_STREAM_V_last_V, i5 %OUTPUT_STREAM_V_id_V, i5 %OUTPUT_STREAM_V_dest_V, i32 %w_V, i4 15, i4 15, i4 4, i1 %e_last_V, i5 5, i5 5"   --->   Operation 45 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.inc101" [../Archivos_Fuente/mmult/mmult_accel.cpp:114]   --->   Operation 46 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ OUTPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010]
i                     (alloca           ) [ 010]
indvar_flatten53      (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten53_load (load             ) [ 000]
icmp_ln113            (icmp             ) [ 010]
add_ln113_1           (add              ) [ 000]
br_ln113              (br               ) [ 000]
j_load                (load             ) [ 000]
i_load                (load             ) [ 000]
add_ln113             (add              ) [ 000]
icmp_ln114            (icmp             ) [ 000]
select_ln113          (select           ) [ 000]
select_ln113_1        (select           ) [ 000]
trunc_ln122           (trunc            ) [ 000]
tmp_s                 (bitconcatenate   ) [ 000]
cmp110_mid1           (icmp             ) [ 000]
cmp11062              (icmp             ) [ 000]
select_ln113_2        (select           ) [ 000]
zext_ln122            (zext             ) [ 000]
add_ln122             (add              ) [ 000]
zext_ln122_1          (zext             ) [ 000]
out_addr              (getelementptr    ) [ 011]
icmp_ln129            (icmp             ) [ 000]
e_last_V              (and              ) [ 011]
add_ln114             (add              ) [ 000]
store_ln114           (store            ) [ 000]
store_ln114           (store            ) [ 000]
store_ln114           (store            ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
empty                 (speclooptripcount) [ 000]
specpipeline_ln116    (specpipeline     ) [ 000]
specloopname_ln114    (specloopname     ) [ 000]
c                     (load             ) [ 000]
w_V                   (bitcast          ) [ 000]
write_ln304           (write            ) [ 000]
br_ln114              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OUTPUT_STREAM_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OUTPUT_STREAM_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUTPUT_STREAM_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OUTPUT_STREAM_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="OUTPUT_STREAM_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="OUTPUT_STREAM_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUTPUT_STREAM_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_113_7_VITIS_LOOP_114_8_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i4P0A.i1P0A.i5P0A.i5P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="j_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten53_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten53/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln304_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="0" index="3" bw="4" slack="0"/>
<pin id="87" dir="0" index="4" bw="4" slack="0"/>
<pin id="88" dir="0" index="5" bw="1" slack="0"/>
<pin id="89" dir="0" index="6" bw="5" slack="0"/>
<pin id="90" dir="0" index="7" bw="5" slack="0"/>
<pin id="91" dir="0" index="8" bw="32" slack="0"/>
<pin id="92" dir="0" index="9" bw="1" slack="0"/>
<pin id="93" dir="0" index="10" bw="1" slack="0"/>
<pin id="94" dir="0" index="11" bw="4" slack="0"/>
<pin id="95" dir="0" index="12" bw="1" slack="1"/>
<pin id="96" dir="0" index="13" bw="4" slack="0"/>
<pin id="97" dir="0" index="14" bw="4" slack="0"/>
<pin id="98" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="out_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="10" slack="0"/>
<pin id="116" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="10" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="11" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="6" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln0_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="6" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvar_flatten53_load_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="0"/>
<pin id="142" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten53_load/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln113_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="11" slack="0"/>
<pin id="145" dir="0" index="1" bw="11" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln113_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="11" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="j_load_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="6" slack="0"/>
<pin id="157" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_load_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln113_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln114_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="0" index="1" bw="6" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="select_ln113_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="6" slack="0"/>
<pin id="176" dir="0" index="2" bw="6" slack="0"/>
<pin id="177" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="select_ln113_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="6" slack="0"/>
<pin id="184" dir="0" index="2" bw="6" slack="0"/>
<pin id="185" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113_1/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="trunc_ln122_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="0"/>
<pin id="191" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln122/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_s_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="0" index="1" bw="5" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="cmp110_mid1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="0" index="1" bw="6" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp110_mid1/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="cmp11062_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="0" index="1" bw="6" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp11062/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="select_ln113_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113_2/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln122_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln122_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="0" index="1" bw="6" slack="0"/>
<pin id="228" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln122_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln129_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="0" index="1" bw="6" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="e_last_V_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="e_last_V/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln114_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln114_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="0"/>
<pin id="256" dir="0" index="1" bw="11" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln114_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="6" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln114_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="0" index="1" bw="6" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="w_V_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="w_V/2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="j_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="281" class="1005" name="i_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="288" class="1005" name="indvar_flatten53_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="0"/>
<pin id="290" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten53 "/>
</bind>
</comp>

<comp id="298" class="1005" name="out_addr_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="1"/>
<pin id="300" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_addr "/>
</bind>
</comp>

<comp id="303" class="1005" name="e_last_V_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="99"><net_src comp="62" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="82" pin=5"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="82" pin=6"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="82" pin=7"/></net>

<net id="107"><net_src comp="64" pin="0"/><net_sink comp="82" pin=9"/></net>

<net id="108"><net_src comp="64" pin="0"/><net_sink comp="82" pin=10"/></net>

<net id="109"><net_src comp="66" pin="0"/><net_sink comp="82" pin=11"/></net>

<net id="110"><net_src comp="68" pin="0"/><net_sink comp="82" pin=13"/></net>

<net id="111"><net_src comp="68" pin="0"/><net_sink comp="82" pin=14"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="48" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="147"><net_src comp="140" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="140" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="165"><net_src comp="158" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="155" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="155" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="186"><net_src comp="167" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="161" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="158" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="161" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="46" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="158" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="167" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="201" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="207" pin="2"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="173" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="193" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="221" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="225" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="240"><net_src comp="173" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="46" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="213" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="236" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="173" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="149" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="181" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="248" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="119" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="82" pin=8"/></net>

<net id="277"><net_src comp="70" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="280"><net_src comp="274" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="284"><net_src comp="74" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="287"><net_src comp="281" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="291"><net_src comp="78" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="301"><net_src comp="112" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="306"><net_src comp="242" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="82" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_STREAM_V_data_V | {2 }
	Port: OUTPUT_STREAM_V_keep_V | {2 }
	Port: OUTPUT_STREAM_V_strb_V | {2 }
	Port: OUTPUT_STREAM_V_user_V | {2 }
	Port: OUTPUT_STREAM_V_last_V | {2 }
	Port: OUTPUT_STREAM_V_id_V | {2 }
	Port: OUTPUT_STREAM_V_dest_V | {2 }
 - Input state : 
	Port: mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 : out_r | {1 2 }
	Port: mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 : OUTPUT_STREAM_V_data_V | {}
	Port: mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 : OUTPUT_STREAM_V_keep_V | {}
	Port: mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 : OUTPUT_STREAM_V_strb_V | {}
	Port: mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 : OUTPUT_STREAM_V_user_V | {}
	Port: mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 : OUTPUT_STREAM_V_last_V | {}
	Port: mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 : OUTPUT_STREAM_V_id_V | {}
	Port: mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 : OUTPUT_STREAM_V_dest_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten53_load : 1
		icmp_ln113 : 2
		add_ln113_1 : 2
		br_ln113 : 3
		j_load : 1
		i_load : 1
		add_ln113 : 2
		icmp_ln114 : 2
		select_ln113 : 3
		select_ln113_1 : 3
		trunc_ln122 : 4
		tmp_s : 5
		cmp110_mid1 : 3
		cmp11062 : 2
		select_ln113_2 : 4
		zext_ln122 : 4
		add_ln122 : 6
		zext_ln122_1 : 7
		out_addr : 8
		c : 9
		icmp_ln129 : 4
		e_last_V : 5
		add_ln114 : 4
		store_ln114 : 3
		store_ln114 : 4
		store_ln114 : 5
	State 2
		w_V : 1
		write_ln304 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    add_ln113_1_fu_149   |    0    |    18   |
|    add   |     add_ln113_fu_161    |    0    |    13   |
|          |     add_ln122_fu_225    |    0    |    17   |
|          |     add_ln114_fu_248    |    0    |    13   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln113_fu_143    |    0    |    11   |
|          |    icmp_ln114_fu_167    |    0    |    10   |
|   icmp   |    cmp110_mid1_fu_201   |    0    |    10   |
|          |     cmp11062_fu_207     |    0    |    10   |
|          |    icmp_ln129_fu_236    |    0    |    10   |
|----------|-------------------------|---------|---------|
|          |   select_ln113_fu_173   |    0    |    6    |
|  select  |  select_ln113_1_fu_181  |    0    |    6    |
|          |  select_ln113_2_fu_213  |    0    |    2    |
|----------|-------------------------|---------|---------|
|    and   |     e_last_V_fu_242     |    0    |    2    |
|----------|-------------------------|---------|---------|
|   write  | write_ln304_write_fu_82 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln122_fu_189   |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       tmp_s_fu_193      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln122_fu_221    |    0    |    0    |
|          |   zext_ln122_1_fu_231   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   128   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    e_last_V_reg_303    |    1   |
|        i_reg_281       |    6   |
|indvar_flatten53_reg_288|   11   |
|        j_reg_274       |    6   |
|    out_addr_reg_298    |   10   |
+------------------------+--------+
|          Total         |   34   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_119 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   ||  0.489  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   128  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   34   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   34   |   137  |
+-----------+--------+--------+--------+
