// Seed: 2857704506
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input uwire id_4,
    input wand id_5,
    output supply0 id_6,
    input supply1 id_7,
    input wor id_8,
    output wor id_9,
    input tri id_10,
    input tri id_11,
    output supply1 id_12,
    output supply0 id_13,
    output tri id_14,
    input wand id_15,
    input tri0 id_16,
    input tri0 id_17,
    output tri1 id_18,
    input tri id_19
);
  wire id_21;
  assign module_1.id_6 = 0;
  logic id_22;
  logic id_23;
  wire  id_24;
  always begin : LABEL_0
    {-1 - 1, 1'd0} = 1;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd30,
    parameter id_9 = 32'd40
) (
    output uwire id_0,
    input wand _id_1,
    input wand id_2,
    input wor id_3,
    input wire id_4,
    inout wor id_5,
    input wor id_6,
    input tri0 id_7
    , id_14,
    input tri1 id_8,
    output wand _id_9,
    input supply0 id_10,
    input wire id_11,
    output wire id_12
);
  logic [id_9 : id_1] id_15;
  ;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_7,
      id_4,
      id_7,
      id_8,
      id_0,
      id_11,
      id_11,
      id_5,
      id_10,
      id_11,
      id_5,
      id_5,
      id_5,
      id_6,
      id_6,
      id_7,
      id_12,
      id_3
  );
endmodule
