
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top design_1_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw_vivado/bans3hw_vivado.gen/sources_1/bd/design_1/ip/design_1_ban_interface_0_0/design_1_ban_interface_0_0.dcp' for cell 'design_1_i/ban_interface_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw_vivado/bans3hw_vivado.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.dcp' for cell 'design_1_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw_vivado/bans3hw_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_100M'
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2975.641 ; gain = 0.000 ; free physical = 3076 ; free virtual = 25139
INFO: [Netlist 29-17] Analyzing 724 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw_vivado/bans3hw_vivado.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Finished Parsing XDC File [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw_vivado/bans3hw_vivado.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw_vivado/bans3hw_vivado.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw_vivado/bans3hw_vivado.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw_vivado/bans3hw_vivado.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
Finished Parsing XDC File [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw_vivado/bans3hw_vivado.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw_vivado/bans3hw_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw_vivado/bans3hw_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw_vivado/bans3hw_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw_vivado/bans3hw_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw_vivado/bans3hw_vivado.srcs/constrs_1/new/impl.xdc]
Finished Parsing XDC File [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw_vivado/bans3hw_vivado.srcs/constrs_1/new/impl.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3440.215 ; gain = 0.000 ; free physical = 2737 ; free virtual = 24799
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 155 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 24 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 131 instances

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3440.215 ; gain = 681.699 ; free physical = 2737 ; free virtual = 24799
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3504.246 ; gain = 64.031 ; free physical = 2719 ; free virtual = 24782

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14d4f126b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3504.246 ; gain = 0.000 ; free physical = 2689 ; free virtual = 24752

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ban_interface_0/inst/and_ln194_2_reg_6030[0]_i_1 into driver instance design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln194_2_reg_6030[0]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/trunc_ln22_7_reg_707[31]_i_1 into driver instance design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/ap_CS_fsm[6]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ban_interface_0/inst/or_ln219_18_reg_5535[0]_i_1 into driver instance design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln219_20_reg_5540[0]_i_2, which resulted in an inversion of 16 pins
INFO: [Opt 31-138] Pushed 7 inverter(s) to 60 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1addcd77b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3722.152 ; gain = 0.000 ; free physical = 2491 ; free virtual = 24554
INFO: [Opt 31-389] Phase Retarget created 1010 cells and removed 1247 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18b4a3689

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3722.152 ; gain = 0.000 ; free physical = 2495 ; free virtual = 24557
INFO: [Opt 31-389] Phase Constant propagation created 38 cells and removed 297 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 169120b37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3722.152 ; gain = 0.000 ; free physical = 2494 ; free virtual = 24557
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 164 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 169120b37

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3722.152 ; gain = 0.000 ; free physical = 2494 ; free virtual = 24557
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 169120b37

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3722.152 ; gain = 0.000 ; free physical = 2495 ; free virtual = 24557
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a2c79c5c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3722.152 ; gain = 0.000 ; free physical = 2495 ; free virtual = 24557
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            1010  |            1247  |                                              2  |
|  Constant propagation         |              38  |             297  |                                              0  |
|  Sweep                        |               2  |             164  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3722.152 ; gain = 0.000 ; free physical = 2492 ; free virtual = 24557
Ending Logic Optimization Task | Checksum: 13ef51930

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3722.152 ; gain = 0.000 ; free physical = 2492 ; free virtual = 24557

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13ef51930

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3722.152 ; gain = 0.000 ; free physical = 2492 ; free virtual = 24557

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13ef51930

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3722.152 ; gain = 0.000 ; free physical = 2492 ; free virtual = 24557

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3722.152 ; gain = 0.000 ; free physical = 2492 ; free virtual = 24557
Ending Netlist Obfuscation Task | Checksum: 13ef51930

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3722.152 ; gain = 0.000 ; free physical = 2492 ; free virtual = 24557
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3722.152 ; gain = 281.938 ; free physical = 2492 ; free virtual = 24557
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3730.156 ; gain = 0.000 ; free physical = 2457 ; free virtual = 24527
INFO: [Common 17-1381] The checkpoint '/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw_vivado/bans3hw_vivado.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw_vivado/bans3hw_vivado.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 4994.676 ; gain = 1264.520 ; free physical = 1513 ; free virtual = 23583
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4994.676 ; gain = 0.000 ; free physical = 1503 ; free virtual = 23572
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 53aafdb8

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4994.676 ; gain = 0.000 ; free physical = 1503 ; free virtual = 23572
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4994.676 ; gain = 0.000 ; free physical = 1503 ; free virtual = 23572

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1070c0210

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4994.676 ; gain = 0.000 ; free physical = 1531 ; free virtual = 23601

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17df93334

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4994.676 ; gain = 0.000 ; free physical = 1487 ; free virtual = 23556

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17df93334

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4994.676 ; gain = 0.000 ; free physical = 1487 ; free virtual = 23556
Phase 1 Placer Initialization | Checksum: 17df93334

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4994.676 ; gain = 0.000 ; free physical = 1484 ; free virtual = 23554

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1d50795de

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 4994.676 ; gain = 0.000 ; free physical = 1456 ; free virtual = 23526

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1d50795de

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 4994.676 ; gain = 0.000 ; free physical = 1453 ; free virtual = 23523

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1d50795de

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 5031.035 ; gain = 36.359 ; free physical = 1397 ; free virtual = 23467

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 120ab4542

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 5063.051 ; gain = 68.375 ; free physical = 1392 ; free virtual = 23461

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 120ab4542

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 5063.051 ; gain = 68.375 ; free physical = 1392 ; free virtual = 23461
Phase 2.1.1 Partition Driven Placement | Checksum: 120ab4542

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 5063.051 ; gain = 68.375 ; free physical = 1395 ; free virtual = 23465
Phase 2.1 Floorplanning | Checksum: 149090b5c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 5063.051 ; gain = 68.375 ; free physical = 1395 ; free virtual = 23465

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 149090b5c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 5063.051 ; gain = 68.375 ; free physical = 1395 ; free virtual = 23465

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 149090b5c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 5063.051 ; gain = 68.375 ; free physical = 1395 ; free virtual = 23465

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 865 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 350 nets or LUTs. Breaked 0 LUT, combined 350 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 7 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 13 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 13 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5077.055 ; gain = 0.000 ; free physical = 1373 ; free virtual = 23443
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5077.055 ; gain = 0.000 ; free physical = 1373 ; free virtual = 23443

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            350  |                   350  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     3  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            350  |                   353  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 28daa7753

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 5077.055 ; gain = 82.379 ; free physical = 1376 ; free virtual = 23445
Phase 2.4 Global Placement Core | Checksum: 2841a10ca

Time (s): cpu = 00:01:00 ; elapsed = 00:00:27 . Memory (MB): peak = 5077.055 ; gain = 82.379 ; free physical = 1367 ; free virtual = 23437
Phase 2 Global Placement | Checksum: 2841a10ca

Time (s): cpu = 00:01:00 ; elapsed = 00:00:27 . Memory (MB): peak = 5077.055 ; gain = 82.379 ; free physical = 1379 ; free virtual = 23448

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cac64f6d

Time (s): cpu = 00:01:02 ; elapsed = 00:00:29 . Memory (MB): peak = 5077.055 ; gain = 82.379 ; free physical = 1368 ; free virtual = 23437

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1afbf6988

Time (s): cpu = 00:01:04 ; elapsed = 00:00:30 . Memory (MB): peak = 5077.055 ; gain = 82.379 ; free physical = 1363 ; free virtual = 23432

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 14af53568

Time (s): cpu = 00:01:05 ; elapsed = 00:00:30 . Memory (MB): peak = 5077.055 ; gain = 82.379 ; free physical = 1349 ; free virtual = 23418

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1eacfde61

Time (s): cpu = 00:01:05 ; elapsed = 00:00:30 . Memory (MB): peak = 5077.055 ; gain = 82.379 ; free physical = 1344 ; free virtual = 23414

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 1f34f1a8b

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 5077.055 ; gain = 82.379 ; free physical = 1322 ; free virtual = 23391
Phase 3.3 Small Shape DP | Checksum: 136230e3d

Time (s): cpu = 00:01:10 ; elapsed = 00:00:32 . Memory (MB): peak = 5077.055 ; gain = 82.379 ; free physical = 1345 ; free virtual = 23414

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 15863f946

Time (s): cpu = 00:01:11 ; elapsed = 00:00:33 . Memory (MB): peak = 5077.055 ; gain = 82.379 ; free physical = 1344 ; free virtual = 23414

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1f82cda9f

Time (s): cpu = 00:01:11 ; elapsed = 00:00:33 . Memory (MB): peak = 5077.055 ; gain = 82.379 ; free physical = 1344 ; free virtual = 23413
Phase 3 Detail Placement | Checksum: 1f82cda9f

Time (s): cpu = 00:01:11 ; elapsed = 00:00:33 . Memory (MB): peak = 5077.055 ; gain = 82.379 ; free physical = 1343 ; free virtual = 23413

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ee46f8a2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.246 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: b9c8964b

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.14 . Memory (MB): peak = 5077.055 ; gain = 0.000 ; free physical = 1329 ; free virtual = 23399
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 116dddc3b

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.18 . Memory (MB): peak = 5077.055 ; gain = 0.000 ; free physical = 1329 ; free virtual = 23398
Phase 4.1.1.1 BUFG Insertion | Checksum: ee46f8a2

Time (s): cpu = 00:01:23 ; elapsed = 00:00:39 . Memory (MB): peak = 5077.055 ; gain = 82.379 ; free physical = 1330 ; free virtual = 23399

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.246. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ede30eb9

Time (s): cpu = 00:01:24 ; elapsed = 00:00:39 . Memory (MB): peak = 5077.055 ; gain = 82.379 ; free physical = 1330 ; free virtual = 23399

Time (s): cpu = 00:01:24 ; elapsed = 00:00:39 . Memory (MB): peak = 5077.055 ; gain = 82.379 ; free physical = 1330 ; free virtual = 23399
Phase 4.1 Post Commit Optimization | Checksum: 1ede30eb9

Time (s): cpu = 00:01:24 ; elapsed = 00:00:40 . Memory (MB): peak = 5077.055 ; gain = 82.379 ; free physical = 1330 ; free virtual = 23399
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5161.055 ; gain = 0.000 ; free physical = 1327 ; free virtual = 23396

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fa8c6290

Time (s): cpu = 00:01:29 ; elapsed = 00:00:45 . Memory (MB): peak = 5161.055 ; gain = 166.379 ; free physical = 1337 ; free virtual = 23407

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1fa8c6290

Time (s): cpu = 00:01:29 ; elapsed = 00:00:45 . Memory (MB): peak = 5161.055 ; gain = 166.379 ; free physical = 1338 ; free virtual = 23407
Phase 4.3 Placer Reporting | Checksum: 1fa8c6290

Time (s): cpu = 00:01:29 ; elapsed = 00:00:45 . Memory (MB): peak = 5161.055 ; gain = 166.379 ; free physical = 1338 ; free virtual = 23407

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5161.055 ; gain = 0.000 ; free physical = 1338 ; free virtual = 23407

Time (s): cpu = 00:01:29 ; elapsed = 00:00:45 . Memory (MB): peak = 5161.055 ; gain = 166.379 ; free physical = 1338 ; free virtual = 23407
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fe73665f

Time (s): cpu = 00:01:29 ; elapsed = 00:00:45 . Memory (MB): peak = 5161.055 ; gain = 166.379 ; free physical = 1338 ; free virtual = 23407
Ending Placer Task | Checksum: fea72010

Time (s): cpu = 00:01:29 ; elapsed = 00:00:45 . Memory (MB): peak = 5161.055 ; gain = 166.379 ; free physical = 1338 ; free virtual = 23407
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:32 ; elapsed = 00:00:46 . Memory (MB): peak = 5161.055 ; gain = 166.379 ; free physical = 1497 ; free virtual = 23566
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 5161.055 ; gain = 0.000 ; free physical = 1442 ; free virtual = 23548
INFO: [Common 17-1381] The checkpoint '/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw_vivado/bans3hw_vivado.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.33 . Memory (MB): peak = 5161.055 ; gain = 0.000 ; free physical = 1448 ; free virtual = 23527
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 5161.055 ; gain = 0.000 ; free physical = 1480 ; free virtual = 23559
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 5161.055 ; gain = 0.000 ; free physical = 1392 ; free virtual = 23508
INFO: [Common 17-1381] The checkpoint '/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw_vivado/bans3hw_vivado.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5d457628 ConstDB: 0 ShapeSum: 94b85611 RouteDB: ca953d7
Nodegraph reading from file.  Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.66 . Memory (MB): peak = 5161.055 ; gain = 0.000 ; free physical = 1244 ; free virtual = 23332
Post Restoration Checksum: NetGraph: e6dbbc5b NumContArr: a065509e Constraints: ba6a2b49 Timing: 0
Phase 1 Build RT Design | Checksum: 241ab3842

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 5161.055 ; gain = 0.000 ; free physical = 1244 ; free virtual = 23332

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 241ab3842

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 5161.055 ; gain = 0.000 ; free physical = 1185 ; free virtual = 23274

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 241ab3842

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 5161.055 ; gain = 0.000 ; free physical = 1185 ; free virtual = 23274

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 10deb74b9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 5221.246 ; gain = 60.191 ; free physical = 1182 ; free virtual = 23270

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 210146127

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 5221.246 ; gain = 60.191 ; free physical = 1174 ; free virtual = 23262
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.588  | TNS=0.000  | WHS=0.001  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 19136
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13686
  Number of Partially Routed Nets     = 5450
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1946496a4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 5222.863 ; gain = 61.809 ; free physical = 1157 ; free virtual = 23245

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1946496a4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 5222.863 ; gain = 61.809 ; free physical = 1156 ; free virtual = 23245
Phase 3 Initial Routing | Checksum: 133b2a017

Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 5254.879 ; gain = 93.824 ; free physical = 1121 ; free virtual = 23209

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4229
 Number of Nodes with overlaps = 242
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.769  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2df35e4ca

Time (s): cpu = 00:01:01 ; elapsed = 00:00:24 . Memory (MB): peak = 5318.910 ; gain = 157.855 ; free physical = 1114 ; free virtual = 23202

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 222808ec3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:24 . Memory (MB): peak = 5318.910 ; gain = 157.855 ; free physical = 1114 ; free virtual = 23202
Phase 4 Rip-up And Reroute | Checksum: 222808ec3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:24 . Memory (MB): peak = 5318.910 ; gain = 157.855 ; free physical = 1114 ; free virtual = 23202

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 24687e4b6

Time (s): cpu = 00:01:01 ; elapsed = 00:00:25 . Memory (MB): peak = 5318.910 ; gain = 157.855 ; free physical = 1118 ; free virtual = 23206

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 24687e4b6

Time (s): cpu = 00:01:01 ; elapsed = 00:00:25 . Memory (MB): peak = 5318.910 ; gain = 157.855 ; free physical = 1118 ; free virtual = 23206
Phase 5 Delay and Skew Optimization | Checksum: 24687e4b6

Time (s): cpu = 00:01:01 ; elapsed = 00:00:25 . Memory (MB): peak = 5318.910 ; gain = 157.855 ; free physical = 1118 ; free virtual = 23206

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 31d8d789e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:26 . Memory (MB): peak = 5318.910 ; gain = 157.855 ; free physical = 1117 ; free virtual = 23206
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.769  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2cccb2d8b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:26 . Memory (MB): peak = 5318.910 ; gain = 157.855 ; free physical = 1117 ; free virtual = 23206
Phase 6 Post Hold Fix | Checksum: 2cccb2d8b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:26 . Memory (MB): peak = 5318.910 ; gain = 157.855 ; free physical = 1117 ; free virtual = 23206

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.92248 %
  Global Horizontal Routing Utilization  = 1.61221 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 27457b7d5

Time (s): cpu = 00:01:06 ; elapsed = 00:00:26 . Memory (MB): peak = 5318.910 ; gain = 157.855 ; free physical = 1115 ; free virtual = 23203

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 27457b7d5

Time (s): cpu = 00:01:06 ; elapsed = 00:00:26 . Memory (MB): peak = 5318.910 ; gain = 157.855 ; free physical = 1114 ; free virtual = 23202

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 27457b7d5

Time (s): cpu = 00:01:07 ; elapsed = 00:00:27 . Memory (MB): peak = 5318.910 ; gain = 157.855 ; free physical = 1117 ; free virtual = 23205

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 27457b7d5

Time (s): cpu = 00:01:07 ; elapsed = 00:00:28 . Memory (MB): peak = 5318.910 ; gain = 157.855 ; free physical = 1120 ; free virtual = 23208

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.769  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 27457b7d5

Time (s): cpu = 00:01:08 ; elapsed = 00:00:28 . Memory (MB): peak = 5318.910 ; gain = 157.855 ; free physical = 1121 ; free virtual = 23209
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:08 ; elapsed = 00:00:28 . Memory (MB): peak = 5318.910 ; gain = 157.855 ; free physical = 1208 ; free virtual = 23296

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:21 ; elapsed = 00:00:31 . Memory (MB): peak = 5318.910 ; gain = 157.855 ; free physical = 1208 ; free virtual = 23296
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.80 . Memory (MB): peak = 5318.910 ; gain = 0.000 ; free physical = 1144 ; free virtual = 23278
INFO: [Common 17-1381] The checkpoint '/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw_vivado/bans3hw_vivado.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw_vivado/bans3hw_vivado.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw_vivado/bans3hw_vivado.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
110 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Mar 21 11:09:23 2022...
