v {xschem version=2.9.9 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N 240 -100 240 -80 { lab=GND}
N 240 -240 240 -210 { lab=vdrain}
N 240 -250 240 -240 { lab=vdrain}
N 240 -260 240 -250 { lab=vdrain}
N 400 -260 400 -240 { lab=vout}
N 530 -260 530 -240 { lab=vout}
N 400 -260 480 -260 { lab=vout}
N 240 -260 300 -260 { lab=vdrain}
N 380 -260 400 -260 { lab=vout}
N 360 -260 370 -260 { lab=vout}
N 530 -180 530 -160 { lab=#net1}
N 530 -150 530 -80 { lab=GND}
N 80 -260 100 -260 { lab=vin}
N 470 -260 470 -240 { lab=vout}
N 480 -260 530 -260 { lab=vout}
N 530 -260 640 -260 { lab=vout}
N 600 -180 600 -160 { lab=vfb}
N 600 -260 600 -240 { lab=vout}
N 600 -170 660 -170 { lab=vfb}
N 640 -260 660 -260 { lab=vout}
N 760 -460 780 -460 { lab=Vd}
N 840 -460 930 -460 { lab=#net2}
N 880 -480 880 -460 { lab=#net2}
N 880 -560 880 -540 { lab=Vref}
N 660 -170 760 -170 { lab=vfb}
N 760 -420 780 -420 { lab=#net3}
N 840 -420 880 -420 { lab=#net4}
N 880 -420 880 -410 { lab=#net4}
N 880 -410 880 -400 { lab=#net4}
N 880 -420 930 -420 { lab=#net4}
N 880 -340 880 -320 { lab=Vdiff}
N 880 -320 1100 -320 { lab=Vdiff}
N 930 -460 940 -460 { lab=#net2}
N 930 -420 940 -420 { lab=#net4}
N 1100 -440 1100 -320 { lab=Vdiff}
N 1080 -440 1100 -440 { lab=Vdiff}
N 1100 -320 1160 -320 { lab=Vdiff}
N 1140 -280 1160 -280 { lab=#net5}
N 1140 -280 1140 -200 { lab=#net5}
N 1140 -200 1320 -200 { lab=#net5}
N 1320 -300 1320 -200 { lab=#net5}
N 1300 -300 1320 -300 { lab=#net5}
N 1100 -510 1100 -440 { lab=Vdiff}
N 1100 -520 1160 -520 { lab=Vdiff}
N 1140 -480 1160 -480 { lab=#net6}
N 1100 -520 1100 -510 { lab=Vdiff}
N 1140 -480 1140 -420 { lab=#net6}
N 1140 -420 1140 -400 { lab=#net6}
N 1140 -400 1320 -400 { lab=#net6}
N 1320 -500 1320 -400 { lab=#net6}
N 1300 -500 1320 -500 { lab=#net6}
N 1320 -300 1360 -300 { lab=#net5}
N 1420 -300 1460 -300 { lab=Vp}
N 1460 -300 1460 -280 { lab=Vp}
N 1460 -220 1460 -200 { lab=Vref}
N 1320 -500 1340 -500 { lab=#net6}
N 1400 -500 1440 -500 { lab=#net7}
N 1420 -500 1420 -420 { lab=#net7}
N 1420 -420 1480 -420 { lab=#net7}
N 1470 -360 1480 -360 { lab=#net7}
N 1460 -360 1470 -360 { lab=#net7}
N 1460 -420 1460 -360 { lab=#net7}
N 1540 -360 1560 -360 { lab=Vint}
N 1560 -420 1560 -360 { lab=Vint}
N 1540 -420 1560 -420 { lab=Vint}
N 1560 -420 1620 -420 { lab=Vint}
N 1620 -520 1620 -420 { lab=Vint}
N 1580 -520 1620 -520 { lab=Vint}
N 1380 -540 1400 -540 { lab=Vref}
N 1400 -540 1440 -540 { lab=Vref}
N 1700 -520 1720 -520 { lab=#net8}
N 1780 -520 1790 -520 { lab=#net9}
N 1790 -520 1800 -520 { lab=#net9}
N 1790 -520 1790 -450 { lab=#net9}
N 1790 -450 1840 -450 { lab=#net9}
N 1900 -450 1980 -450 { lab=Vi}
N 1980 -540 1980 -450 { lab=Vi}
N 1940 -540 1980 -540 { lab=Vi}
N 1980 -540 2000 -540 { lab=Vi}
N 1730 -560 1760 -560 { lab=Vref}
N 1760 -560 1800 -560 { lab=Vref}
N 1620 -520 1640 -520 { lab=Vint}
N 1780 -320 1820 -320 { lab=#net10}
N 1780 -280 1800 -280 { lab=#net10}
N 1800 -320 1800 -280 { lab=#net10}
N 1820 -320 1840 -320 { lab=#net10}
N 1460 -300 1540 -300 { lab=Vp}
N 1520 -260 1540 -260 { lab=#net11}
N 1520 -260 1520 -180 { lab=#net11}
N 1520 -180 1700 -180 { lab=#net11}
N 1700 -280 1700 -180 { lab=#net11}
N 1680 -280 1700 -280 { lab=#net11}
N 2000 -500 2020 -500 { lab=#net12}
N 2000 -500 2000 -420 { lab=#net12}
N 2000 -420 2180 -420 { lab=#net12}
N 2180 -520 2180 -420 { lab=#net12}
N 2160 -520 2180 -520 { lab=#net12}
N 2000 -540 2020 -540 { lab=Vi}
N 1700 -280 1720 -280 { lab=#net11}
N 1720 -400 1720 -320 { lab=#net12}
N 1720 -400 2000 -400 { lab=#net12}
N 2000 -420 2000 -400 { lab=#net12}
N 1820 -280 1840 -280 { lab=#net13}
N 1820 -280 1820 -260 { lab=#net13}
N 1980 -300 2140 -300 { lab=VPI}
N 2120 -260 2140 -260 { lab=Vsaw}
N 2280 -280 2300 -280 { lab=Vgate}
N 250 -740 250 -730 { lab=#net14}
N 250 -720 250 -700 { lab=#net15}
N 240 -210 240 -200 { lab=vdrain}
N -610 -290 -590 -290 { lab=Vgate}
N 240 -140 240 -110 { lab=#net16}
N 200 -170 210 -170 { lab=Vgate1}
N -790 -60 -790 -40 { lab=Vstart}
N -790 -60 -590 -60 { lab=Vstart}
N -800 -250 -590 -250 { lab=Venable}
N -810 -250 -800 -250 { lab=Venable}
N -500 -80 -380 -80 { lab=Vg2}
N -380 -80 -370 -80 { lab=Vg2}
N -370 -170 -370 -80 { lab=Vg2}
N -500 -270 -370 -270 { lab=Vg1}
N -370 -270 -370 -210 { lab=Vg1}
N 80 -170 110 -170 { lab=Vgate1}
N -280 -190 -220 -190 { lab=Vxor}
N -240 -150 -220 -150 { lab=Vgate1}
N -240 -150 -240 -60 { lab=Vgate1}
N -240 -60 -60 -60 { lab=Vgate1}
N -60 -170 -60 -60 { lab=Vgate1}
N -80 -170 -60 -170 { lab=Vgate1}
N -60 -170 80 -170 { lab=Vgate1}
N -800 -100 -590 -100 { lab=#net17}
N 170 -170 200 -170 { lab=Vgate1}
N 400 -120 400 -110 { lab=#net18}
N 400 -100 400 -80 { lab=GND}
N 230 -260 240 -260 { lab=vdrain}
N 370 -260 380 -260 { lab=vout}
N 600 -90 600 -80 { lab=GND}
N 470 -100 470 -80 { lab=GND}
N 470 -120 470 -110 { lab=#net19}
N 610 -440 620 -440 { lab=vfb}
N 610 -400 620 -400 { lab=#net3}
N 610 -400 610 -320 { lab=#net3}
N 610 -320 770 -320 { lab=#net3}
N 770 -420 770 -320 { lab=#net3}
N 760 -300 760 -170 { lab=vfb}
N 580 -300 760 -300 { lab=vfb}
N 580 -440 580 -300 { lab=vfb}
N 580 -440 610 -440 { lab=vfb}
N 110 -170 170 -170 { lab=Vgate1}
N 2000 -300 2000 -280 { lab=VPI}
N 2000 -120 2000 -100 { lab=Vref}
N 1820 -260 1820 -200 { lab=#net13}
N 1820 -200 2000 -200 { lab=#net13}
N 2000 -220 2000 -200 { lab=#net13}
N 2000 -200 2000 -180 { lab=#net13}
C {madvlsi/vsource.sym} 100 -670 0 0 {name=Vin
value="pwl(0 0 10ns 1.8)"}
C {devices/code_shown.sym} 790 -130 0 0 {name=s1 only_toplevel=false value="
.include ~/Documents/MADVLSI_final/schematics/models/power_nfet_model.spice
.include ~/Documents/MADVLSI_final/schematics/models/diode_schottky_model.spice
.options gmin=1e-10
.options abstol=1e-10
.options reltol=.003
.tran 1us 5ms
.save all"}
C {madvlsi/gnd.sym} 100 -640 0 0 {name=l3 lab=GND}
C {madvlsi/gnd.sym} 240 -80 0 0 {name=l5 lab=GND}
C {madvlsi/ammeter1.sym} 240 -110 0 0 {name=VfetI}
C {models/power_nfet.sym} 240 -170 0 0 {name=X1}
C {madvlsi/inductor.sym} 130 -260 3 0 {name=L1
value=20u
m=1}
C {/home/madvlsi/Documents/MADVLSI_final/schematics/models/diode_schottky.sym} 320 -260 3 0 {name=D1}
C {madvlsi/capacitor.sym} 400 -210 0 0 {name=C1
value=100u
m=1}
C {madvlsi/resistor.sym} 530 -210 0 0 {name=R1
value=10
m=1}
C {madvlsi/gnd.sym} 400 -80 0 0 {name=l2 lab=GND}
C {madvlsi/gnd.sym} 530 -80 0 0 {name=l4 lab=GND}
C {madvlsi/ammeter1.sym} 220 -260 3 0 {name=VlI}
C {devices/lab_pin.sym} 240 -260 1 0 {name=l7 sig_type=std_logic lab=vdrain}
C {devices/lab_pin.sym} 660 -260 2 0 {name=l8 sig_type=std_logic lab=vout}
C {madvlsi/ammeter1.sym} 400 -110 0 0 {name=VC1I}
C {madvlsi/ammeter1.sym} 530 -160 0 0 {name=VrI}
C {madvlsi/resistor.sym} 600 -210 0 0 {name=R2
value=725k
m=1}
C {madvlsi/resistor.sym} 600 -130 0 0 {name=R3
value=100k
m=1}
C {madvlsi/gnd.sym} 600 -80 0 0 {name=l10 lab=GND}
C {devices/lab_pin.sym} 660 -170 1 0 {name=l11 sig_type=std_logic lab=vfb}
C {madvlsi/vsource.sym} 100 -540 0 0 {name=Vdd
value="pwl(0 0 10ns 1.8)"}
C {madvlsi/gnd.sym} 100 -510 0 0 {name=l6 lab=GND}
C {madvlsi/vdd.sym} 100 -570 0 0 {name=l12 lab=VDD}
C {madvlsi/vdd.sym} 100 -570 0 0 {name=l1 lab=VDD}
C {devices/lab_pin.sym} 100 -700 0 0 {name=l13 sig_type=std_logic lab=vin}
C {devices/lab_pin.sym} 80 -260 0 0 {name=l14 sig_type=std_logic lab=vin}
C {madvlsi/vsource.sym} 250 -670 0 0 {name=Vref
value="pwl(0 0 10ns .4)"}
C {madvlsi/gnd.sym} 250 -640 0 0 {name=l15 lab=GND}
C {devices/lab_pin.sym} 250 -580 2 0 {name=l16 sig_type=std_logic lab=Vd}
C {devices/lab_pin.sym} 760 -460 0 0 {name=l17 sig_type=std_logic lab=Vd}
C {madvlsi/resistor.sym} 810 -460 3 0 {name=R4
value=100k
m=1}
C {madvlsi/vsource.sym} 250 -550 0 0 {name=Vref1
value="pwl(0 0 10ns .4)"}
C {madvlsi/gnd.sym} 250 -520 0 0 {name=l18 lab=GND}
C {devices/lab_pin.sym} 250 -800 2 0 {name=l19 sig_type=std_logic lab=Vref}
C {madvlsi/resistor.sym} 880 -510 0 0 {name=R5
value=100k
m=1}
C {devices/lab_pin.sym} 880 -560 2 0 {name=l20 sig_type=std_logic lab=Vref}
C {madvlsi/resistor.sym} 810 -420 1 0 {name=R6
value=100k
m=1}
C {madvlsi/resistor.sym} 880 -370 0 0 {name=R7
value=100k
m=1}
C {madvlsi/gnd.sym} 1010 -390 0 0 {name=l21 lab=GND}
C {madvlsi/vdd.sym} 1010 -490 0 0 {name=l22 lab=VDD}
C {/home/madvlsi/Documents/MADVLSI_final/schematics/opamp.sym} 1060 -440 0 0 {name=X3}
C {/home/madvlsi/Documents/MADVLSI_final/schematics/opamp.sym} 1280 -300 0 0 {name=X4}
C {madvlsi/vdd.sym} 1230 -350 0 0 {name=l23 lab=VDD}
C {madvlsi/gnd.sym} 1230 -250 0 0 {name=l24 lab=GND}
C {/home/madvlsi/Documents/MADVLSI_final/schematics/opamp.sym} 1280 -500 0 0 {name=X5}
C {madvlsi/vdd.sym} 1230 -550 0 0 {name=l25 lab=VDD}
C {madvlsi/gnd.sym} 1230 -450 0 0 {name=l26 lab=GND}
C {madvlsi/resistor.sym} 1390 -300 1 0 {name=R8
value=100k
m=1}
C {madvlsi/resistor.sym} 1460 -250 2 0 {name=R9
value=100k
m=1}
C {devices/lab_pin.sym} 1460 -300 1 0 {name=l28 sig_type=std_logic lab=Vp}
C {devices/lab_pin.sym} 1100 -520 0 0 {name=l29 sig_type=std_logic lab=Vdiff}
C {/home/madvlsi/Documents/MADVLSI_final/schematics/opamp.sym} 1560 -520 0 0 {name=X6}
C {madvlsi/vdd.sym} 1510 -570 0 0 {name=l31 lab=VDD}
C {madvlsi/gnd.sym} 1510 -470 0 0 {name=l32 lab=GND}
C {madvlsi/resistor.sym} 1370 -500 1 0 {name=R10
value=500k
m=1}
C {madvlsi/capacitor.sym} 1510 -420 1 0 {name=C5
value=470p
m=1}
C {madvlsi/resistor.sym} 1510 -360 1 0 {name=R11
value=1000k
m=1}
C {devices/lab_pin.sym} 1380 -540 0 0 {name=l33 sig_type=std_logic lab=Vref}
C {/home/madvlsi/Documents/MADVLSI_final/schematics/opamp.sym} 1920 -540 0 0 {name=X7}
C {devices/lab_pin.sym} 1730 -560 0 0 {name=l34 sig_type=std_logic lab=Vref}
C {madvlsi/capacitor.sym} 1670 -520 1 0 {name=C6
value=1n
m=1}
C {madvlsi/resistor.sym} 1750 -520 1 0 {name=R13
value=100k
m=1}
C {madvlsi/resistor.sym} 1870 -450 1 0 {name=R14
value=1500k
m=1}
C {devices/lab_pin.sym} 1980 -540 1 0 {name=l35 sig_type=std_logic lab=Vi}
C {madvlsi/vdd.sym} 1870 -590 0 0 {name=l36 lab=VDD}
C {madvlsi/gnd.sym} 1870 -490 0 0 {name=l37 lab=GND}
C {devices/lab_pin.sym} 1620 -420 2 0 {name=l38 sig_type=std_logic lab=Vint}
C {madvlsi/tt_models.sym} 80 -440 0 0 {
name=TT_MODELS
only_toplevel=false
value=".option wnflag=1
.lib ~/skywater/skywater-pdk/libraries/sky130_fd_pr_ngspice/latest/models/sky130.lib.spice tt"
}
C {/home/madvlsi/Documents/MADVLSI_final/schematics/opamp.sym} 1960 -300 0 0 {name=X8}
C {madvlsi/vdd.sym} 1910 -350 0 0 {name=l39 lab=VDD}
C {madvlsi/gnd.sym} 1910 -250 0 0 {name=l40 lab=GND}
C {madvlsi/resistor.sym} 1750 -320 3 0 {name=R16
value=100k
m=1}
C {madvlsi/resistor.sym} 1750 -280 1 0 {name=R17
value=100k
m=1}
C {/home/madvlsi/Documents/MADVLSI_final/schematics/opamp.sym} 1660 -280 0 0 {name=X9}
C {madvlsi/vdd.sym} 1610 -330 0 0 {name=l41 lab=VDD}
C {madvlsi/gnd.sym} 1610 -230 0 0 {name=l42 lab=GND}
C {/home/madvlsi/Documents/MADVLSI_final/schematics/opamp.sym} 2140 -520 0 0 {name=X10}
C {madvlsi/vdd.sym} 2090 -570 0 0 {name=l43 lab=VDD}
C {madvlsi/gnd.sym} 2090 -470 0 0 {name=l44 lab=GND}
C {madvlsi/resistor.sym} 2000 -150 0 0 {name=R19
value=100k
m=1}
C {devices/lab_pin.sym} 2000 -100 0 0 {name=l45 sig_type=std_logic lab=Vref}
C {/home/madvlsi/Documents/MADVLSI_final/schematics/opamp.sym} 2260 -280 0 0 {name=X11}
C {madvlsi/vdd.sym} 2210 -330 0 0 {name=l46 lab=VDD}
C {madvlsi/gnd.sym} 2210 -230 0 0 {name=l47 lab=GND}
C {devices/lab_pin.sym} 520 -580 2 0 {name=l48 sig_type=std_logic lab=Vsaw}
C {madvlsi/gnd.sym} 520 -520 0 0 {name=l49 lab=GND}
C {devices/lab_pin.sym} 2120 -260 0 0 {name=l50 sig_type=std_logic lab=Vsaw}
C {devices/lab_pin.sym} 2300 -280 2 0 {name=l51 sig_type=std_logic lab=Vgate}
C {devices/lab_pin.sym} -610 -290 0 0 {name=l52 sig_type=std_logic lab=Vgate}
C {madvlsi/vsource.sym} 520 -550 0 0 {name=Vgate
value="pulse(0 1.8 0 9.99us 10ns 0 10us)"}
C {devices/lab_pin.sym} 2120 -300 1 0 {name=l53 sig_type=std_logic lab=VPI}
C {madvlsi/ammeter1.sym} 250 -720 2 0 {name=VrefI}
C {/home/madvlsi/Documents/MADVLSI_final/schematics/and.sym} -630 -170 0 0 {name=X2}
C {madvlsi/vdd.sym} -530 -320 0 0 {name=l30 lab=VDD}
C {madvlsi/gnd.sym} -530 -220 0 0 {name=l54 lab=GND}
C {/home/madvlsi/Documents/MADVLSI_final/schematics/inverter.sym} -1000 0 0 0 {name=X12}
C {madvlsi/vdd.sym} -920 -160 0 0 {name=l55 lab=VDD}
C {madvlsi/gnd.sym} -920 -40 0 0 {name=l56 lab=GND}
C {madvlsi/vsource.sym} -810 -220 0 0 {name=Venable
value="pulse(0 1.8 1ms 10ns 10ns 50ms 100ms)"}
C {madvlsi/gnd.sym} -810 -190 0 0 {name=l57 lab=GND}
C {devices/lab_pin.sym} -810 -250 0 0 {name=l58 sig_type=std_logic lab=Venable}
C {devices/lab_pin.sym} -960 -100 0 0 {name=l60 sig_type=std_logic lab=Venable}
C {/home/madvlsi/Documents/MADVLSI_final/schematics/and.sym} -630 20 0 0 {name=X13}
C {madvlsi/vdd.sym} -530 -130 0 0 {name=l61 lab=VDD}
C {madvlsi/gnd.sym} -530 -30 0 0 {name=l62 lab=GND}
C {madvlsi/vsource.sym} -790 -10 0 0 {name=Vstartup
value="pulse(0 1.8 10ns 10ns 10ns 5.4us 10us)"}
C {madvlsi/gnd.sym} -790 20 0 0 {name=l64 lab=GND}
C {devices/lab_pin.sym} -790 -60 0 0 {name=l65 sig_type=std_logic lab=Vstart}
C {/home/madvlsi/Documents/MADVLSI_final/schematics/xor.sym} -410 -90 0 0 {name=X14}
C {devices/lab_pin.sym} -370 -270 2 0 {name=l63 sig_type=std_logic lab=Vg1}
C {devices/lab_pin.sym} -370 -80 2 0 {name=l67 sig_type=std_logic lab=Vg2}
C {madvlsi/vdd.sym} -310 -240 0 0 {name=l68 lab=VDD}
C {madvlsi/gnd.sym} -310 -140 0 0 {name=l69 lab=GND}
C {/home/madvlsi/Documents/MADVLSI_final/schematics/opamp.sym} -100 -170 0 0 {name=X15}
C {madvlsi/vdd.sym} -150 -220 0 0 {name=l70 lab=VDD}
C {madvlsi/gnd.sym} -150 -120 0 0 {name=l71 lab=GND}
C {devices/lab_pin.sym} 60 -170 1 0 {name=l72 sig_type=std_logic lab=Vgate1}
C {madvlsi/resistor.sym} 400 -150 0 0 {name=R22
value=.006
m=1}
C {madvlsi/resistor.sym} 190 -260 3 0 {name=R24
value=.01
m=1}
C {madvlsi/ammeter1.sym} 600 -100 0 0 {name=VfbI}
C {devices/lab_pin.sym} -280 -190 3 0 {name=l73 sig_type=std_logic lab=Vxor}
C {madvlsi/resistor.sym} 470 -150 0 0 {name=R23
value=.006
m=1}
C {madvlsi/ammeter1.sym} 470 -110 0 0 {name=VC2I}
C {madvlsi/gnd.sym} 470 -80 0 0 {name=l9 lab=GND}
C {madvlsi/gnd.sym} 690 -370 0 0 {name=l74 lab=GND}
C {madvlsi/vdd.sym} 690 -470 0 0 {name=l75 lab=VDD}
C {/home/madvlsi/Documents/MADVLSI_final/schematics/opamp.sym} 740 -420 0 0 {name=X16}
C {devices/lab_pin.sym} 1460 -200 0 0 {name=l27 sig_type=std_logic lab=Vref}
C {madvlsi/resistor.sym} 250 -770 0 0 {name=R20
value=.5
m=1}
C {madvlsi/gnd.sym} 470 -180 2 0 {name=l59 lab=GND}
C {madvlsi/gnd.sym} 470 -80 0 0 {name=l66 lab=GND}
C {madvlsi/resistor.sym} 2000 -250 0 0 {name=R12
value=100k
m=1}
