<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › radeon_bios.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>radeon_bios.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008 Advanced Micro Devices, Inc.</span>
<span class="cm"> * Copyright 2008 Red Hat Inc.</span>
<span class="cm"> * Copyright 2009 Jerome Glisse.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Dave Airlie</span>
<span class="cm"> *          Alex Deucher</span>
<span class="cm"> *          Jerome Glisse</span>
<span class="cm"> */</span>
<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;radeon_reg.h&quot;</span>
<span class="cp">#include &quot;radeon.h&quot;</span>
<span class="cp">#include &quot;atom.h&quot;</span>

<span class="cp">#include &lt;linux/vga_switcheroo.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cm">/*</span>
<span class="cm"> * BIOS.</span>
<span class="cm"> */</span>

<span class="cm">/* If you boot an IGP board with a discrete card as the primary,</span>
<span class="cm"> * the IGP rom is not accessible via the rom bar as the IGP rom is</span>
<span class="cm"> * part of the system bios.  On boot, the system bios puts a</span>
<span class="cm"> * copy of the igp rom at the start of vram if a discrete card is</span>
<span class="cm"> * present.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="nf">igp_read_bios_from_vram</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint8_t</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">bios</span><span class="p">;</span>
	<span class="n">resource_size_t</span> <span class="n">vram_base</span><span class="p">;</span>
	<span class="n">resource_size_t</span> <span class="n">size</span> <span class="o">=</span> <span class="mi">256</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">;</span> <span class="cm">/* ??? */</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">))</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_card_posted</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
			<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">vram_base</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">bios</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">vram_base</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bios</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">bios</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">!=</span> <span class="mh">0x55</span> <span class="o">||</span> <span class="n">bios</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">!=</span> <span class="mh">0xaa</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">bios</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="n">size</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">bios</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">memcpy_fromio</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">,</span> <span class="n">bios</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">bios</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">radeon_read_bios</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint8_t</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">bios</span><span class="p">;</span>
	<span class="kt">size_t</span> <span class="n">size</span><span class="p">;</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="cm">/* XXX: some cards may return 0 for rom size? ddx has a workaround */</span>
	<span class="n">bios</span> <span class="o">=</span> <span class="n">pci_map_rom</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">size</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bios</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">bios</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">!=</span> <span class="mh">0x55</span> <span class="o">||</span> <span class="n">bios</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">!=</span> <span class="mh">0xaa</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pci_unmap_rom</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">bios</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span> <span class="o">=</span> <span class="n">kmemdup</span><span class="p">(</span><span class="n">bios</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pci_unmap_rom</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">bios</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">pci_unmap_rom</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">bios</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* ATRM is used to get the BIOS on the discrete cards in</span>
<span class="cm"> * dual-gpu systems.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="nf">radeon_atrm_get_bios</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">size</span> <span class="o">=</span> <span class="mi">256</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_atrm_supported</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="n">size</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Unable to allocate bios</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">size</span> <span class="o">/</span> <span class="n">ATRM_BIOS_PAGE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">radeon_atrm_get_bios_chunk</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">,</span>
						 <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="n">ATRM_BIOS_PAGE</span><span class="p">),</span>
						 <span class="n">ATRM_BIOS_PAGE</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="n">ATRM_BIOS_PAGE</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">!=</span> <span class="mh">0x55</span> <span class="o">||</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">!=</span> <span class="mh">0xaa</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">ni_read_disabled_bios</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">bus_cntl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">d1vga_control</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">d2vga_control</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">vga_render_control</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rom_cntl</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">bus_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R600_BUS_CNTL</span><span class="p">);</span>
	<span class="n">d1vga_control</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_D1VGA_CONTROL</span><span class="p">);</span>
	<span class="n">d2vga_control</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_D2VGA_CONTROL</span><span class="p">);</span>
	<span class="n">vga_render_control</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_VGA_RENDER_CONTROL</span><span class="p">);</span>
	<span class="n">rom_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R600_ROM_CNTL</span><span class="p">);</span>

	<span class="cm">/* enable the rom */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_BUS_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">bus_cntl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">R600_BIOS_ROM_DIS</span><span class="p">));</span>
	<span class="cm">/* Disable VGA mode */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1VGA_CONTROL</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">d1vga_control</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">AVIVO_DVGA_CONTROL_MODE_ENABLE</span> <span class="o">|</span>
		<span class="n">AVIVO_DVGA_CONTROL_TIMING_SELECT</span><span class="p">)));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D2VGA_CONTROL</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">d2vga_control</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">AVIVO_DVGA_CONTROL_MODE_ENABLE</span> <span class="o">|</span>
		<span class="n">AVIVO_DVGA_CONTROL_TIMING_SELECT</span><span class="p">)));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_VGA_RENDER_CONTROL</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">vga_render_control</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">AVIVO_VGA_VSTATUS_CNTL_MASK</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_ROM_CNTL</span><span class="p">,</span> <span class="n">rom_cntl</span> <span class="o">|</span> <span class="n">R600_SCK_OVERWRITE</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_read_bios</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="cm">/* restore regs */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_BUS_CNTL</span><span class="p">,</span> <span class="n">bus_cntl</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1VGA_CONTROL</span><span class="p">,</span> <span class="n">d1vga_control</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D2VGA_CONTROL</span><span class="p">,</span> <span class="n">d2vga_control</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_VGA_RENDER_CONTROL</span><span class="p">,</span> <span class="n">vga_render_control</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_ROM_CNTL</span><span class="p">,</span> <span class="n">rom_cntl</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">r700_read_disabled_bios</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">viph_control</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">bus_cntl</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">d1vga_control</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">d2vga_control</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">vga_render_control</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">rom_cntl</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">cg_spll_func_cntl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">cg_spll_status</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">viph_control</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_VIPH_CONTROL</span><span class="p">);</span>
	<span class="n">bus_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R600_BUS_CNTL</span><span class="p">);</span>
	<span class="n">d1vga_control</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_D1VGA_CONTROL</span><span class="p">);</span>
	<span class="n">d2vga_control</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_D2VGA_CONTROL</span><span class="p">);</span>
	<span class="n">vga_render_control</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_VGA_RENDER_CONTROL</span><span class="p">);</span>
	<span class="n">rom_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R600_ROM_CNTL</span><span class="p">);</span>

	<span class="cm">/* disable VIP */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_VIPH_CONTROL</span><span class="p">,</span> <span class="p">(</span><span class="n">viph_control</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RADEON_VIPH_EN</span><span class="p">));</span>
	<span class="cm">/* enable the rom */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_BUS_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">bus_cntl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">R600_BIOS_ROM_DIS</span><span class="p">));</span>
	<span class="cm">/* Disable VGA mode */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1VGA_CONTROL</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">d1vga_control</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">AVIVO_DVGA_CONTROL_MODE_ENABLE</span> <span class="o">|</span>
		<span class="n">AVIVO_DVGA_CONTROL_TIMING_SELECT</span><span class="p">)));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D2VGA_CONTROL</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">d2vga_control</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">AVIVO_DVGA_CONTROL_MODE_ENABLE</span> <span class="o">|</span>
		<span class="n">AVIVO_DVGA_CONTROL_TIMING_SELECT</span><span class="p">)));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_VGA_RENDER_CONTROL</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">vga_render_control</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">AVIVO_VGA_VSTATUS_CNTL_MASK</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV730</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cg_spll_func_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R600_CG_SPLL_FUNC_CNTL</span><span class="p">);</span>

		<span class="cm">/* enable bypass mode */</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_CG_SPLL_FUNC_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">cg_spll_func_cntl</span> <span class="o">|</span>
						<span class="n">R600_SPLL_BYPASS_EN</span><span class="p">));</span>

		<span class="cm">/* wait for SPLL_CHG_STATUS to change to 1 */</span>
		<span class="n">cg_spll_status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">cg_spll_status</span> <span class="o">&amp;</span> <span class="n">R600_SPLL_CHG_STATUS</span><span class="p">))</span>
			<span class="n">cg_spll_status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R600_CG_SPLL_STATUS</span><span class="p">);</span>

		<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_ROM_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">rom_cntl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">R600_SCK_OVERWRITE</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_ROM_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">rom_cntl</span> <span class="o">|</span> <span class="n">R600_SCK_OVERWRITE</span><span class="p">));</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_read_bios</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="cm">/* restore regs */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV730</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_CG_SPLL_FUNC_CNTL</span><span class="p">,</span> <span class="n">cg_spll_func_cntl</span><span class="p">);</span>

		<span class="cm">/* wait for SPLL_CHG_STATUS to change to 1 */</span>
		<span class="n">cg_spll_status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">cg_spll_status</span> <span class="o">&amp;</span> <span class="n">R600_SPLL_CHG_STATUS</span><span class="p">))</span>
			<span class="n">cg_spll_status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R600_CG_SPLL_STATUS</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_VIPH_CONTROL</span><span class="p">,</span> <span class="n">viph_control</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_BUS_CNTL</span><span class="p">,</span> <span class="n">bus_cntl</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1VGA_CONTROL</span><span class="p">,</span> <span class="n">d1vga_control</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D2VGA_CONTROL</span><span class="p">,</span> <span class="n">d2vga_control</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_VGA_RENDER_CONTROL</span><span class="p">,</span> <span class="n">vga_render_control</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_ROM_CNTL</span><span class="p">,</span> <span class="n">rom_cntl</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">r600_read_disabled_bios</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">viph_control</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">bus_cntl</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">d1vga_control</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">d2vga_control</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">vga_render_control</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">rom_cntl</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">general_pwrmgt</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">low_vid_lower_gpio_cntl</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">medium_vid_lower_gpio_cntl</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">high_vid_lower_gpio_cntl</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">ctxsw_vid_lower_gpio_cntl</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">lower_gpio_enable</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">viph_control</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_VIPH_CONTROL</span><span class="p">);</span>
	<span class="n">bus_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R600_BUS_CNTL</span><span class="p">);</span>
	<span class="n">d1vga_control</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_D1VGA_CONTROL</span><span class="p">);</span>
	<span class="n">d2vga_control</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_D2VGA_CONTROL</span><span class="p">);</span>
	<span class="n">vga_render_control</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_VGA_RENDER_CONTROL</span><span class="p">);</span>
	<span class="n">rom_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R600_ROM_CNTL</span><span class="p">);</span>
	<span class="n">general_pwrmgt</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R600_GENERAL_PWRMGT</span><span class="p">);</span>
	<span class="n">low_vid_lower_gpio_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R600_LOW_VID_LOWER_GPIO_CNTL</span><span class="p">);</span>
	<span class="n">medium_vid_lower_gpio_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R600_MEDIUM_VID_LOWER_GPIO_CNTL</span><span class="p">);</span>
	<span class="n">high_vid_lower_gpio_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R600_HIGH_VID_LOWER_GPIO_CNTL</span><span class="p">);</span>
	<span class="n">ctxsw_vid_lower_gpio_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R600_CTXSW_VID_LOWER_GPIO_CNTL</span><span class="p">);</span>
	<span class="n">lower_gpio_enable</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R600_LOWER_GPIO_ENABLE</span><span class="p">);</span>

	<span class="cm">/* disable VIP */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_VIPH_CONTROL</span><span class="p">,</span> <span class="p">(</span><span class="n">viph_control</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RADEON_VIPH_EN</span><span class="p">));</span>
	<span class="cm">/* enable the rom */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_BUS_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">bus_cntl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">R600_BIOS_ROM_DIS</span><span class="p">));</span>
	<span class="cm">/* Disable VGA mode */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1VGA_CONTROL</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">d1vga_control</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">AVIVO_DVGA_CONTROL_MODE_ENABLE</span> <span class="o">|</span>
		<span class="n">AVIVO_DVGA_CONTROL_TIMING_SELECT</span><span class="p">)));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D2VGA_CONTROL</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">d2vga_control</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">AVIVO_DVGA_CONTROL_MODE_ENABLE</span> <span class="o">|</span>
		<span class="n">AVIVO_DVGA_CONTROL_TIMING_SELECT</span><span class="p">)));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_VGA_RENDER_CONTROL</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">vga_render_control</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">AVIVO_VGA_VSTATUS_CNTL_MASK</span><span class="p">));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_ROM_CNTL</span><span class="p">,</span>
	       <span class="p">((</span><span class="n">rom_cntl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">R600_SCK_PRESCALE_CRYSTAL_CLK_MASK</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">R600_SCK_PRESCALE_CRYSTAL_CLK_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">R600_SCK_OVERWRITE</span><span class="p">));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_GENERAL_PWRMGT</span><span class="p">,</span> <span class="p">(</span><span class="n">general_pwrmgt</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">R600_OPEN_DRAIN_PADS</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_LOW_VID_LOWER_GPIO_CNTL</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">low_vid_lower_gpio_cntl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x400</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_MEDIUM_VID_LOWER_GPIO_CNTL</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">medium_vid_lower_gpio_cntl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x400</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_HIGH_VID_LOWER_GPIO_CNTL</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">high_vid_lower_gpio_cntl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x400</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_CTXSW_VID_LOWER_GPIO_CNTL</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">ctxsw_vid_lower_gpio_cntl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x400</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_LOWER_GPIO_ENABLE</span><span class="p">,</span> <span class="p">(</span><span class="n">lower_gpio_enable</span> <span class="o">|</span> <span class="mh">0x400</span><span class="p">));</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_read_bios</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="cm">/* restore regs */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_VIPH_CONTROL</span><span class="p">,</span> <span class="n">viph_control</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_BUS_CNTL</span><span class="p">,</span> <span class="n">bus_cntl</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1VGA_CONTROL</span><span class="p">,</span> <span class="n">d1vga_control</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D2VGA_CONTROL</span><span class="p">,</span> <span class="n">d2vga_control</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_VGA_RENDER_CONTROL</span><span class="p">,</span> <span class="n">vga_render_control</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_ROM_CNTL</span><span class="p">,</span> <span class="n">rom_cntl</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_GENERAL_PWRMGT</span><span class="p">,</span> <span class="n">general_pwrmgt</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_LOW_VID_LOWER_GPIO_CNTL</span><span class="p">,</span> <span class="n">low_vid_lower_gpio_cntl</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_MEDIUM_VID_LOWER_GPIO_CNTL</span><span class="p">,</span> <span class="n">medium_vid_lower_gpio_cntl</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_HIGH_VID_LOWER_GPIO_CNTL</span><span class="p">,</span> <span class="n">high_vid_lower_gpio_cntl</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_CTXSW_VID_LOWER_GPIO_CNTL</span><span class="p">,</span> <span class="n">ctxsw_vid_lower_gpio_cntl</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_LOWER_GPIO_ENABLE</span><span class="p">,</span> <span class="n">lower_gpio_enable</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">avivo_read_disabled_bios</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">seprom_cntl1</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">viph_control</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">bus_cntl</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">d1vga_control</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">d2vga_control</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">vga_render_control</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">gpiopad_a</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">gpiopad_en</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">gpiopad_mask</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">seprom_cntl1</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_SEPROM_CNTL1</span><span class="p">);</span>
	<span class="n">viph_control</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_VIPH_CONTROL</span><span class="p">);</span>
	<span class="n">bus_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RV370_BUS_CNTL</span><span class="p">);</span>
	<span class="n">d1vga_control</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_D1VGA_CONTROL</span><span class="p">);</span>
	<span class="n">d2vga_control</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_D2VGA_CONTROL</span><span class="p">);</span>
	<span class="n">vga_render_control</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_VGA_RENDER_CONTROL</span><span class="p">);</span>
	<span class="n">gpiopad_a</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_GPIOPAD_A</span><span class="p">);</span>
	<span class="n">gpiopad_en</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_GPIOPAD_EN</span><span class="p">);</span>
	<span class="n">gpiopad_mask</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_GPIOPAD_MASK</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_SEPROM_CNTL1</span><span class="p">,</span>
	       <span class="p">((</span><span class="n">seprom_cntl1</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RADEON_SCK_PRESCALE_MASK</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="mh">0xc</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_SCK_PRESCALE_SHIFT</span><span class="p">)));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_GPIOPAD_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_GPIOPAD_EN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_GPIOPAD_MASK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* disable VIP */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_VIPH_CONTROL</span><span class="p">,</span> <span class="p">(</span><span class="n">viph_control</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RADEON_VIPH_EN</span><span class="p">));</span>

	<span class="cm">/* enable the rom */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RV370_BUS_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">bus_cntl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RV370_BUS_BIOS_DIS_ROM</span><span class="p">));</span>

	<span class="cm">/* Disable VGA mode */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1VGA_CONTROL</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">d1vga_control</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">AVIVO_DVGA_CONTROL_MODE_ENABLE</span> <span class="o">|</span>
		<span class="n">AVIVO_DVGA_CONTROL_TIMING_SELECT</span><span class="p">)));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D2VGA_CONTROL</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">d2vga_control</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">AVIVO_DVGA_CONTROL_MODE_ENABLE</span> <span class="o">|</span>
		<span class="n">AVIVO_DVGA_CONTROL_TIMING_SELECT</span><span class="p">)));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_VGA_RENDER_CONTROL</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">vga_render_control</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">AVIVO_VGA_VSTATUS_CNTL_MASK</span><span class="p">));</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_read_bios</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="cm">/* restore regs */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_SEPROM_CNTL1</span><span class="p">,</span> <span class="n">seprom_cntl1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_VIPH_CONTROL</span><span class="p">,</span> <span class="n">viph_control</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RV370_BUS_CNTL</span><span class="p">,</span> <span class="n">bus_cntl</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1VGA_CONTROL</span><span class="p">,</span> <span class="n">d1vga_control</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D2VGA_CONTROL</span><span class="p">,</span> <span class="n">d2vga_control</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_VGA_RENDER_CONTROL</span><span class="p">,</span> <span class="n">vga_render_control</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_GPIOPAD_A</span><span class="p">,</span> <span class="n">gpiopad_a</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_GPIOPAD_EN</span><span class="p">,</span> <span class="n">gpiopad_en</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_GPIOPAD_MASK</span><span class="p">,</span> <span class="n">gpiopad_mask</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">legacy_read_disabled_bios</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">seprom_cntl1</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">viph_control</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">bus_cntl</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">crtc_gen_cntl</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">crtc2_gen_cntl</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">crtc_ext_cntl</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">fp2_gen_cntl</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">seprom_cntl1</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_SEPROM_CNTL1</span><span class="p">);</span>
	<span class="n">viph_control</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_VIPH_CONTROL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCIE</span><span class="p">)</span>
		<span class="n">bus_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RV370_BUS_CNTL</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">bus_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_BUS_CNTL</span><span class="p">);</span>
	<span class="n">crtc_gen_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_GEN_CNTL</span><span class="p">);</span>
	<span class="n">crtc2_gen_cntl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">crtc_ext_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_EXT_CNTL</span><span class="p">);</span>
	<span class="n">fp2_gen_cntl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="o">-&gt;</span><span class="n">pci_device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_ATI_RADEON_QY</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">fp2_gen_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_FP2_GEN_CNTL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_SINGLE_CRTC</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">crtc2_gen_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC2_GEN_CNTL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_SEPROM_CNTL1</span><span class="p">,</span>
	       <span class="p">((</span><span class="n">seprom_cntl1</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RADEON_SCK_PRESCALE_MASK</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="mh">0xc</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_SCK_PRESCALE_SHIFT</span><span class="p">)));</span>

	<span class="cm">/* disable VIP */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_VIPH_CONTROL</span><span class="p">,</span> <span class="p">(</span><span class="n">viph_control</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RADEON_VIPH_EN</span><span class="p">));</span>

	<span class="cm">/* enable the rom */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCIE</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RV370_BUS_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">bus_cntl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RV370_BUS_BIOS_DIS_ROM</span><span class="p">));</span>
	<span class="k">else</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_BUS_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">bus_cntl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RADEON_BUS_BIOS_DIS_ROM</span><span class="p">));</span>

	<span class="cm">/* Turn off mem requests and CRTC for both controllers */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_GEN_CNTL</span><span class="p">,</span>
	       <span class="p">((</span><span class="n">crtc_gen_cntl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RADEON_CRTC_EN</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">RADEON_CRTC_DISP_REQ_EN_B</span> <span class="o">|</span>
		 <span class="n">RADEON_CRTC_EXT_DISP_EN</span><span class="p">)));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_SINGLE_CRTC</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC2_GEN_CNTL</span><span class="p">,</span>
		       <span class="p">((</span><span class="n">crtc2_gen_cntl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RADEON_CRTC2_EN</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">RADEON_CRTC2_DISP_REQ_EN_B</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="cm">/* Turn off CRTC */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_EXT_CNTL</span><span class="p">,</span>
	       <span class="p">((</span><span class="n">crtc_ext_cntl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RADEON_CRTC_CRT_ON</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">RADEON_CRTC_SYNC_TRISTAT</span> <span class="o">|</span>
		 <span class="n">RADEON_CRTC_DISPLAY_DIS</span><span class="p">)));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="o">-&gt;</span><span class="n">pci_device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_ATI_RADEON_QY</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_FP2_GEN_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">fp2_gen_cntl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RADEON_FP2_ON</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_read_bios</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="cm">/* restore regs */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_SEPROM_CNTL1</span><span class="p">,</span> <span class="n">seprom_cntl1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_VIPH_CONTROL</span><span class="p">,</span> <span class="n">viph_control</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCIE</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RV370_BUS_CNTL</span><span class="p">,</span> <span class="n">bus_cntl</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_BUS_CNTL</span><span class="p">,</span> <span class="n">bus_cntl</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_GEN_CNTL</span><span class="p">,</span> <span class="n">crtc_gen_cntl</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_SINGLE_CRTC</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC2_GEN_CNTL</span><span class="p">,</span> <span class="n">crtc2_gen_cntl</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_EXT_CNTL</span><span class="p">,</span> <span class="n">crtc_ext_cntl</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="o">-&gt;</span><span class="n">pci_device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_ATI_RADEON_QY</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_FP2_GEN_CNTL</span><span class="p">,</span> <span class="n">fp2_gen_cntl</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">radeon_read_disabled_bios</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">igp_read_bios_from_vram</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_BARTS</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ni_read_disabled_bios</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV770</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r700_read_disabled_bios</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_R600</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r600_read_disabled_bios</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_RS600</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">avivo_read_disabled_bios</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">legacy_read_disabled_bios</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>


<span class="n">bool</span> <span class="nf">radeon_get_bios</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">bool</span> <span class="n">r</span><span class="p">;</span>
	<span class="kt">uint16_t</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_atrm_get_bios</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span> <span class="o">==</span> <span class="nb">false</span><span class="p">)</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">igp_read_bios_from_vram</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span> <span class="o">==</span> <span class="nb">false</span><span class="p">)</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_read_bios</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span> <span class="o">==</span> <span class="nb">false</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_read_disabled_bios</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span> <span class="o">==</span> <span class="nb">false</span> <span class="o">||</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Unable to locate a BIOS ROM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">!=</span> <span class="mh">0x55</span> <span class="o">||</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">!=</span> <span class="mh">0xaa</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;BIOS signature incorrect %x %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="k">goto</span> <span class="n">free_bios</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RBIOS16</span><span class="p">(</span><span class="mh">0x18</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">RBIOS8</span><span class="p">(</span><span class="n">tmp</span> <span class="o">+</span> <span class="mh">0x14</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Not an x86 BIOS ROM, not using.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">free_bios</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios_header_start</span> <span class="o">=</span> <span class="n">RBIOS16</span><span class="p">(</span><span class="mh">0x48</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios_header_start</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">goto</span> <span class="n">free_bios</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios_header_start</span> <span class="o">+</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">memcmp</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span> <span class="o">+</span> <span class="n">tmp</span><span class="p">,</span> <span class="s">&quot;ATOM&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="o">||</span>
	    <span class="o">!</span><span class="n">memcmp</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span> <span class="o">+</span> <span class="n">tmp</span><span class="p">,</span> <span class="s">&quot;MOTA&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">is_atom_bios</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">is_atom_bios</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;%sBIOS detected</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">is_atom_bios</span> <span class="o">?</span> <span class="s">&quot;ATOM&quot;</span> <span class="o">:</span> <span class="s">&quot;COM&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="nl">free_bios:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
