
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//Radii_32000M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000000 cycles: 3334328 heartbeat IPC: 2.9991 cumulative IPC: 2.9991 (Simulation time: 0 hr 0 min 56 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6780112 heartbeat IPC: 2.9021 cumulative IPC: 2.9498 (Simulation time: 0 hr 2 min 7 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 10254263 heartbeat IPC: 2.8784 cumulative IPC: 2.92561 (Simulation time: 0 hr 3 min 15 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 13807971 heartbeat IPC: 2.81396 cumulative IPC: 2.89688 (Simulation time: 0 hr 4 min 20 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 13807971 (Simulation time: 0 hr 4 min 20 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 40273393 heartbeat IPC: 0.377851 cumulative IPC: 0.377851 (Simulation time: 0 hr 5 min 51 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 66035355 heartbeat IPC: 0.388169 cumulative IPC: 0.382941 (Simulation time: 0 hr 7 min 22 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 92759195 heartbeat IPC: 0.374198 cumulative IPC: 0.379981 (Simulation time: 0 hr 8 min 53 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 121335506 heartbeat IPC: 0.34994 cumulative IPC: 0.371998 (Simulation time: 0 hr 10 min 36 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 151828899 heartbeat IPC: 0.32794 cumulative IPC: 0.362264 (Simulation time: 0 hr 12 min 16 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 180716008 heartbeat IPC: 0.346175 cumulative IPC: 0.359479 (Simulation time: 0 hr 13 min 45 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 209441956 heartbeat IPC: 0.348117 cumulative IPC: 0.357811 (Simulation time: 0 hr 15 min 14 sec) 
Heartbeat CPU 0 instructions: 120000001 cycles: 240197306 heartbeat IPC: 0.325147 cumulative IPC: 0.353374 (Simulation time: 0 hr 16 min 45 sec) 
Heartbeat CPU 0 instructions: 130000004 cycles: 272168924 heartbeat IPC: 0.312778 cumulative IPC: 0.34835 (Simulation time: 0 hr 18 min 12 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 302551045 heartbeat IPC: 0.329141 cumulative IPC: 0.346329 (Simulation time: 0 hr 19 min 36 sec) 
Finished CPU 0 instructions: 100000000 cycles: 288743082 cumulative IPC: 0.346329 (Simulation time: 0 hr 19 min 36 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.346329 instructions: 100000000 cycles: 288743082
cpu0_DTLB TOTAL     ACCESS:   30465311  HIT:   25783495  MISS:    4681816
cpu0_DTLB LOAD      ACCESS:   26846198  HIT:   22206549  MISS:    4639649
cpu0_DTLB RFO       ACCESS:    3619113  HIT:    3576946  MISS:      42167
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.0585 cycles
cpu0_DTLB MSHR FULL EVENTS: 38315 MSHR MERGE EVENTS: 257971
cpu0_ITLB TOTAL     ACCESS:   10810454  HIT:   10810454  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10810454  HIT:   10810454  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:    4681816  HIT:    4574768  MISS:     107048
cpu0_STLB LOAD      ACCESS:    4639649  HIT:    4534330  MISS:     105319
cpu0_STLB RFO       ACCESS:      42167  HIT:      40438  MISS:       1729
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 42.7284 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   28809861  HIT:   22387898  MISS:    6421963
cpu0_L1D LOAD      ACCESS:   25085327  HIT:   18689369  MISS:    6395958
cpu0_L1D RFO       ACCESS:    3620037  HIT:    3608033  MISS:      12004
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     104497  HIT:      90496  MISS:      14001
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 46.2689 cycles
cpu0_L1D MSHR FULL EVENTS: 16171 MSHR MERGE EVENTS: 1243709
cpu0_L2C TOTAL     ACCESS:    6568960  HIT:    3544990  MISS:    3023963
cpu0_L2C LOAD      ACCESS:    6395958  HIT:    3384147  MISS:    3011811
cpu0_L2C RFO       ACCESS:      12004  HIT:         10  MISS:      11994
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     146997  HIT:     146990  MISS:          7
cpu0_L2C TRANSLATION ACCESS:      14001  HIT:      13843  MISS:        158
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 75.5793 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    6047923  HIT:    1899400  MISS:    1124563
LLC LOAD      ACCESS:    3011801  HIT:    1899235  MISS:    1112566
LLC RFO       ACCESS:      11994  HIT:          0  MISS:      11994
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    3023970  HIT:         10  MISS:    3023960
LLC TRANSLATION ACCESS:        158  HIT:        155  MISS:          3
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 147.761 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     204517  ROW_BUFFER_MISS:     920046
 DBUS AVG_CONGESTED_CYCLE:    3.60607
 WQ ROW_BUFFER_HIT:       1144  ROW_BUFFER_MISS:       2515  FULL:          0


CPU 0 Branch Prediction Accuracy: 82.2162% MPKI: 45.9691 Average ROB Occupancy at Mispredict: 25.2273
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 45.9691
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

