Analysis & Synthesis report for LC3FPGA
Tue Mar 05 18:55:01 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis IP Cores Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated
 16. Parameter Settings for User Entity Instance: LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "SevenSegmentDecoder:pc_disp2"
 19. Port Connectivity Checks: "SevenSegmentDecoder:state_disp2"
 20. Port Connectivity Checks: "SevenSegmentDecoder:disp8"
 21. Port Connectivity Checks: "SevenSegmentDecoder:disp7"
 22. Port Connectivity Checks: "SevenSegmentDecoder:disp6"
 23. Port Connectivity Checks: "SevenSegmentDecoder:disp5"
 24. Port Connectivity Checks: "SevenSegmentDecoder:disp4"
 25. Port Connectivity Checks: "SevenSegmentDecoder:disp3"
 26. Port Connectivity Checks: "SevenSegmentDecoder:disp2"
 27. Port Connectivity Checks: "SevenSegmentDecoder:disp1"
 28. Port Connectivity Checks: "LC3:processor|ALU:alu"
 29. Port Connectivity Checks: "LC3:processor|EAB:eab"
 30. Port Connectivity Checks: "LC3:processor|MARMux:mar_mux"
 31. Port Connectivity Checks: "LC3:processor|Memory:memory"
 32. Port Connectivity Checks: "LC3:processor|LC3Control:FSM"
 33. Port Connectivity Checks: "LC3:processor"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages
 37. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 05 18:55:01 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; LC3FPGA                                     ;
; Top-level Entity Name              ; LC3FPGA                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,123                                       ;
;     Total combinational functions  ; 971                                         ;
;     Dedicated logic registers      ; 296                                         ;
; Total registers                    ; 296                                         ;
; Total pins                         ; 99                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,048,576                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; LC3FPGA            ; LC3FPGA            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                           ;
+--------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                             ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+--------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; ../clock_1hz.v                                               ; yes             ; User Verilog HDL File                  ; C:/Users/USER1/Digital Logic/LC-3/clock_1hz.v                                ;         ;
; ../Register File/RegisterFile.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v               ;         ;
; ../Register File/mux_8_1_bit_16.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v             ;         ;
; ../Register File/decoder_3_8.v                               ; yes             ; User Verilog HDL File                  ; C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v                ;         ;
; ../PC/PC.v                                                   ; yes             ; User Verilog HDL File                  ; C:/Users/USER1/Digital Logic/LC-3/PC/PC.v                                    ;         ;
; ../PC/d_negedge_flip_flop.v                                  ; yes             ; User Verilog HDL File                  ; C:/Users/USER1/Digital Logic/LC-3/PC/d_negedge_flip_flop.v                   ;         ;
; ../NZP/NZP_register.v                                        ; yes             ; User Verilog HDL File                  ; C:/Users/USER1/Digital Logic/LC-3/NZP/NZP_register.v                         ;         ;
; ../NZP/NZP.v                                                 ; yes             ; User Verilog HDL File                  ; C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v                                  ;         ;
; ../Memory/two_port_mem.v                                     ; yes             ; User Wizard-Generated File             ; C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v                      ;         ;
; ../Memory/Memory.v                                           ; yes             ; User Verilog HDL File                  ; C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v                            ;         ;
; ../MARMux/MARMux.v                                           ; yes             ; User Verilog HDL File                  ; C:/Users/USER1/Digital Logic/LC-3/MARMux/MARMux.v                            ;         ;
; ../LC3Control/LC3Control.v                                   ; yes             ; User Verilog HDL File                  ; C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v                    ;         ;
; ../IR/IR.v                                                   ; yes             ; User Verilog HDL File                  ; C:/Users/USER1/Digital Logic/LC-3/IR/IR.v                                    ;         ;
; ../EAB/EAB.v                                                 ; yes             ; User Verilog HDL File                  ; C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v                                  ;         ;
; ../ALU/ALU.v                                                 ; yes             ; User Verilog HDL File                  ; C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v                                  ;         ;
; ../LC3.v                                                     ; yes             ; User Verilog HDL File                  ; C:/Users/USER1/Digital Logic/LC-3/LC3.v                                      ;         ;
; ../bus_tri_state_buffer.v                                    ; yes             ; User Verilog HDL File                  ; C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v                     ;         ;
; ../bit_16_reg.v                                              ; yes             ; User Verilog HDL File                  ; C:/Users/USER1/Digital Logic/LC-3/bit_16_reg.v                               ;         ;
; LC3FPGA.v                                                    ; yes             ; User Verilog HDL File                  ; C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v                             ;         ;
; SevenSegmentDecoder.v                                        ; yes             ; User Verilog HDL File                  ; C:/Users/USER1/Digital Logic/LC-3/FPGA/SevenSegmentDecoder.v                 ;         ;
; altsyncram.tdf                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_67i2.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf                ;         ;
; /users/user1/digital logic/lc-3/lc3_instruction_mem_init.mif ; yes             ; Auto-Found Memory Initialization File  ; /users/user1/digital logic/lc-3/lc3_instruction_mem_init.mif                 ;         ;
; db/decode_rsa.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/USER1/Digital Logic/LC-3/FPGA/db/decode_rsa.tdf                     ;         ;
; db/decode_k8a.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/USER1/Digital Logic/LC-3/FPGA/db/decode_k8a.tdf                     ;         ;
; db/mux_qob.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/USER1/Digital Logic/LC-3/FPGA/db/mux_qob.tdf                        ;         ;
+--------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimated Total logic elements              ; 1,123                 ;
;                                             ;                       ;
; Total combinational functions               ; 971                   ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 652                   ;
;     -- 3 input functions                    ; 230                   ;
;     -- <=2 input functions                  ; 89                    ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 902                   ;
;     -- arithmetic mode                      ; 69                    ;
;                                             ;                       ;
; Total registers                             ; 296                   ;
;     -- Dedicated logic registers            ; 296                   ;
;     -- I/O registers                        ; 0                     ;
;                                             ;                       ;
; I/O pins                                    ; 99                    ;
; Total memory bits                           ; 1048576               ;
;                                             ;                       ;
; Embedded Multiplier 9-bit elements          ; 0                     ;
;                                             ;                       ;
; Maximum fan-out node                        ; clock_1hz:clk|out_1hz ;
; Maximum fan-out                             ; 398                   ;
; Total fan-out                               ; 8765                  ;
; Average fan-out                             ; 5.50                  ;
+---------------------------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                         ; Entity Name          ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |LC3FPGA                                        ; 971 (85)            ; 296 (0)                   ; 1048576     ; 0            ; 0       ; 0         ; 99   ; 0            ; |LC3FPGA                                                                                                                                                    ; LC3FPGA              ; work         ;
;    |LC3:processor|                              ; 831 (0)             ; 269 (0)                   ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor                                                                                                                                      ; LC3                  ; work         ;
;       |ALU:alu|                                 ; 113 (113)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|ALU:alu                                                                                                                              ; ALU                  ; work         ;
;       |EAB:eab|                                 ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|EAB:eab                                                                                                                              ; EAB                  ; work         ;
;       |IR:ir|                                   ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|IR:ir                                                                                                                                ; IR                   ; work         ;
;          |bit_16_reg:register|                  ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|IR:ir|bit_16_reg:register                                                                                                            ; bit_16_reg           ; work         ;
;       |LC3Control:FSM|                          ; 168 (168)           ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|LC3Control:FSM                                                                                                                       ; LC3Control           ; work         ;
;       |Memory:memory|                           ; 192 (0)             ; 38 (0)                    ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|Memory:memory                                                                                                                        ; Memory               ; work         ;
;          |bit_16_reg:MAR_reg|                   ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|Memory:memory|bit_16_reg:MAR_reg                                                                                                     ; bit_16_reg           ; work         ;
;          |bit_16_reg:MDR_reg|                   ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|Memory:memory|bit_16_reg:MDR_reg                                                                                                     ; bit_16_reg           ; work         ;
;          |two_port_mem:two_port_ram_inst|       ; 176 (0)             ; 6 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst                                                                                         ; two_port_mem         ; work         ;
;             |altsyncram:altsyncram_component|   ; 176 (0)             ; 6 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;                |altsyncram_67i2:auto_generated| ; 176 (0)             ; 6 (6)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated                          ; altsyncram_67i2      ; work         ;
;                   |decode_k8a:rden_decode_a|    ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|decode_k8a:rden_decode_a ; decode_k8a           ; work         ;
;                   |decode_k8a:rden_decode_b|    ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|decode_k8a:rden_decode_b ; decode_k8a           ; work         ;
;                   |decode_rsa:decode2|          ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|decode_rsa:decode2       ; decode_rsa           ; work         ;
;                   |decode_rsa:decode3|          ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|decode_rsa:decode3       ; decode_rsa           ; work         ;
;                   |mux_qob:mux4|                ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|mux_qob:mux4             ; mux_qob              ; work         ;
;                   |mux_qob:mux5|                ; 80 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|mux_qob:mux5             ; mux_qob              ; work         ;
;       |NZP:nzp|                                 ; 10 (10)             ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|NZP:nzp                                                                                                                              ; NZP                  ; work         ;
;          |NZP_register:register|                ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|NZP:nzp|NZP_register:register                                                                                                        ; NZP_register         ; work         ;
;             |d_negedge_flip_flop:ff_0|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|NZP:nzp|NZP_register:register|d_negedge_flip_flop:ff_0                                                                               ; d_negedge_flip_flop  ; work         ;
;             |d_negedge_flip_flop:ff_1|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|NZP:nzp|NZP_register:register|d_negedge_flip_flop:ff_1                                                                               ; d_negedge_flip_flop  ; work         ;
;             |d_negedge_flip_flop:ff_2|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|NZP:nzp|NZP_register:register|d_negedge_flip_flop:ff_2                                                                               ; d_negedge_flip_flop  ; work         ;
;       |PC:pc|                                   ; 32 (32)             ; 32 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|PC:pc                                                                                                                                ; PC                   ; work         ;
;          |bit_16_reg:pc_reg|                    ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|PC:pc|bit_16_reg:pc_reg                                                                                                              ; bit_16_reg           ; work         ;
;       |RegisterFile:reg_file|                   ; 168 (88)            ; 144 (16)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|RegisterFile:reg_file                                                                                                                ; RegisterFile         ; work         ;
;          |bit_16_reg:r0|                        ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|RegisterFile:reg_file|bit_16_reg:r0                                                                                                  ; bit_16_reg           ; work         ;
;          |bit_16_reg:r1|                        ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|RegisterFile:reg_file|bit_16_reg:r1                                                                                                  ; bit_16_reg           ; work         ;
;          |bit_16_reg:r2|                        ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|RegisterFile:reg_file|bit_16_reg:r2                                                                                                  ; bit_16_reg           ; work         ;
;          |bit_16_reg:r3|                        ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|RegisterFile:reg_file|bit_16_reg:r3                                                                                                  ; bit_16_reg           ; work         ;
;          |bit_16_reg:r4|                        ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|RegisterFile:reg_file|bit_16_reg:r4                                                                                                  ; bit_16_reg           ; work         ;
;          |bit_16_reg:r5|                        ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|RegisterFile:reg_file|bit_16_reg:r5                                                                                                  ; bit_16_reg           ; work         ;
;          |bit_16_reg:r6|                        ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|RegisterFile:reg_file|bit_16_reg:r6                                                                                                  ; bit_16_reg           ; work         ;
;          |bit_16_reg:r7|                        ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|RegisterFile:reg_file|bit_16_reg:r7                                                                                                  ; bit_16_reg           ; work         ;
;          |mux_8_1_bit_16:mux0|                  ; 80 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0                                                                                            ; mux_8_1_bit_16       ; work         ;
;       |bus_tri_state_buffer:tsb|                ; 104 (104)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|LC3:processor|bus_tri_state_buffer:tsb                                                                                                             ; bus_tri_state_buffer ; work         ;
;    |SevenSegmentDecoder:pc_disp1|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|SevenSegmentDecoder:pc_disp1                                                                                                                       ; SevenSegmentDecoder  ; work         ;
;    |SevenSegmentDecoder:pc_disp2|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|SevenSegmentDecoder:pc_disp2                                                                                                                       ; SevenSegmentDecoder  ; work         ;
;    |SevenSegmentDecoder:state_disp1|            ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|SevenSegmentDecoder:state_disp1                                                                                                                    ; SevenSegmentDecoder  ; work         ;
;    |SevenSegmentDecoder:state_disp2|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|SevenSegmentDecoder:state_disp2                                                                                                                    ; SevenSegmentDecoder  ; work         ;
;    |clock_1hz:clk|                              ; 35 (35)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3FPGA|clock_1hz:clk                                                                                                                                      ; clock_1hz            ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; Name                                                                                                                                 ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                             ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; ../LC3_instruction_mem_init.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+--------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                     ; IP Include File          ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+--------------------------+
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst ; ../Memory/two_port_mem.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; LC3:processor|EAB:eab|adder_input_2[0]              ; VCC                 ; yes                    ;
; LC3:processor|EAB:eab|adder_input_2[1]              ; VCC                 ; yes                    ;
; LC3:processor|EAB:eab|adder_input_2[2]              ; VCC                 ; yes                    ;
; LC3:processor|EAB:eab|adder_input_2[3]              ; VCC                 ; yes                    ;
; LC3:processor|EAB:eab|adder_input_2[4]              ; VCC                 ; yes                    ;
; LC3:processor|EAB:eab|adder_input_2[5]              ; VCC                 ; yes                    ;
; LC3:processor|EAB:eab|adder_input_2[6]              ; VCC                 ; yes                    ;
; LC3:processor|EAB:eab|adder_input_2[7]              ; VCC                 ; yes                    ;
; LC3:processor|EAB:eab|adder_input_2[8]              ; VCC                 ; yes                    ;
; LC3:processor|EAB:eab|adder_input_2[9]              ; VCC                 ; yes                    ;
; LC3:processor|EAB:eab|adder_input_2[10]             ; VCC                 ; yes                    ;
; LC3:processor|EAB:eab|adder_input_2[11]             ; VCC                 ; yes                    ;
; LC3:processor|EAB:eab|adder_input_2[12]             ; VCC                 ; yes                    ;
; LC3:processor|EAB:eab|adder_input_2[13]             ; VCC                 ; yes                    ;
; LC3:processor|EAB:eab|adder_input_2[14]             ; VCC                 ; yes                    ;
; LC3:processor|EAB:eab|adder_input_2[15]             ; VCC                 ; yes                    ;
; LC3:processor|NZP:nzp|P_buffer                      ; GND                 ; yes                    ;
; LC3:processor|NZP:nzp|Z_buffer                      ; GND                 ; yes                    ;
; LC3:processor|NZP:nzp|N_buffer                      ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 19  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; LC3:processor|LC3Control:FSM|selMAR     ; Stuck at GND due to stuck port data_in ;
; LC3:processor|LC3Control:FSM|reset      ; Stuck at GND due to stuck port data_in ;
; LC3:processor|LC3Control:FSM|enaMDR     ; Lost fanout                            ;
; LC3:processor|LC3Control:FSM|selPC[1]   ; Stuck at GND due to stuck port data_in ;
; LC3:processor|LC3Control:FSM|selEAB2[0] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 5   ;                                        ;
+-----------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                              ;
+-------------------------------------+---------------------------+----------------------------------------+
; Register name                       ; Reason for Removal        ; Registers Removed due to This Register ;
+-------------------------------------+---------------------------+----------------------------------------+
; LC3:processor|LC3Control:FSM|selMAR ; Stuck at GND              ; LC3:processor|LC3Control:FSM|enaMDR    ;
;                                     ; due to stuck port data_in ;                                        ;
+-------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 296   ;
; Number of registers using Synchronous Clear  ; 33    ;
; Number of registers using Synchronous Load   ; 22    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 233   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------+
; Inverted Register Statistics                            ;
+-----------------------------------------------+---------+
; Inverted Register                             ; Fan out ;
+-----------------------------------------------+---------+
; LC3:processor|LC3Control:FSM|current_state[1] ; 70      ;
; LC3:processor|LC3Control:FSM|current_state[3] ; 74      ;
; LC3:processor|LC3Control:FSM|current_state[0] ; 71      ;
; LC3:processor|LC3Control:FSM|current_state[2] ; 70      ;
; LC3:processor|LC3Control:FSM|current_state[5] ; 49      ;
; Total number of inverted registers = 5        ;         ;
+-----------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |LC3FPGA|LC3:processor|Memory:memory|bit_16_reg:MDR_reg|Q[8]            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |LC3FPGA|LC3:processor|RegisterFile:reg_file|Out_r[2]                   ;
; 64:1               ; 2 bits    ; 84 LEs        ; 12 LEs               ; 72 LEs                 ; Yes        ; |LC3FPGA|LC3:processor|LC3Control:FSM|aluControl[0]                     ;
; 65:1               ; 3 bits    ; 129 LEs       ; 36 LEs               ; 93 LEs                 ; Yes        ; |LC3FPGA|LC3:processor|LC3Control:FSM|enaALU                            ;
; 65:1               ; 3 bits    ; 129 LEs       ; 18 LEs               ; 111 LEs                ; Yes        ; |LC3FPGA|LC3:processor|LC3Control:FSM|selEAB2[0]                        ;
; 66:1               ; 2 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |LC3FPGA|LC3:processor|LC3Control:FSM|selPC[0]                          ;
; 67:1               ; 2 bits    ; 88 LEs        ; 16 LEs               ; 72 LEs                 ; Yes        ; |LC3FPGA|LC3:processor|LC3Control:FSM|next_state[4]                     ;
; 67:1               ; 4 bits    ; 176 LEs       ; 48 LEs               ; 128 LEs                ; Yes        ; |LC3FPGA|LC3:processor|LC3Control:FSM|next_state[0]                     ;
; 15:1               ; 3 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |LC3FPGA|LC3:processor|LC3Control:FSM|DR[1]                             ;
; 16:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |LC3FPGA|LC3:processor|LC3Control:FSM|SR2[0]                            ;
; 15:1               ; 3 bits    ; 30 LEs        ; 9 LEs                ; 21 LEs                 ; Yes        ; |LC3FPGA|LC3:processor|LC3Control:FSM|SR1[2]                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |LC3FPGA|LC3:processor|PC:pc|PC[4]                                      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[6] ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |LC3FPGA|LC3:processor|ALU:alu|adder_in_b[7]                            ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |LC3FPGA|LC3:processor|bus_tri_state_buffer:tsb|Bus[6]                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                             ;
+------------------------------------+---------------------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                 ; Untyped                                                          ;
; WIDTH_A                            ; 16                              ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 16                              ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 65536                           ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                          ;
; WIDTH_B                            ; 16                              ; Signed Integer                                                   ;
; WIDTHAD_B                          ; 16                              ; Signed Integer                                                   ;
; NUMWORDS_B                         ; 65536                           ; Signed Integer                                                   ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                               ; Signed Integer                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ          ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ          ; Untyped                                                          ;
; INIT_FILE                          ; ../LC3_instruction_mem_init.mif ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                          ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                          ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_67i2                 ; Untyped                                                          ;
+------------------------------------+---------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                       ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                          ;
; Entity Instance                           ; LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                         ;
;     -- NUMWORDS_A                         ; 65536                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 16                                                                                         ;
;     -- NUMWORDS_B                         ; 65536                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDecoder:pc_disp2" ;
+----------+-------+----------+----------------------------+
; Port     ; Type  ; Severity ; Details                    ;
+----------+-------+----------+----------------------------+
; in[3..2] ; Input ; Info     ; Stuck at GND               ;
+----------+-------+----------+----------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDecoder:state_disp2" ;
+----------+-------+----------+-------------------------------+
; Port     ; Type  ; Severity ; Details                       ;
+----------+-------+----------+-------------------------------+
; in[3..2] ; Input ; Info     ; Stuck at GND                  ;
+----------+-------+----------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDecoder:disp8"                                                                                                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HEX0 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (16 bits) it drives.  The 9 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDecoder:disp7"                                                                                                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HEX0 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (16 bits) it drives.  The 9 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDecoder:disp6"                                                                                                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HEX0 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (16 bits) it drives.  The 9 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDecoder:disp5"                                                                                                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HEX0 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (16 bits) it drives.  The 9 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDecoder:disp4"                                                                                                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HEX0 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (16 bits) it drives.  The 9 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDecoder:disp3"                                                                                                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HEX0 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (16 bits) it drives.  The 9 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDecoder:disp2"                                                                                                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HEX0 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (16 bits) it drives.  The 9 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDecoder:disp1"                                                                                                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HEX0 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (16 bits) it drives.  The 9 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LC3:processor|ALU:alu"                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IR   ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (6 bits) it drives.  The 10 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LC3:processor|EAB:eab"                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IR   ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LC3:processor|MARMux:mar_mux"                                                                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IR   ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LC3:processor|Memory:memory"                                                                                                                                                              ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; selMDR         ; Input ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_in_direct ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LC3:processor|LC3Control:FSM"                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; selMDR[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LC3:processor"                                                                                                                                                                          ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SR_r      ; Input  ; Warning  ; Input port expression (18 bits) is wider than the input port (3 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PC[15..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; Bus       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 296                         ;
;     ENA               ; 210                         ;
;     ENA SCLR          ; 1                           ;
;     ENA SCLR SLD      ; 6                           ;
;     ENA SLD           ; 16                          ;
;     SCLR              ; 26                          ;
;     plain             ; 37                          ;
; cycloneiii_lcell_comb ; 974                         ;
;     arith             ; 69                          ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 31                          ;
;     normal            ; 905                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 42                          ;
;         3 data inputs ; 199                         ;
;         4 data inputs ; 652                         ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 12.60                       ;
; Average LUT depth     ; 5.88                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Mar 05 18:53:54 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LC3FPGA -c LC3FPGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (12021): Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/clock_1hz.v
    Info (12023): Found entity 1: clock_1hz File: C:/Users/USER1/Digital Logic/LC-3/clock_1hz.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/register file/registerfile.v
    Info (12023): Found entity 1: RegisterFile File: C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/register file/register.v
    Info (12023): Found entity 1: Register File: C:/Users/USER1/Digital Logic/LC-3/Register File/Register.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/register file/mux_8_1_bit_16.v
    Info (12023): Found entity 1: mux_8_1_bit_16 File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/register file/decoder_3_8.v
    Info (12023): Found entity 1: decoder_3_8 File: C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/register file/d_flip_flop.v
    Info (12023): Found entity 1: d_flip_flop File: C:/Users/USER1/Digital Logic/LC-3/Register File/d_flip_flop.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/pc/pc.v
    Info (12023): Found entity 1: PC File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/pc/d_negedge_flip_flop.v
    Info (12023): Found entity 1: d_negedge_flip_flop File: C:/Users/USER1/Digital Logic/LC-3/PC/d_negedge_flip_flop.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/pc/bit_16_register.v
    Info (12023): Found entity 1: bit_16_register File: C:/Users/USER1/Digital Logic/LC-3/PC/bit_16_register.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/nzp/nzp_register.v
    Info (12023): Found entity 1: NZP_register File: C:/Users/USER1/Digital Logic/LC-3/NZP/NZP_register.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/nzp/nzp.v
    Info (12023): Found entity 1: NZP File: C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/memory/two_port_mem.v
    Info (12023): Found entity 1: two_port_mem File: C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/memory/memory.v
    Info (12023): Found entity 1: Memory File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/marmux/marmux.v
    Info (12023): Found entity 1: MARMux File: C:/Users/USER1/Digital Logic/LC-3/MARMux/MARMux.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/lc3control/lc3control.v
    Info (12023): Found entity 1: LC3Control File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/ir/ir.v
    Info (12023): Found entity 1: IR File: C:/Users/USER1/Digital Logic/LC-3/IR/IR.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/eab/eab.v
    Info (12023): Found entity 1: EAB File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/alu/alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/lc3.v
    Info (12023): Found entity 1: LC3 File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/general_tb.v
    Info (12023): Found entity 1: general_tb File: C:/Users/USER1/Digital Logic/LC-3/general_tb.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/bus_tri_state_buffer.v
    Info (12023): Found entity 1: bus_tri_state_buffer File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/bit_16_reg.v
    Info (12023): Found entity 1: bit_16_reg File: C:/Users/USER1/Digital Logic/LC-3/bit_16_reg.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lc3fpga.v
    Info (12023): Found entity 1: LC3FPGA File: C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sevensegmentdecoder.v
    Info (12023): Found entity 1: SevenSegmentDecoder File: C:/Users/USER1/Digital Logic/LC-3/FPGA/SevenSegmentDecoder.v Line: 19
Info (12127): Elaborating entity "LC3FPGA" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at LC3FPGA.v(109): truncated value with size 16 to match size of target (7) File: C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v Line: 109
Warning (10230): Verilog HDL assignment warning at LC3FPGA.v(110): truncated value with size 16 to match size of target (7) File: C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v Line: 110
Warning (10230): Verilog HDL assignment warning at LC3FPGA.v(111): truncated value with size 16 to match size of target (7) File: C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v Line: 111
Warning (10230): Verilog HDL assignment warning at LC3FPGA.v(112): truncated value with size 16 to match size of target (7) File: C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v Line: 112
Warning (10034): Output port "LEDR[16]" at LC3FPGA.v(23) has no driver File: C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v Line: 23
Info (12128): Elaborating entity "clock_1hz" for hierarchy "clock_1hz:clk" File: C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v Line: 51
Warning (10230): Verilog HDL assignment warning at clock_1hz.v(14): truncated value with size 32 to match size of target (26) File: C:/Users/USER1/Digital Logic/LC-3/clock_1hz.v Line: 14
Info (12128): Elaborating entity "LC3" for hierarchy "LC3:processor" File: C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v Line: 66
Info (12128): Elaborating entity "bus_tri_state_buffer" for hierarchy "LC3:processor|bus_tri_state_buffer:tsb" File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 71
Info (12128): Elaborating entity "LC3Control" for hierarchy "LC3:processor|LC3Control:FSM" File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 93
Warning (10036): Verilog HDL or VHDL warning at LC3Control.v(290): object "cond_code" assigned a value but never read File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 290
Info (12128): Elaborating entity "RegisterFile" for hierarchy "LC3:processor|RegisterFile:reg_file" File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 101
Info (12128): Elaborating entity "decoder_3_8" for hierarchy "LC3:processor|RegisterFile:reg_file|decoder_3_8:decoder" File: C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v Line: 43
Warning (10240): Verilog HDL Always Construct warning at decoder_3_8.v(18): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct File: C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v Line: 18
Info (10041): Inferred latch for "out[0]" at decoder_3_8.v(18) File: C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v Line: 18
Info (10041): Inferred latch for "out[1]" at decoder_3_8.v(18) File: C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v Line: 18
Info (10041): Inferred latch for "out[2]" at decoder_3_8.v(18) File: C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v Line: 18
Info (10041): Inferred latch for "out[3]" at decoder_3_8.v(18) File: C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v Line: 18
Info (10041): Inferred latch for "out[4]" at decoder_3_8.v(18) File: C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v Line: 18
Info (10041): Inferred latch for "out[5]" at decoder_3_8.v(18) File: C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v Line: 18
Info (10041): Inferred latch for "out[6]" at decoder_3_8.v(18) File: C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v Line: 18
Info (10041): Inferred latch for "out[7]" at decoder_3_8.v(18) File: C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v Line: 18
Info (12128): Elaborating entity "bit_16_reg" for hierarchy "LC3:processor|RegisterFile:reg_file|bit_16_reg:r0" File: C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v Line: 46
Info (12128): Elaborating entity "mux_8_1_bit_16" for hierarchy "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0" File: C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v Line: 61
Warning (10240): Verilog HDL Always Construct warning at mux_8_1_bit_16.v(20): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[0]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[1]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[2]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[3]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[4]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[5]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[6]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[7]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[8]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[9]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[10]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[11]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[12]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[13]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[14]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[15]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (12128): Elaborating entity "PC" for hierarchy "LC3:processor|PC:pc" File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 111
Warning (10230): Verilog HDL assignment warning at PC.v(33): truncated value with size 32 to match size of target (16) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at PC.v(37): inferring latch(es) for variable "PC", which holds its previous value in one or more paths through the always construct File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Info (10041): Inferred latch for "PC[0]" at PC.v(37) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Info (10041): Inferred latch for "PC[1]" at PC.v(37) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Info (10041): Inferred latch for "PC[2]" at PC.v(37) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Info (10041): Inferred latch for "PC[3]" at PC.v(37) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Info (10041): Inferred latch for "PC[4]" at PC.v(37) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Info (10041): Inferred latch for "PC[5]" at PC.v(37) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Info (10041): Inferred latch for "PC[6]" at PC.v(37) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Info (10041): Inferred latch for "PC[7]" at PC.v(37) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Info (10041): Inferred latch for "PC[8]" at PC.v(37) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Info (10041): Inferred latch for "PC[9]" at PC.v(37) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Info (10041): Inferred latch for "PC[10]" at PC.v(37) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Info (10041): Inferred latch for "PC[11]" at PC.v(37) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Info (10041): Inferred latch for "PC[12]" at PC.v(37) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Info (10041): Inferred latch for "PC[13]" at PC.v(37) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Info (10041): Inferred latch for "PC[14]" at PC.v(37) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Info (10041): Inferred latch for "PC[15]" at PC.v(37) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Info (12128): Elaborating entity "NZP" for hierarchy "LC3:processor|NZP:nzp" File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 119
Warning (10240): Verilog HDL Always Construct warning at NZP.v(32): inferring latch(es) for variable "N_buffer", which holds its previous value in one or more paths through the always construct File: C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at NZP.v(32): inferring latch(es) for variable "P_buffer", which holds its previous value in one or more paths through the always construct File: C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at NZP.v(32): inferring latch(es) for variable "Z_buffer", which holds its previous value in one or more paths through the always construct File: C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v Line: 32
Info (10041): Inferred latch for "Z_buffer" at NZP.v(32) File: C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v Line: 32
Info (10041): Inferred latch for "P_buffer" at NZP.v(32) File: C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v Line: 32
Info (10041): Inferred latch for "N_buffer" at NZP.v(32) File: C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v Line: 32
Info (12128): Elaborating entity "NZP_register" for hierarchy "LC3:processor|NZP:nzp|NZP_register:register" File: C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v Line: 30
Info (12128): Elaborating entity "d_negedge_flip_flop" for hierarchy "LC3:processor|NZP:nzp|NZP_register:register|d_negedge_flip_flop:ff_0" File: C:/Users/USER1/Digital Logic/LC-3/NZP/NZP_register.v Line: 10
Info (12128): Elaborating entity "Memory" for hierarchy "LC3:processor|Memory:memory" File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 134
Warning (10240): Verilog HDL Always Construct warning at Memory.v(35): inferring latch(es) for variable "MDRIn", which holds its previous value in one or more paths through the always construct File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 35
Info (12128): Elaborating entity "two_port_mem" for hierarchy "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst" File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 58
Info (12128): Elaborating entity "altsyncram" for hierarchy "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component" File: C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v Line: 99
Info (12130): Elaborated megafunction instantiation "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component" File: C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v Line: 99
Info (12133): Instantiated megafunction "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../LC3_instruction_mem_init.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_67i2.tdf
    Info (12023): Found entity 1: altsyncram_67i2 File: C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_67i2" for hierarchy "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: C:/Users/USER1/Digital Logic/LC-3/FPGA/db/decode_rsa.tdf Line: 22
Info (12128): Elaborating entity "decode_rsa" for hierarchy "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|decode_rsa:decode2" File: C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: C:/Users/USER1/Digital Logic/LC-3/FPGA/db/decode_k8a.tdf Line: 22
Info (12128): Elaborating entity "decode_k8a" for hierarchy "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|decode_k8a:rden_decode_a" File: C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qob.tdf
    Info (12023): Found entity 1: mux_qob File: C:/Users/USER1/Digital Logic/LC-3/FPGA/db/mux_qob.tdf Line: 22
Info (12128): Elaborating entity "mux_qob" for hierarchy "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|mux_qob:mux4" File: C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf Line: 53
Info (12128): Elaborating entity "MARMux" for hierarchy "LC3:processor|MARMux:mar_mux" File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 142
Info (12128): Elaborating entity "IR" for hierarchy "LC3:processor|IR:ir" File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 150
Info (12128): Elaborating entity "EAB" for hierarchy "LC3:processor|EAB:eab" File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 159
Warning (10240): Verilog HDL Always Construct warning at EAB.v(30): inferring latch(es) for variable "adder_input_1", which holds its previous value in one or more paths through the always construct File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 30
Warning (10240): Verilog HDL Always Construct warning at EAB.v(43): inferring latch(es) for variable "adder_input_2", which holds its previous value in one or more paths through the always construct File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 43
Info (10041): Inferred latch for "adder_input_2[0]" at EAB.v(45) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 45
Info (10041): Inferred latch for "adder_input_2[1]" at EAB.v(45) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 45
Info (10041): Inferred latch for "adder_input_2[2]" at EAB.v(45) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 45
Info (10041): Inferred latch for "adder_input_2[3]" at EAB.v(45) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 45
Info (10041): Inferred latch for "adder_input_2[4]" at EAB.v(45) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 45
Info (10041): Inferred latch for "adder_input_2[5]" at EAB.v(45) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 45
Info (10041): Inferred latch for "adder_input_2[6]" at EAB.v(45) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 45
Info (10041): Inferred latch for "adder_input_2[7]" at EAB.v(45) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 45
Info (10041): Inferred latch for "adder_input_2[8]" at EAB.v(45) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 45
Info (10041): Inferred latch for "adder_input_2[9]" at EAB.v(45) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 45
Info (10041): Inferred latch for "adder_input_2[10]" at EAB.v(45) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 45
Info (10041): Inferred latch for "adder_input_2[11]" at EAB.v(45) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 45
Info (10041): Inferred latch for "adder_input_2[12]" at EAB.v(45) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 45
Info (10041): Inferred latch for "adder_input_2[13]" at EAB.v(45) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 45
Info (10041): Inferred latch for "adder_input_2[14]" at EAB.v(45) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 45
Info (10041): Inferred latch for "adder_input_2[15]" at EAB.v(45) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 45
Info (12128): Elaborating entity "ALU" for hierarchy "LC3:processor|ALU:alu" File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 167
Warning (10230): Verilog HDL assignment warning at ALU.v(34): truncated value with size 21 to match size of target (16) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at ALU.v(39): inferring latch(es) for variable "aluOut", which holds its previous value in one or more paths through the always construct File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[0]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[1]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[2]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[3]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[4]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[5]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[6]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[7]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[8]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[9]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[10]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[11]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[12]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[13]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[14]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[15]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (12128): Elaborating entity "SevenSegmentDecoder" for hierarchy "SevenSegmentDecoder:disp1" File: C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v Line: 73
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "LC3:processor|bus_tri_state_buffer:tsb|Bus[0]" feeding internal logic into a wire File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 18
    Warning (13049): Converted tri-state buffer "LC3:processor|bus_tri_state_buffer:tsb|Bus[1]" feeding internal logic into a wire File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 18
    Warning (13049): Converted tri-state buffer "LC3:processor|bus_tri_state_buffer:tsb|Bus[2]" feeding internal logic into a wire File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 18
    Warning (13049): Converted tri-state buffer "LC3:processor|bus_tri_state_buffer:tsb|Bus[3]" feeding internal logic into a wire File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 18
    Warning (13049): Converted tri-state buffer "LC3:processor|bus_tri_state_buffer:tsb|Bus[4]" feeding internal logic into a wire File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 18
    Warning (13049): Converted tri-state buffer "LC3:processor|bus_tri_state_buffer:tsb|Bus[5]" feeding internal logic into a wire File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 18
    Warning (13049): Converted tri-state buffer "LC3:processor|bus_tri_state_buffer:tsb|Bus[6]" feeding internal logic into a wire File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 18
    Warning (13049): Converted tri-state buffer "LC3:processor|bus_tri_state_buffer:tsb|Bus[7]" feeding internal logic into a wire File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 18
    Warning (13049): Converted tri-state buffer "LC3:processor|bus_tri_state_buffer:tsb|Bus[8]" feeding internal logic into a wire File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 18
    Warning (13049): Converted tri-state buffer "LC3:processor|bus_tri_state_buffer:tsb|Bus[9]" feeding internal logic into a wire File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 18
    Warning (13049): Converted tri-state buffer "LC3:processor|bus_tri_state_buffer:tsb|Bus[10]" feeding internal logic into a wire File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 18
    Warning (13049): Converted tri-state buffer "LC3:processor|bus_tri_state_buffer:tsb|Bus[11]" feeding internal logic into a wire File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 18
    Warning (13049): Converted tri-state buffer "LC3:processor|bus_tri_state_buffer:tsb|Bus[12]" feeding internal logic into a wire File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 18
    Warning (13049): Converted tri-state buffer "LC3:processor|bus_tri_state_buffer:tsb|Bus[13]" feeding internal logic into a wire File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 18
    Warning (13049): Converted tri-state buffer "LC3:processor|bus_tri_state_buffer:tsb|Bus[14]" feeding internal logic into a wire File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 18
    Warning (13049): Converted tri-state buffer "LC3:processor|bus_tri_state_buffer:tsb|Bus[15]" feeding internal logic into a wire File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 18
Warning (14026): LATCH primitive "LC3:processor|ALU:alu|aluOut[0]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "LC3:processor|ALU:alu|aluOut[1]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "LC3:processor|ALU:alu|aluOut[2]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "LC3:processor|ALU:alu|aluOut[3]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "LC3:processor|ALU:alu|aluOut[4]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "LC3:processor|ALU:alu|aluOut[5]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "LC3:processor|ALU:alu|aluOut[6]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "LC3:processor|ALU:alu|aluOut[7]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "LC3:processor|ALU:alu|aluOut[8]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "LC3:processor|ALU:alu|aluOut[9]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "LC3:processor|ALU:alu|aluOut[10]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "LC3:processor|ALU:alu|aluOut[11]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "LC3:processor|ALU:alu|aluOut[12]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "LC3:processor|ALU:alu|aluOut[13]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "LC3:processor|ALU:alu|aluOut[14]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "LC3:processor|ALU:alu|aluOut[15]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[0]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[15]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[14]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[13]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[12]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[11]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[10]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[9]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[8]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[7]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[6]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[5]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[4]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[3]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[2]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[1]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[0]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[15]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[14]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[13]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[12]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[11]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[10]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[9]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[8]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[7]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[6]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[5]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[4]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[3]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[2]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[1]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "LC3:processor|PC:pc|PC[15]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Warning (14026): LATCH primitive "LC3:processor|PC:pc|PC[8]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Warning (14026): LATCH primitive "LC3:processor|PC:pc|PC[7]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Warning (14026): LATCH primitive "LC3:processor|PC:pc|PC[6]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Warning (14026): LATCH primitive "LC3:processor|PC:pc|PC[14]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Warning (14026): LATCH primitive "LC3:processor|PC:pc|PC[13]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Warning (14026): LATCH primitive "LC3:processor|PC:pc|PC[12]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Warning (14026): LATCH primitive "LC3:processor|PC:pc|PC[11]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Warning (14026): LATCH primitive "LC3:processor|PC:pc|PC[10]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Warning (14026): LATCH primitive "LC3:processor|PC:pc|PC[9]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Warning (14026): LATCH primitive "LC3:processor|PC:pc|PC[0]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Warning (14026): LATCH primitive "LC3:processor|PC:pc|PC[1]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Warning (14026): LATCH primitive "LC3:processor|PC:pc|PC[2]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Warning (14026): LATCH primitive "LC3:processor|PC:pc|PC[3]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Warning (14026): LATCH primitive "LC3:processor|PC:pc|PC[4]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Warning (14026): LATCH primitive "LC3:processor|PC:pc|PC[5]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 37
Warning (12241): 13 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "LC3:processor|EAB:eab|adder_input_2[15]" merged with LATCH primitive "LC3:processor|EAB:eab|adder_input_2[8]" File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 45
    Info (13026): Duplicate LATCH primitive "LC3:processor|EAB:eab|adder_input_2[14]" merged with LATCH primitive "LC3:processor|EAB:eab|adder_input_2[8]" File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 45
    Info (13026): Duplicate LATCH primitive "LC3:processor|EAB:eab|adder_input_2[13]" merged with LATCH primitive "LC3:processor|EAB:eab|adder_input_2[8]" File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 45
    Info (13026): Duplicate LATCH primitive "LC3:processor|EAB:eab|adder_input_2[12]" merged with LATCH primitive "LC3:processor|EAB:eab|adder_input_2[8]" File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 45
    Info (13026): Duplicate LATCH primitive "LC3:processor|EAB:eab|adder_input_2[11]" merged with LATCH primitive "LC3:processor|EAB:eab|adder_input_2[8]" File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 45
    Info (13026): Duplicate LATCH primitive "LC3:processor|EAB:eab|adder_input_2[10]" merged with LATCH primitive "LC3:processor|EAB:eab|adder_input_2[8]" File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 45
    Info (13026): Duplicate LATCH primitive "LC3:processor|EAB:eab|adder_input_2[9]" merged with LATCH primitive "LC3:processor|EAB:eab|adder_input_2[8]" File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 45
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v Line: 20
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v Line: 22
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/USER1/Digital Logic/LC-3/FPGA/output_files/LC3FPGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v Line: 13
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v Line: 13
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v Line: 12
Info (21057): Implemented 1367 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 77 output pins
    Info (21061): Implemented 1140 logic cells
    Info (21064): Implemented 128 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings
    Info: Peak virtual memory: 4787 megabytes
    Info: Processing ended: Tue Mar 05 18:55:01 2019
    Info: Elapsed time: 00:01:07
    Info: Total CPU time (on all processors): 00:00:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/USER1/Digital Logic/LC-3/FPGA/output_files/LC3FPGA.map.smsg.


