{
  "design": {
    "design_info": {
      "boundary_crc": "0xE777938A78B7EDC0",
      "device": "xczu28dr-ffvg1517-2-e",
      "gen_directory": "../../../../SDR2-HDL.gen/sources_1/bd/SDRv2",
      "name": "SDRv2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "piradspi_ip_0": "",
      "proc_sys_reset_0": "",
      "proc_sys_reset_1": "",
      "ps8_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_ds": ""
        },
        "m00_couplers": {
          "auto_pc": ""
        },
        "m01_couplers": {},
        "m02_couplers": {
          "auto_pc": ""
        },
        "s00_mmu": ""
      },
      "rf_data_subsystem": {
        "axi_interconnect_0": {
          "xbar": "",
          "tier2_xbar_0": "",
          "tier2_xbar_1": "",
          "tier2_xbar_2": "",
          "tier2_xbar_3": "",
          "tier2_xbar_4": "",
          "i00_couplers": {},
          "i01_couplers": {},
          "i02_couplers": {},
          "i03_couplers": {},
          "i04_couplers": {},
          "s00_couplers": {},
          "m00_couplers": {
            "auto_pc": ""
          },
          "m01_couplers": {},
          "m02_couplers": {
            "auto_pc": ""
          },
          "m03_couplers": {},
          "m04_couplers": {
            "auto_pc": ""
          },
          "m05_couplers": {},
          "m06_couplers": {
            "auto_pc": ""
          },
          "m07_couplers": {},
          "m08_couplers": {
            "auto_pc": ""
          },
          "m09_couplers": {},
          "m10_couplers": {
            "auto_pc": ""
          },
          "m11_couplers": {},
          "m12_couplers": {
            "auto_pc": ""
          },
          "m13_couplers": {},
          "m14_couplers": {
            "auto_pc": ""
          },
          "m15_couplers": {},
          "m16_couplers": {
            "auto_pc": ""
          },
          "m17_couplers": {},
          "m18_couplers": {
            "auto_pc": ""
          },
          "m19_couplers": {},
          "m20_couplers": {
            "auto_pc": ""
          },
          "m21_couplers": {},
          "m22_couplers": {
            "auto_pc": ""
          },
          "m23_couplers": {},
          "m24_couplers": {
            "auto_pc": ""
          },
          "m25_couplers": {},
          "m26_couplers": {
            "auto_pc": ""
          },
          "m27_couplers": {},
          "m28_couplers": {
            "auto_pc": ""
          },
          "m29_couplers": {},
          "m30_couplers": {
            "auto_pc": ""
          },
          "m31_couplers": {},
          "m32_couplers": {
            "auto_pc": ""
          }
        },
        "axis_sample_buffer_o_0": "",
        "axis_sample_buffer_o_1": "",
        "axis_sample_buffer_o_2": "",
        "axis_sample_buffer_o_3": "",
        "axis_sample_buffer_o_4": "",
        "axis_sample_buffer_o_5": "",
        "axis_sample_buffer_o_6": "",
        "axis_sample_buffer_o_7": "",
        "usp_rf_data_converter_0": "",
        "axis_sample_buffer_in_0": "",
        "axis_sample_buffer_in_1": "",
        "axis_sample_buffer_in_2": "",
        "axis_sample_buffer_in_3": "",
        "axis_sample_buffer_in_4": "",
        "axis_sample_buffer_in_5": "",
        "axis_sample_buffer_in_6": "",
        "axis_sample_buffer_in_7": "",
        "piradip_trigger_unit_0": "",
        "xlslice_0": "",
        "xlslice_1": "",
        "xlslice_2": "",
        "xlslice_3": "",
        "xlslice_4": "",
        "xlslice_5": "",
        "xlslice_6": "",
        "xlslice_7": "",
        "xlslice_8": "",
        "xlslice_9": "",
        "xlslice_10": "",
        "xlslice_11": "",
        "xlslice_12": "",
        "xlslice_13": "",
        "xlslice_14": "",
        "xlslice_15": ""
      },
      "rst_ps8_0_333M": "",
      "zynq_ultra_ps_e_0": ""
    },
    "interface_ports": {
      "adc0_clk_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "adc1_clk_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "adc2_clk_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "adc3_clk_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "dac0_clk_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "dac1_clk_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "sysref_in_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:display_usp_rf_data_converter:diff_pins:1.0",
        "vlnv": "xilinx.com:display_usp_rf_data_converter:diff_pins_rtl:1.0"
      },
      "vin0_01_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vin0_23_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vin1_01_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vin1_23_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vin2_01_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vin2_23_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vin3_01_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vin3_23_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout00_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout01_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout02_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout03_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout10_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout11_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout12_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout13_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      }
    },
    "ports": {
      "csn_0": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "csn_active_0": {
        "direction": "O"
      },
      "miso_0": {
        "direction": "I"
      },
      "mosi_0": {
        "direction": "O"
      },
      "sclk_0": {
        "direction": "O"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "SDRv2_clk_wiz_0_0",
        "xci_path": "ip/SDRv2_clk_wiz_0_0/SDRv2_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "75.993"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "79.886"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "400"
          },
          "CLKOUT2_JITTER": {
            "value": "72.701"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "79.886"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "500"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "2.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "2.500"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "2"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "piradspi_ip_0": {
        "vlnv": "pi-rad.io:piradip:piradspi_ip:1.0",
        "xci_name": "SDRv2_piradspi_ip_0_0",
        "xci_path": "ip/SDRv2_piradspi_ip_0_0/SDRv2_piradspi_ip_0_0.xci",
        "inst_hier_path": "piradspi_ip_0"
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "SDRv2_proc_sys_reset_0_0",
        "xci_path": "ip/SDRv2_proc_sys_reset_0_0/SDRv2_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "SDRv2_proc_sys_reset_1_0",
        "xci_path": "ip/SDRv2_proc_sys_reset_1_0/SDRv2_proc_sys_reset_1_0.xci",
        "inst_hier_path": "proc_sys_reset_1"
      },
      "ps8_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/SDRv2_ps8_0_axi_periph_0/SDRv2_ps8_0_axi_periph_0.xci",
        "inst_hier_path": "ps8_0_axi_periph",
        "xci_name": "SDRv2_ps8_0_axi_periph_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "SDRv2_xbar_0",
            "xci_path": "ip/SDRv2_xbar_0/SDRv2_xbar_0.xci",
            "inst_hier_path": "ps8_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "SDRv2_auto_ds_0",
                "xci_path": "ip/SDRv2_auto_ds_0/SDRv2_auto_ds_0.xci",
                "inst_hier_path": "ps8_0_axi_periph/s00_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "s00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "SDRv2_auto_pc_0",
                "xci_path": "ip/SDRv2_auto_pc_0/SDRv2_auto_pc_0.xci",
                "inst_hier_path": "ps8_0_axi_periph/m00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "SDRv2_auto_pc_1",
                "xci_path": "ip/SDRv2_auto_pc_1/SDRv2_auto_pc_1.xci",
                "inst_hier_path": "ps8_0_axi_periph/m02_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "s00_mmu": {
            "vlnv": "xilinx.com:ip:axi_mmu:2.1",
            "xci_name": "SDRv2_s00_mmu_0",
            "xci_path": "ip/SDRv2_s00_mmu_0/SDRv2_s00_mmu_0.xci",
            "inst_hier_path": "ps8_0_axi_periph/s00_mmu",
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "s00_mmu/S_AXI"
            ]
          },
          "m00_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s00_mmu_M_AXI": {
            "interface_ports": [
              "s00_mmu/M_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "ps8_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "s00_mmu/aclk"
            ]
          },
          "ps8_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "s00_mmu/aresetn"
            ]
          }
        }
      },
      "rf_data_subsystem": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "adc0_clk_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "adc1_clk_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "adc2_clk_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "adc3_clk_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "dac0_clk_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "dac1_clk_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "sysref_in_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:display_usp_rf_data_converter:diff_pins:1.0",
            "vlnv": "xilinx.com:display_usp_rf_data_converter:diff_pins_rtl:1.0"
          },
          "vin0_01_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "vin0_23_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "vin1_01_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "vin1_23_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "vin2_01_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "vin2_23_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "vin3_01_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "vin3_23_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "vout00_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "vout01_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "vout02_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "vout03_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "vout10_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "vout11_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "vout12_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "vout13_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          }
        },
        "ports": {
          "m1_axis_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "m1_axis_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s0_axis_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s1_axis_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/SDRv2_axi_interconnect_0_0/SDRv2_axi_interconnect_0_0.xci",
            "inst_hier_path": "rf_data_subsystem/axi_interconnect_0",
            "xci_name": "SDRv2_axi_interconnect_0_0",
            "parameters": {
              "ENABLE_ADVANCED_OPTIONS": {
                "value": "0"
              },
              "NUM_MI": {
                "value": "33"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M10_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M11_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M12_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M13_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M14_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M15_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M16_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M17_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M18_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M19_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M20_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M21_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M22_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M23_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M24_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M25_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M26_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M27_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M28_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M29_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M30_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M31_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M32_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M08_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M08_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M08_ARESETN"
                  }
                }
              },
              "M08_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M09_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M09_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M09_ARESETN"
                  }
                }
              },
              "M09_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M10_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M10_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M10_ARESETN"
                  }
                }
              },
              "M10_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M11_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M11_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M11_ARESETN"
                  }
                }
              },
              "M11_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M12_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M12_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M12_ARESETN"
                  }
                }
              },
              "M12_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M13_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M13_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M13_ARESETN"
                  }
                }
              },
              "M13_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M14_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M14_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M14_ARESETN"
                  }
                }
              },
              "M14_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M15_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M15_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M15_ARESETN"
                  }
                }
              },
              "M15_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M16_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M16_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M16_ARESETN"
                  }
                }
              },
              "M16_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M17_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M17_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M17_ARESETN"
                  }
                }
              },
              "M17_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M18_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M18_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M18_ARESETN"
                  }
                }
              },
              "M18_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M19_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M19_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M19_ARESETN"
                  }
                }
              },
              "M19_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M20_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M20_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M20_ARESETN"
                  }
                }
              },
              "M20_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M21_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M21_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M21_ARESETN"
                  }
                }
              },
              "M21_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M22_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M22_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M22_ARESETN"
                  }
                }
              },
              "M22_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M23_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M23_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M23_ARESETN"
                  }
                }
              },
              "M23_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M24_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M24_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M24_ARESETN"
                  }
                }
              },
              "M24_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M25_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M25_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M25_ARESETN"
                  }
                }
              },
              "M25_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M26_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M26_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M26_ARESETN"
                  }
                }
              },
              "M26_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M27_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M27_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M27_ARESETN"
                  }
                }
              },
              "M27_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M28_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M28_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M28_ARESETN"
                  }
                }
              },
              "M28_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M29_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M29_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M29_ARESETN"
                  }
                }
              },
              "M29_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M30_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M30_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M30_ARESETN"
                  }
                }
              },
              "M30_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M31_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M31_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M31_ARESETN"
                  }
                }
              },
              "M31_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M32_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M32_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M32_ARESETN"
                  }
                }
              },
              "M32_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "SDRv2_xbar_1",
                "xci_path": "ip/SDRv2_xbar_1/SDRv2_xbar_1.xci",
                "inst_hier_path": "rf_data_subsystem/axi_interconnect_0/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "5"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI"
                    ]
                  }
                }
              },
              "tier2_xbar_0": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "SDRv2_tier2_xbar_0_0",
                "xci_path": "ip/SDRv2_tier2_xbar_0_0/SDRv2_tier2_xbar_0_0.xci",
                "inst_hier_path": "rf_data_subsystem/axi_interconnect_0/tier2_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI"
                    ]
                  }
                }
              },
              "tier2_xbar_1": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "SDRv2_tier2_xbar_1_0",
                "xci_path": "ip/SDRv2_tier2_xbar_1_0/SDRv2_tier2_xbar_1_0.xci",
                "inst_hier_path": "rf_data_subsystem/axi_interconnect_0/tier2_xbar_1",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI"
                    ]
                  }
                }
              },
              "tier2_xbar_2": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "SDRv2_tier2_xbar_2_0",
                "xci_path": "ip/SDRv2_tier2_xbar_2_0/SDRv2_tier2_xbar_2_0.xci",
                "inst_hier_path": "rf_data_subsystem/axi_interconnect_0/tier2_xbar_2",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI"
                    ]
                  }
                }
              },
              "tier2_xbar_3": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "SDRv2_tier2_xbar_3_0",
                "xci_path": "ip/SDRv2_tier2_xbar_3_0/SDRv2_tier2_xbar_3_0.xci",
                "inst_hier_path": "rf_data_subsystem/axi_interconnect_0/tier2_xbar_3",
                "parameters": {
                  "NUM_MI": {
                    "value": "7"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI"
                    ]
                  }
                }
              },
              "tier2_xbar_4": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "SDRv2_tier2_xbar_4_0",
                "xci_path": "ip/SDRv2_tier2_xbar_4_0/SDRv2_tier2_xbar_4_0.xci",
                "inst_hier_path": "rf_data_subsystem/axi_interconnect_0/tier2_xbar_4",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI"
                    ]
                  }
                }
              },
              "i00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i00_couplers_to_i00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "i01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i01_couplers_to_i01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "i02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i02_couplers_to_i02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "i03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i03_couplers_to_i03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "i04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i04_couplers_to_i04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "SDRv2_auto_pc_2",
                    "xci_path": "ip/SDRv2_auto_pc_2/SDRv2_auto_pc_2.xci",
                    "inst_hier_path": "rf_data_subsystem/axi_interconnect_0/m00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "SDRv2_auto_pc_3",
                    "xci_path": "ip/SDRv2_auto_pc_3/SDRv2_auto_pc_3.xci",
                    "inst_hier_path": "rf_data_subsystem/axi_interconnect_0/m02_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m02_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "SDRv2_auto_pc_4",
                    "xci_path": "ip/SDRv2_auto_pc_4/SDRv2_auto_pc_4.xci",
                    "inst_hier_path": "rf_data_subsystem/axi_interconnect_0/m04_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m04_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m04_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "SDRv2_auto_pc_5",
                    "xci_path": "ip/SDRv2_auto_pc_5/SDRv2_auto_pc_5.xci",
                    "inst_hier_path": "rf_data_subsystem/axi_interconnect_0/m06_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m06_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m06_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m07_couplers_to_m07_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m08_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "SDRv2_auto_pc_6",
                    "xci_path": "ip/SDRv2_auto_pc_6/SDRv2_auto_pc_6.xci",
                    "inst_hier_path": "rf_data_subsystem/axi_interconnect_0/m08_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m08_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m08_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m09_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m09_couplers_to_m09_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m10_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "SDRv2_auto_pc_7",
                    "xci_path": "ip/SDRv2_auto_pc_7/SDRv2_auto_pc_7.xci",
                    "inst_hier_path": "rf_data_subsystem/axi_interconnect_0/m10_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m10_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m10_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m11_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m11_couplers_to_m11_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m12_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "SDRv2_auto_pc_8",
                    "xci_path": "ip/SDRv2_auto_pc_8/SDRv2_auto_pc_8.xci",
                    "inst_hier_path": "rf_data_subsystem/axi_interconnect_0/m12_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m12_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m12_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m13_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m13_couplers_to_m13_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m14_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "SDRv2_auto_pc_9",
                    "xci_path": "ip/SDRv2_auto_pc_9/SDRv2_auto_pc_9.xci",
                    "inst_hier_path": "rf_data_subsystem/axi_interconnect_0/m14_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m14_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m14_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m15_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m15_couplers_to_m15_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m16_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "SDRv2_auto_pc_10",
                    "xci_path": "ip/SDRv2_auto_pc_10/SDRv2_auto_pc_10.xci",
                    "inst_hier_path": "rf_data_subsystem/axi_interconnect_0/m16_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m16_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m16_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m17_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m17_couplers_to_m17_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m18_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "SDRv2_auto_pc_11",
                    "xci_path": "ip/SDRv2_auto_pc_11/SDRv2_auto_pc_11.xci",
                    "inst_hier_path": "rf_data_subsystem/axi_interconnect_0/m18_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m18_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m18_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m19_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m19_couplers_to_m19_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m20_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "SDRv2_auto_pc_12",
                    "xci_path": "ip/SDRv2_auto_pc_12/SDRv2_auto_pc_12.xci",
                    "inst_hier_path": "rf_data_subsystem/axi_interconnect_0/m20_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m20_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m20_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m21_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m21_couplers_to_m21_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m22_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "SDRv2_auto_pc_13",
                    "xci_path": "ip/SDRv2_auto_pc_13/SDRv2_auto_pc_13.xci",
                    "inst_hier_path": "rf_data_subsystem/axi_interconnect_0/m22_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m22_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m22_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m23_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m23_couplers_to_m23_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m24_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "SDRv2_auto_pc_14",
                    "xci_path": "ip/SDRv2_auto_pc_14/SDRv2_auto_pc_14.xci",
                    "inst_hier_path": "rf_data_subsystem/axi_interconnect_0/m24_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m24_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m24_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m25_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m25_couplers_to_m25_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m26_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "SDRv2_auto_pc_15",
                    "xci_path": "ip/SDRv2_auto_pc_15/SDRv2_auto_pc_15.xci",
                    "inst_hier_path": "rf_data_subsystem/axi_interconnect_0/m26_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m26_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m26_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m27_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m27_couplers_to_m27_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m28_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "SDRv2_auto_pc_16",
                    "xci_path": "ip/SDRv2_auto_pc_16/SDRv2_auto_pc_16.xci",
                    "inst_hier_path": "rf_data_subsystem/axi_interconnect_0/m28_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m28_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m28_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m29_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m29_couplers_to_m29_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m30_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "SDRv2_auto_pc_17",
                    "xci_path": "ip/SDRv2_auto_pc_17/SDRv2_auto_pc_17.xci",
                    "inst_hier_path": "rf_data_subsystem/axi_interconnect_0/m30_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m30_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m30_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m31_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m31_couplers_to_m31_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m32_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "SDRv2_auto_pc_18",
                    "xci_path": "ip/SDRv2_auto_pc_18/SDRv2_auto_pc_18.xci",
                    "inst_hier_path": "rf_data_subsystem/axi_interconnect_0/m32_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m32_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m32_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "i00_couplers_to_tier2_xbar_0": {
                "interface_ports": [
                  "i00_couplers/M_AXI",
                  "tier2_xbar_0/S00_AXI"
                ]
              },
              "i01_couplers_to_tier2_xbar_1": {
                "interface_ports": [
                  "i01_couplers/M_AXI",
                  "tier2_xbar_1/S00_AXI"
                ]
              },
              "i02_couplers_to_tier2_xbar_2": {
                "interface_ports": [
                  "i02_couplers/M_AXI",
                  "tier2_xbar_2/S00_AXI"
                ]
              },
              "i03_couplers_to_tier2_xbar_3": {
                "interface_ports": [
                  "i03_couplers/M_AXI",
                  "tier2_xbar_3/S00_AXI"
                ]
              },
              "i04_couplers_to_tier2_xbar_4": {
                "interface_ports": [
                  "i04_couplers/M_AXI",
                  "tier2_xbar_4/S00_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "m04_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "m05_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "m06_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              },
              "m07_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M07_AXI",
                  "m07_couplers/M_AXI"
                ]
              },
              "m08_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M08_AXI",
                  "m08_couplers/M_AXI"
                ]
              },
              "m09_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M09_AXI",
                  "m09_couplers/M_AXI"
                ]
              },
              "m10_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M10_AXI",
                  "m10_couplers/M_AXI"
                ]
              },
              "m11_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M11_AXI",
                  "m11_couplers/M_AXI"
                ]
              },
              "m12_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M12_AXI",
                  "m12_couplers/M_AXI"
                ]
              },
              "m13_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M13_AXI",
                  "m13_couplers/M_AXI"
                ]
              },
              "m14_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M14_AXI",
                  "m14_couplers/M_AXI"
                ]
              },
              "m15_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M15_AXI",
                  "m15_couplers/M_AXI"
                ]
              },
              "m16_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M16_AXI",
                  "m16_couplers/M_AXI"
                ]
              },
              "m17_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M17_AXI",
                  "m17_couplers/M_AXI"
                ]
              },
              "m18_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M18_AXI",
                  "m18_couplers/M_AXI"
                ]
              },
              "m19_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M19_AXI",
                  "m19_couplers/M_AXI"
                ]
              },
              "m20_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M20_AXI",
                  "m20_couplers/M_AXI"
                ]
              },
              "m21_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M21_AXI",
                  "m21_couplers/M_AXI"
                ]
              },
              "m22_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M22_AXI",
                  "m22_couplers/M_AXI"
                ]
              },
              "m23_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M23_AXI",
                  "m23_couplers/M_AXI"
                ]
              },
              "m24_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M24_AXI",
                  "m24_couplers/M_AXI"
                ]
              },
              "m25_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M25_AXI",
                  "m25_couplers/M_AXI"
                ]
              },
              "m26_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M26_AXI",
                  "m26_couplers/M_AXI"
                ]
              },
              "m27_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M27_AXI",
                  "m27_couplers/M_AXI"
                ]
              },
              "m28_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M28_AXI",
                  "m28_couplers/M_AXI"
                ]
              },
              "m29_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M29_AXI",
                  "m29_couplers/M_AXI"
                ]
              },
              "m30_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M30_AXI",
                  "m30_couplers/M_AXI"
                ]
              },
              "m31_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M31_AXI",
                  "m31_couplers/M_AXI"
                ]
              },
              "m32_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M32_AXI",
                  "m32_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "tier2_xbar_0_to_m00_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m01_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m02_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m03_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m04_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m05_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m06_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m07_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m08_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M00_AXI",
                  "m08_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m09_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M01_AXI",
                  "m09_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m10_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M02_AXI",
                  "m10_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m11_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M03_AXI",
                  "m11_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m12_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M04_AXI",
                  "m12_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m13_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M05_AXI",
                  "m13_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m14_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M06_AXI",
                  "m14_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m15_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M07_AXI",
                  "m15_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m16_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M00_AXI",
                  "m16_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m17_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M01_AXI",
                  "m17_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m18_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M02_AXI",
                  "m18_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m19_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M03_AXI",
                  "m19_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m20_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M04_AXI",
                  "m20_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m21_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M05_AXI",
                  "m21_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m22_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M06_AXI",
                  "m22_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m23_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M07_AXI",
                  "m23_couplers/S_AXI"
                ]
              },
              "tier2_xbar_3_to_m24_couplers": {
                "interface_ports": [
                  "tier2_xbar_3/M00_AXI",
                  "m24_couplers/S_AXI"
                ]
              },
              "tier2_xbar_3_to_m25_couplers": {
                "interface_ports": [
                  "tier2_xbar_3/M01_AXI",
                  "m25_couplers/S_AXI"
                ]
              },
              "tier2_xbar_3_to_m26_couplers": {
                "interface_ports": [
                  "tier2_xbar_3/M02_AXI",
                  "m26_couplers/S_AXI"
                ]
              },
              "tier2_xbar_3_to_m27_couplers": {
                "interface_ports": [
                  "tier2_xbar_3/M03_AXI",
                  "m27_couplers/S_AXI"
                ]
              },
              "tier2_xbar_3_to_m28_couplers": {
                "interface_ports": [
                  "tier2_xbar_3/M04_AXI",
                  "m28_couplers/S_AXI"
                ]
              },
              "tier2_xbar_3_to_m29_couplers": {
                "interface_ports": [
                  "tier2_xbar_3/M05_AXI",
                  "m29_couplers/S_AXI"
                ]
              },
              "tier2_xbar_3_to_m30_couplers": {
                "interface_ports": [
                  "tier2_xbar_3/M06_AXI",
                  "m30_couplers/S_AXI"
                ]
              },
              "tier2_xbar_4_to_m31_couplers": {
                "interface_ports": [
                  "tier2_xbar_4/M00_AXI",
                  "m31_couplers/S_AXI"
                ]
              },
              "tier2_xbar_4_to_m32_couplers": {
                "interface_ports": [
                  "tier2_xbar_4/M01_AXI",
                  "m32_couplers/S_AXI"
                ]
              },
              "xbar_to_i00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "i00_couplers/S_AXI"
                ]
              },
              "xbar_to_i01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "i01_couplers/S_AXI"
                ]
              },
              "xbar_to_i02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "i02_couplers/S_AXI"
                ]
              },
              "xbar_to_i03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "i03_couplers/S_AXI"
                ]
              },
              "xbar_to_i04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "i04_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "tier2_xbar_0/aclk",
                  "tier2_xbar_1/aclk",
                  "tier2_xbar_2/aclk",
                  "tier2_xbar_3/aclk",
                  "tier2_xbar_4/aclk",
                  "i00_couplers/S_ACLK",
                  "i00_couplers/M_ACLK",
                  "i01_couplers/S_ACLK",
                  "i01_couplers/M_ACLK",
                  "i02_couplers/S_ACLK",
                  "i02_couplers/M_ACLK",
                  "i03_couplers/S_ACLK",
                  "i03_couplers/M_ACLK",
                  "i04_couplers/S_ACLK",
                  "i04_couplers/M_ACLK",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m04_couplers/M_ACLK",
                  "m05_couplers/M_ACLK",
                  "m06_couplers/M_ACLK",
                  "m07_couplers/M_ACLK",
                  "m08_couplers/M_ACLK",
                  "m09_couplers/M_ACLK",
                  "m10_couplers/M_ACLK",
                  "m11_couplers/M_ACLK",
                  "m12_couplers/M_ACLK",
                  "m13_couplers/M_ACLK",
                  "m14_couplers/M_ACLK",
                  "m15_couplers/M_ACLK",
                  "m16_couplers/M_ACLK",
                  "m17_couplers/M_ACLK",
                  "m18_couplers/M_ACLK",
                  "m19_couplers/M_ACLK",
                  "m20_couplers/M_ACLK",
                  "m21_couplers/M_ACLK",
                  "m22_couplers/M_ACLK",
                  "m23_couplers/M_ACLK",
                  "m24_couplers/M_ACLK",
                  "m25_couplers/M_ACLK",
                  "m26_couplers/M_ACLK",
                  "m27_couplers/M_ACLK",
                  "m28_couplers/M_ACLK",
                  "m29_couplers/M_ACLK",
                  "m30_couplers/M_ACLK",
                  "m31_couplers/M_ACLK",
                  "m32_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK",
                  "m08_couplers/S_ACLK",
                  "m09_couplers/S_ACLK",
                  "m10_couplers/S_ACLK",
                  "m11_couplers/S_ACLK",
                  "m12_couplers/S_ACLK",
                  "m13_couplers/S_ACLK",
                  "m14_couplers/S_ACLK",
                  "m15_couplers/S_ACLK",
                  "m16_couplers/S_ACLK",
                  "m17_couplers/S_ACLK",
                  "m18_couplers/S_ACLK",
                  "m19_couplers/S_ACLK",
                  "m20_couplers/S_ACLK",
                  "m21_couplers/S_ACLK",
                  "m22_couplers/S_ACLK",
                  "m23_couplers/S_ACLK",
                  "m24_couplers/S_ACLK",
                  "m25_couplers/S_ACLK",
                  "m26_couplers/S_ACLK",
                  "m27_couplers/S_ACLK",
                  "m28_couplers/S_ACLK",
                  "m29_couplers/S_ACLK",
                  "m30_couplers/S_ACLK",
                  "m31_couplers/S_ACLK",
                  "m32_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "tier2_xbar_0/aresetn",
                  "tier2_xbar_1/aresetn",
                  "tier2_xbar_2/aresetn",
                  "tier2_xbar_3/aresetn",
                  "tier2_xbar_4/aresetn",
                  "i00_couplers/S_ARESETN",
                  "i00_couplers/M_ARESETN",
                  "i01_couplers/S_ARESETN",
                  "i01_couplers/M_ARESETN",
                  "i02_couplers/S_ARESETN",
                  "i02_couplers/M_ARESETN",
                  "i03_couplers/S_ARESETN",
                  "i03_couplers/M_ARESETN",
                  "i04_couplers/S_ARESETN",
                  "i04_couplers/M_ARESETN",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m04_couplers/M_ARESETN",
                  "m05_couplers/M_ARESETN",
                  "m06_couplers/M_ARESETN",
                  "m07_couplers/M_ARESETN",
                  "m08_couplers/M_ARESETN",
                  "m09_couplers/M_ARESETN",
                  "m10_couplers/M_ARESETN",
                  "m11_couplers/M_ARESETN",
                  "m12_couplers/M_ARESETN",
                  "m13_couplers/M_ARESETN",
                  "m14_couplers/M_ARESETN",
                  "m15_couplers/M_ARESETN",
                  "m16_couplers/M_ARESETN",
                  "m17_couplers/M_ARESETN",
                  "m18_couplers/M_ARESETN",
                  "m19_couplers/M_ARESETN",
                  "m20_couplers/M_ARESETN",
                  "m21_couplers/M_ARESETN",
                  "m22_couplers/M_ARESETN",
                  "m23_couplers/M_ARESETN",
                  "m24_couplers/M_ARESETN",
                  "m25_couplers/M_ARESETN",
                  "m26_couplers/M_ARESETN",
                  "m27_couplers/M_ARESETN",
                  "m28_couplers/M_ARESETN",
                  "m29_couplers/M_ARESETN",
                  "m30_couplers/M_ARESETN",
                  "m31_couplers/M_ARESETN",
                  "m32_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN",
                  "m08_couplers/S_ARESETN",
                  "m09_couplers/S_ARESETN",
                  "m10_couplers/S_ARESETN",
                  "m11_couplers/S_ARESETN",
                  "m12_couplers/S_ARESETN",
                  "m13_couplers/S_ARESETN",
                  "m14_couplers/S_ARESETN",
                  "m15_couplers/S_ARESETN",
                  "m16_couplers/S_ARESETN",
                  "m17_couplers/S_ARESETN",
                  "m18_couplers/S_ARESETN",
                  "m19_couplers/S_ARESETN",
                  "m20_couplers/S_ARESETN",
                  "m21_couplers/S_ARESETN",
                  "m22_couplers/S_ARESETN",
                  "m23_couplers/S_ARESETN",
                  "m24_couplers/S_ARESETN",
                  "m25_couplers/S_ARESETN",
                  "m26_couplers/S_ARESETN",
                  "m27_couplers/S_ARESETN",
                  "m28_couplers/S_ARESETN",
                  "m29_couplers/S_ARESETN",
                  "m30_couplers/S_ARESETN",
                  "m31_couplers/S_ARESETN",
                  "m32_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axis_sample_buffer_o_0": {
            "vlnv": "pi-rad.io:piradip:axis_sample_buffer_out:1.0",
            "xci_name": "SDRv2_axis_sample_buffer_o_0_0",
            "xci_path": "ip/SDRv2_axis_sample_buffer_o_0_0/SDRv2_axis_sample_buffer_o_0_0.xci",
            "inst_hier_path": "rf_data_subsystem/axis_sample_buffer_o_0",
            "parameters": {
              "C_AXIMM_ADDR_WIDTH": {
                "value": "15"
              },
              "STREAM_OUT_WIDTH": {
                "value": "256"
              }
            }
          },
          "axis_sample_buffer_o_1": {
            "vlnv": "pi-rad.io:piradip:axis_sample_buffer_out:1.0",
            "xci_name": "SDRv2_axis_sample_buffer_o_1_0",
            "xci_path": "ip/SDRv2_axis_sample_buffer_o_1_0/SDRv2_axis_sample_buffer_o_1_0.xci",
            "inst_hier_path": "rf_data_subsystem/axis_sample_buffer_o_1",
            "parameters": {
              "C_AXIMM_ADDR_WIDTH": {
                "value": "15"
              },
              "STREAM_OUT_WIDTH": {
                "value": "256"
              }
            }
          },
          "axis_sample_buffer_o_2": {
            "vlnv": "pi-rad.io:piradip:axis_sample_buffer_out:1.0",
            "xci_name": "SDRv2_axis_sample_buffer_o_2_0",
            "xci_path": "ip/SDRv2_axis_sample_buffer_o_2_0/SDRv2_axis_sample_buffer_o_2_0.xci",
            "inst_hier_path": "rf_data_subsystem/axis_sample_buffer_o_2",
            "parameters": {
              "C_AXIMM_ADDR_WIDTH": {
                "value": "15"
              },
              "STREAM_OUT_WIDTH": {
                "value": "256"
              }
            }
          },
          "axis_sample_buffer_o_3": {
            "vlnv": "pi-rad.io:piradip:axis_sample_buffer_out:1.0",
            "xci_name": "SDRv2_axis_sample_buffer_o_3_0",
            "xci_path": "ip/SDRv2_axis_sample_buffer_o_3_0/SDRv2_axis_sample_buffer_o_3_0.xci",
            "inst_hier_path": "rf_data_subsystem/axis_sample_buffer_o_3",
            "parameters": {
              "C_AXIMM_ADDR_WIDTH": {
                "value": "15"
              },
              "STREAM_OUT_WIDTH": {
                "value": "256"
              }
            }
          },
          "axis_sample_buffer_o_4": {
            "vlnv": "pi-rad.io:piradip:axis_sample_buffer_out:1.0",
            "xci_name": "SDRv2_axis_sample_buffer_o_4_0",
            "xci_path": "ip/SDRv2_axis_sample_buffer_o_4_0/SDRv2_axis_sample_buffer_o_4_0.xci",
            "inst_hier_path": "rf_data_subsystem/axis_sample_buffer_o_4",
            "parameters": {
              "C_AXIMM_ADDR_WIDTH": {
                "value": "15"
              },
              "STREAM_OUT_WIDTH": {
                "value": "256"
              }
            }
          },
          "axis_sample_buffer_o_5": {
            "vlnv": "pi-rad.io:piradip:axis_sample_buffer_out:1.0",
            "xci_name": "SDRv2_axis_sample_buffer_o_5_0",
            "xci_path": "ip/SDRv2_axis_sample_buffer_o_5_0/SDRv2_axis_sample_buffer_o_5_0.xci",
            "inst_hier_path": "rf_data_subsystem/axis_sample_buffer_o_5",
            "parameters": {
              "C_AXIMM_ADDR_WIDTH": {
                "value": "15"
              },
              "STREAM_OUT_WIDTH": {
                "value": "256"
              }
            }
          },
          "axis_sample_buffer_o_6": {
            "vlnv": "pi-rad.io:piradip:axis_sample_buffer_out:1.0",
            "xci_name": "SDRv2_axis_sample_buffer_o_6_0",
            "xci_path": "ip/SDRv2_axis_sample_buffer_o_6_0/SDRv2_axis_sample_buffer_o_6_0.xci",
            "inst_hier_path": "rf_data_subsystem/axis_sample_buffer_o_6",
            "parameters": {
              "C_AXIMM_ADDR_WIDTH": {
                "value": "15"
              },
              "STREAM_OUT_WIDTH": {
                "value": "256"
              }
            }
          },
          "axis_sample_buffer_o_7": {
            "vlnv": "pi-rad.io:piradip:axis_sample_buffer_out:1.0",
            "xci_name": "SDRv2_axis_sample_buffer_o_7_0",
            "xci_path": "ip/SDRv2_axis_sample_buffer_o_7_0/SDRv2_axis_sample_buffer_o_7_0.xci",
            "inst_hier_path": "rf_data_subsystem/axis_sample_buffer_o_7",
            "parameters": {
              "C_AXIMM_ADDR_WIDTH": {
                "value": "15"
              },
              "STREAM_OUT_WIDTH": {
                "value": "256"
              }
            }
          },
          "usp_rf_data_converter_0": {
            "vlnv": "xilinx.com:ip:usp_rf_data_converter:2.6",
            "xci_name": "SDRv2_usp_rf_data_converter_0_0",
            "xci_path": "ip/SDRv2_usp_rf_data_converter_0_0/SDRv2_usp_rf_data_converter_0_0.xci",
            "inst_hier_path": "rf_data_subsystem/usp_rf_data_converter_0",
            "parameters": {
              "ADC0_Outclk_Freq": {
                "value": "31.250"
              },
              "ADC0_Refclk_Freq": {
                "value": "4000.000"
              },
              "ADC0_Sampling_Rate": {
                "value": "4.0"
              },
              "ADC1_Outclk_Freq": {
                "value": "31.250"
              },
              "ADC1_Refclk_Freq": {
                "value": "4000.000"
              },
              "ADC1_Sampling_Rate": {
                "value": "4.0"
              },
              "ADC2_Outclk_Freq": {
                "value": "31.250"
              },
              "ADC2_Refclk_Freq": {
                "value": "4000.000"
              },
              "ADC2_Sampling_Rate": {
                "value": "4.0"
              },
              "ADC3_Outclk_Freq": {
                "value": "31.250"
              },
              "ADC3_Refclk_Freq": {
                "value": "4000.000"
              },
              "ADC3_Sampling_Rate": {
                "value": "4.0"
              },
              "ADC_Decimation_Mode02": {
                "value": "1"
              },
              "ADC_Decimation_Mode10": {
                "value": "1"
              },
              "ADC_Decimation_Mode12": {
                "value": "1"
              },
              "ADC_Decimation_Mode20": {
                "value": "1"
              },
              "ADC_Decimation_Mode22": {
                "value": "1"
              },
              "ADC_Decimation_Mode30": {
                "value": "1"
              },
              "ADC_Decimation_Mode32": {
                "value": "1"
              },
              "ADC_Mixer_Type02": {
                "value": "0"
              },
              "ADC_Mixer_Type03": {
                "value": "0"
              },
              "ADC_Mixer_Type10": {
                "value": "0"
              },
              "ADC_Mixer_Type11": {
                "value": "0"
              },
              "ADC_Mixer_Type12": {
                "value": "0"
              },
              "ADC_Mixer_Type13": {
                "value": "0"
              },
              "ADC_Mixer_Type20": {
                "value": "0"
              },
              "ADC_Mixer_Type21": {
                "value": "0"
              },
              "ADC_Mixer_Type22": {
                "value": "0"
              },
              "ADC_Mixer_Type23": {
                "value": "0"
              },
              "ADC_Mixer_Type30": {
                "value": "0"
              },
              "ADC_Mixer_Type31": {
                "value": "0"
              },
              "ADC_Mixer_Type32": {
                "value": "0"
              },
              "ADC_Mixer_Type33": {
                "value": "0"
              },
              "ADC_Slice02_Enable": {
                "value": "true"
              },
              "ADC_Slice10_Enable": {
                "value": "true"
              },
              "ADC_Slice12_Enable": {
                "value": "true"
              },
              "ADC_Slice20_Enable": {
                "value": "true"
              },
              "ADC_Slice22_Enable": {
                "value": "true"
              },
              "ADC_Slice30_Enable": {
                "value": "true"
              },
              "ADC_Slice32_Enable": {
                "value": "true"
              },
              "DAC_Interpolation_Mode00": {
                "value": "1"
              },
              "DAC_Interpolation_Mode01": {
                "value": "1"
              },
              "DAC_Interpolation_Mode02": {
                "value": "1"
              },
              "DAC_Interpolation_Mode03": {
                "value": "1"
              },
              "DAC_Interpolation_Mode10": {
                "value": "1"
              },
              "DAC_Interpolation_Mode11": {
                "value": "1"
              },
              "DAC_Interpolation_Mode12": {
                "value": "1"
              },
              "DAC_Interpolation_Mode13": {
                "value": "1"
              },
              "DAC_Mixer_Type00": {
                "value": "0"
              },
              "DAC_Mixer_Type01": {
                "value": "0"
              },
              "DAC_Mixer_Type02": {
                "value": "0"
              },
              "DAC_Mixer_Type03": {
                "value": "0"
              },
              "DAC_Mixer_Type10": {
                "value": "0"
              },
              "DAC_Mixer_Type11": {
                "value": "0"
              },
              "DAC_Mixer_Type12": {
                "value": "0"
              },
              "DAC_Mixer_Type13": {
                "value": "0"
              },
              "DAC_Slice00_Enable": {
                "value": "true"
              },
              "DAC_Slice01_Enable": {
                "value": "true"
              },
              "DAC_Slice02_Enable": {
                "value": "true"
              },
              "DAC_Slice03_Enable": {
                "value": "true"
              },
              "DAC_Slice10_Enable": {
                "value": "true"
              },
              "DAC_Slice11_Enable": {
                "value": "true"
              },
              "DAC_Slice12_Enable": {
                "value": "true"
              },
              "DAC_Slice13_Enable": {
                "value": "true"
              }
            }
          },
          "axis_sample_buffer_in_0": {
            "vlnv": "pi-rad.io:piradip:axis_sample_buffer_in:1.0",
            "xci_name": "SDRv2_axis_sample_buffer_in_0_0",
            "xci_path": "ip/SDRv2_axis_sample_buffer_in_0_0/SDRv2_axis_sample_buffer_in_0_0.xci",
            "inst_hier_path": "rf_data_subsystem/axis_sample_buffer_in_0",
            "parameters": {
              "STREAM_IN_WIDTH": {
                "value": "128"
              }
            }
          },
          "axis_sample_buffer_in_1": {
            "vlnv": "pi-rad.io:piradip:axis_sample_buffer_in:1.0",
            "xci_name": "SDRv2_axis_sample_buffer_in_0_1",
            "xci_path": "ip/SDRv2_axis_sample_buffer_in_0_1/SDRv2_axis_sample_buffer_in_0_1.xci",
            "inst_hier_path": "rf_data_subsystem/axis_sample_buffer_in_1",
            "parameters": {
              "STREAM_IN_WIDTH": {
                "value": "128"
              }
            }
          },
          "axis_sample_buffer_in_2": {
            "vlnv": "pi-rad.io:piradip:axis_sample_buffer_in:1.0",
            "xci_name": "SDRv2_axis_sample_buffer_in_0_2",
            "xci_path": "ip/SDRv2_axis_sample_buffer_in_0_2/SDRv2_axis_sample_buffer_in_0_2.xci",
            "inst_hier_path": "rf_data_subsystem/axis_sample_buffer_in_2",
            "parameters": {
              "STREAM_IN_WIDTH": {
                "value": "128"
              }
            }
          },
          "axis_sample_buffer_in_3": {
            "vlnv": "pi-rad.io:piradip:axis_sample_buffer_in:1.0",
            "xci_name": "SDRv2_axis_sample_buffer_in_0_3",
            "xci_path": "ip/SDRv2_axis_sample_buffer_in_0_3/SDRv2_axis_sample_buffer_in_0_3.xci",
            "inst_hier_path": "rf_data_subsystem/axis_sample_buffer_in_3",
            "parameters": {
              "STREAM_IN_WIDTH": {
                "value": "128"
              }
            }
          },
          "axis_sample_buffer_in_4": {
            "vlnv": "pi-rad.io:piradip:axis_sample_buffer_in:1.0",
            "xci_name": "SDRv2_axis_sample_buffer_in_0_4",
            "xci_path": "ip/SDRv2_axis_sample_buffer_in_0_4/SDRv2_axis_sample_buffer_in_0_4.xci",
            "inst_hier_path": "rf_data_subsystem/axis_sample_buffer_in_4",
            "parameters": {
              "STREAM_IN_WIDTH": {
                "value": "128"
              }
            }
          },
          "axis_sample_buffer_in_5": {
            "vlnv": "pi-rad.io:piradip:axis_sample_buffer_in:1.0",
            "xci_name": "SDRv2_axis_sample_buffer_in_0_5",
            "xci_path": "ip/SDRv2_axis_sample_buffer_in_0_5/SDRv2_axis_sample_buffer_in_0_5.xci",
            "inst_hier_path": "rf_data_subsystem/axis_sample_buffer_in_5",
            "parameters": {
              "STREAM_IN_WIDTH": {
                "value": "128"
              }
            }
          },
          "axis_sample_buffer_in_6": {
            "vlnv": "pi-rad.io:piradip:axis_sample_buffer_in:1.0",
            "xci_name": "SDRv2_axis_sample_buffer_in_0_6",
            "xci_path": "ip/SDRv2_axis_sample_buffer_in_0_6/SDRv2_axis_sample_buffer_in_0_6.xci",
            "inst_hier_path": "rf_data_subsystem/axis_sample_buffer_in_6",
            "parameters": {
              "STREAM_IN_WIDTH": {
                "value": "128"
              }
            }
          },
          "axis_sample_buffer_in_7": {
            "vlnv": "pi-rad.io:piradip:axis_sample_buffer_in:1.0",
            "xci_name": "SDRv2_axis_sample_buffer_in_0_7",
            "xci_path": "ip/SDRv2_axis_sample_buffer_in_0_7/SDRv2_axis_sample_buffer_in_0_7.xci",
            "inst_hier_path": "rf_data_subsystem/axis_sample_buffer_in_7",
            "parameters": {
              "STREAM_IN_WIDTH": {
                "value": "128"
              }
            }
          },
          "piradip_trigger_unit_0": {
            "vlnv": "pi-rad.io:piradip:piradip_trigger_unit:1.0",
            "xci_name": "SDRv2_piradip_trigger_unit_0_0",
            "xci_path": "ip/SDRv2_piradip_trigger_unit_0_0/SDRv2_piradip_trigger_unit_0_0.xci",
            "inst_hier_path": "rf_data_subsystem/piradip_trigger_unit_0"
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "SDRv2_xlslice_0_0",
            "xci_path": "ip/SDRv2_xlslice_0_0/SDRv2_xlslice_0_0.xci",
            "inst_hier_path": "rf_data_subsystem/xlslice_0"
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "SDRv2_xlslice_0_1",
            "xci_path": "ip/SDRv2_xlslice_0_1/SDRv2_xlslice_0_1.xci",
            "inst_hier_path": "rf_data_subsystem/xlslice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "SDRv2_xlslice_0_2",
            "xci_path": "ip/SDRv2_xlslice_0_2/SDRv2_xlslice_0_2.xci",
            "inst_hier_path": "rf_data_subsystem/xlslice_2",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "SDRv2_xlslice_0_3",
            "xci_path": "ip/SDRv2_xlslice_0_3/SDRv2_xlslice_0_3.xci",
            "inst_hier_path": "rf_data_subsystem/xlslice_3",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_4": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "SDRv2_xlslice_0_4",
            "xci_path": "ip/SDRv2_xlslice_0_4/SDRv2_xlslice_0_4.xci",
            "inst_hier_path": "rf_data_subsystem/xlslice_4",
            "parameters": {
              "DIN_FROM": {
                "value": "4"
              },
              "DIN_TO": {
                "value": "4"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_5": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "SDRv2_xlslice_0_5",
            "xci_path": "ip/SDRv2_xlslice_0_5/SDRv2_xlslice_0_5.xci",
            "inst_hier_path": "rf_data_subsystem/xlslice_5",
            "parameters": {
              "DIN_FROM": {
                "value": "5"
              },
              "DIN_TO": {
                "value": "5"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_6": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "SDRv2_xlslice_0_6",
            "xci_path": "ip/SDRv2_xlslice_0_6/SDRv2_xlslice_0_6.xci",
            "inst_hier_path": "rf_data_subsystem/xlslice_6",
            "parameters": {
              "DIN_FROM": {
                "value": "6"
              },
              "DIN_TO": {
                "value": "6"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_7": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "SDRv2_xlslice_0_7",
            "xci_path": "ip/SDRv2_xlslice_0_7/SDRv2_xlslice_0_7.xci",
            "inst_hier_path": "rf_data_subsystem/xlslice_7",
            "parameters": {
              "DIN_FROM": {
                "value": "7"
              },
              "DIN_TO": {
                "value": "7"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_8": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "SDRv2_xlslice_7_0",
            "xci_path": "ip/SDRv2_xlslice_7_0/SDRv2_xlslice_7_0.xci",
            "inst_hier_path": "rf_data_subsystem/xlslice_8",
            "parameters": {
              "DIN_FROM": {
                "value": "8"
              },
              "DIN_TO": {
                "value": "8"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_9": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "SDRv2_xlslice_8_0",
            "xci_path": "ip/SDRv2_xlslice_8_0/SDRv2_xlslice_8_0.xci",
            "inst_hier_path": "rf_data_subsystem/xlslice_9",
            "parameters": {
              "DIN_FROM": {
                "value": "9"
              },
              "DIN_TO": {
                "value": "9"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_10": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "SDRv2_xlslice_8_1",
            "xci_path": "ip/SDRv2_xlslice_8_1/SDRv2_xlslice_8_1.xci",
            "inst_hier_path": "rf_data_subsystem/xlslice_10",
            "parameters": {
              "DIN_FROM": {
                "value": "10"
              },
              "DIN_TO": {
                "value": "10"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_11": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "SDRv2_xlslice_8_2",
            "xci_path": "ip/SDRv2_xlslice_8_2/SDRv2_xlslice_8_2.xci",
            "inst_hier_path": "rf_data_subsystem/xlslice_11",
            "parameters": {
              "DIN_FROM": {
                "value": "11"
              },
              "DIN_TO": {
                "value": "11"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_12": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "SDRv2_xlslice_8_3",
            "xci_path": "ip/SDRv2_xlslice_8_3/SDRv2_xlslice_8_3.xci",
            "inst_hier_path": "rf_data_subsystem/xlslice_12",
            "parameters": {
              "DIN_FROM": {
                "value": "12"
              },
              "DIN_TO": {
                "value": "12"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_13": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "SDRv2_xlslice_8_4",
            "xci_path": "ip/SDRv2_xlslice_8_4/SDRv2_xlslice_8_4.xci",
            "inst_hier_path": "rf_data_subsystem/xlslice_13",
            "parameters": {
              "DIN_FROM": {
                "value": "13"
              },
              "DIN_TO": {
                "value": "13"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_14": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "SDRv2_xlslice_8_5",
            "xci_path": "ip/SDRv2_xlslice_8_5/SDRv2_xlslice_8_5.xci",
            "inst_hier_path": "rf_data_subsystem/xlslice_14",
            "parameters": {
              "DIN_FROM": {
                "value": "14"
              },
              "DIN_TO": {
                "value": "14"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_15": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "SDRv2_xlslice_8_6",
            "xci_path": "ip/SDRv2_xlslice_8_6/SDRv2_xlslice_8_6.xci",
            "inst_hier_path": "rf_data_subsystem/xlslice_15",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_TO": {
                "value": "15"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "axi_interconnect_0/S00_AXI"
            ]
          },
          "adc0_clk_0_1": {
            "interface_ports": [
              "adc0_clk_0",
              "usp_rf_data_converter_0/adc0_clk"
            ]
          },
          "adc1_clk_0_1": {
            "interface_ports": [
              "adc1_clk_0",
              "usp_rf_data_converter_0/adc1_clk"
            ]
          },
          "adc2_clk_0_1": {
            "interface_ports": [
              "adc2_clk_0",
              "usp_rf_data_converter_0/adc2_clk"
            ]
          },
          "adc3_clk_0_1": {
            "interface_ports": [
              "adc3_clk_0",
              "usp_rf_data_converter_0/adc3_clk"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M00_AXI",
              "axis_sample_buffer_o_0/AXILITE"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M01_AXI",
              "axis_sample_buffer_o_0/AXIMM"
            ]
          },
          "axi_interconnect_0_M02_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M02_AXI",
              "axis_sample_buffer_o_1/AXILITE"
            ]
          },
          "axi_interconnect_0_M03_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M03_AXI",
              "axis_sample_buffer_o_1/AXIMM"
            ]
          },
          "axi_interconnect_0_M04_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M04_AXI",
              "axis_sample_buffer_o_2/AXILITE"
            ]
          },
          "axi_interconnect_0_M05_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M05_AXI",
              "axis_sample_buffer_o_2/AXIMM"
            ]
          },
          "axi_interconnect_0_M06_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M06_AXI",
              "axis_sample_buffer_o_3/AXILITE"
            ]
          },
          "axi_interconnect_0_M07_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M07_AXI",
              "axis_sample_buffer_o_3/AXIMM"
            ]
          },
          "axi_interconnect_0_M08_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M08_AXI",
              "axis_sample_buffer_o_4/AXILITE"
            ]
          },
          "axi_interconnect_0_M09_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M09_AXI",
              "axis_sample_buffer_o_4/AXIMM"
            ]
          },
          "axi_interconnect_0_M10_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M10_AXI",
              "axis_sample_buffer_o_5/AXILITE"
            ]
          },
          "axi_interconnect_0_M11_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M11_AXI",
              "axis_sample_buffer_o_5/AXIMM"
            ]
          },
          "axi_interconnect_0_M12_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M12_AXI",
              "axis_sample_buffer_o_6/AXILITE"
            ]
          },
          "axi_interconnect_0_M13_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M13_AXI",
              "axis_sample_buffer_o_6/AXIMM"
            ]
          },
          "axi_interconnect_0_M14_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M14_AXI",
              "axis_sample_buffer_o_7/AXILITE"
            ]
          },
          "axi_interconnect_0_M15_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M15_AXI",
              "axis_sample_buffer_o_7/AXIMM"
            ]
          },
          "axi_interconnect_0_M16_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M16_AXI",
              "axis_sample_buffer_in_0/AXILITE"
            ]
          },
          "axi_interconnect_0_M17_AXI": {
            "interface_ports": [
              "axis_sample_buffer_in_0/AXIMM",
              "axi_interconnect_0/M17_AXI"
            ]
          },
          "axi_interconnect_0_M18_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M18_AXI",
              "axis_sample_buffer_in_1/AXILITE"
            ]
          },
          "axi_interconnect_0_M19_AXI": {
            "interface_ports": [
              "axis_sample_buffer_in_1/AXIMM",
              "axi_interconnect_0/M19_AXI"
            ]
          },
          "axi_interconnect_0_M20_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M20_AXI",
              "axis_sample_buffer_in_2/AXILITE"
            ]
          },
          "axi_interconnect_0_M21_AXI": {
            "interface_ports": [
              "axis_sample_buffer_in_2/AXIMM",
              "axi_interconnect_0/M21_AXI"
            ]
          },
          "axi_interconnect_0_M22_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M22_AXI",
              "axis_sample_buffer_in_3/AXILITE"
            ]
          },
          "axi_interconnect_0_M23_AXI": {
            "interface_ports": [
              "axis_sample_buffer_in_3/AXIMM",
              "axi_interconnect_0/M23_AXI"
            ]
          },
          "axi_interconnect_0_M24_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M24_AXI",
              "axis_sample_buffer_in_4/AXILITE"
            ]
          },
          "axi_interconnect_0_M25_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M25_AXI",
              "axis_sample_buffer_in_4/AXIMM"
            ]
          },
          "axi_interconnect_0_M26_AXI": {
            "interface_ports": [
              "axis_sample_buffer_in_5/AXILITE",
              "axi_interconnect_0/M26_AXI"
            ]
          },
          "axi_interconnect_0_M27_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M27_AXI",
              "axis_sample_buffer_in_5/AXIMM"
            ]
          },
          "axi_interconnect_0_M28_AXI": {
            "interface_ports": [
              "axis_sample_buffer_in_6/AXILITE",
              "axi_interconnect_0/M28_AXI"
            ]
          },
          "axi_interconnect_0_M29_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M29_AXI",
              "axis_sample_buffer_in_6/AXIMM"
            ]
          },
          "axi_interconnect_0_M30_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M30_AXI",
              "axis_sample_buffer_in_7/AXILITE"
            ]
          },
          "axi_interconnect_0_M31_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M31_AXI",
              "axis_sample_buffer_in_7/AXIMM"
            ]
          },
          "axi_interconnect_0_M32_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M32_AXI",
              "piradip_trigger_unit_0/AXILITE"
            ]
          },
          "axis_sample_buffer_o_0_STREAM_OUT": {
            "interface_ports": [
              "axis_sample_buffer_o_0/STREAM_OUT",
              "usp_rf_data_converter_0/s00_axis"
            ]
          },
          "axis_sample_buffer_o_1_STREAM_OUT": {
            "interface_ports": [
              "axis_sample_buffer_o_1/STREAM_OUT",
              "usp_rf_data_converter_0/s01_axis"
            ]
          },
          "axis_sample_buffer_o_2_STREAM_OUT": {
            "interface_ports": [
              "axis_sample_buffer_o_2/STREAM_OUT",
              "usp_rf_data_converter_0/s02_axis"
            ]
          },
          "axis_sample_buffer_o_3_STREAM_OUT": {
            "interface_ports": [
              "axis_sample_buffer_o_3/STREAM_OUT",
              "usp_rf_data_converter_0/s03_axis"
            ]
          },
          "axis_sample_buffer_o_4_STREAM_OUT": {
            "interface_ports": [
              "axis_sample_buffer_o_4/STREAM_OUT",
              "usp_rf_data_converter_0/s10_axis"
            ]
          },
          "axis_sample_buffer_o_5_STREAM_OUT": {
            "interface_ports": [
              "axis_sample_buffer_o_5/STREAM_OUT",
              "usp_rf_data_converter_0/s11_axis"
            ]
          },
          "axis_sample_buffer_o_6_STREAM_OUT": {
            "interface_ports": [
              "axis_sample_buffer_o_6/STREAM_OUT",
              "usp_rf_data_converter_0/s12_axis"
            ]
          },
          "axis_sample_buffer_o_7_STREAM_OUT": {
            "interface_ports": [
              "axis_sample_buffer_o_7/STREAM_OUT",
              "usp_rf_data_converter_0/s13_axis"
            ]
          },
          "dac0_clk_0_1": {
            "interface_ports": [
              "dac0_clk_0",
              "usp_rf_data_converter_0/dac0_clk"
            ]
          },
          "dac1_clk_0_1": {
            "interface_ports": [
              "dac1_clk_0",
              "usp_rf_data_converter_0/dac1_clk"
            ]
          },
          "ps8_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "s_axi",
              "usp_rf_data_converter_0/s_axi"
            ]
          },
          "sysref_in_0_1": {
            "interface_ports": [
              "sysref_in_0",
              "usp_rf_data_converter_0/sysref_in"
            ]
          },
          "usp_rf_data_converter_0_m00_axis": {
            "interface_ports": [
              "usp_rf_data_converter_0/m00_axis",
              "axis_sample_buffer_in_0/STREAM_IN"
            ]
          },
          "usp_rf_data_converter_0_m02_axis": {
            "interface_ports": [
              "axis_sample_buffer_in_1/STREAM_IN",
              "usp_rf_data_converter_0/m02_axis"
            ]
          },
          "usp_rf_data_converter_0_m10_axis": {
            "interface_ports": [
              "usp_rf_data_converter_0/m10_axis",
              "axis_sample_buffer_in_2/STREAM_IN"
            ]
          },
          "usp_rf_data_converter_0_m12_axis": {
            "interface_ports": [
              "axis_sample_buffer_in_3/STREAM_IN",
              "usp_rf_data_converter_0/m12_axis"
            ]
          },
          "usp_rf_data_converter_0_m20_axis": {
            "interface_ports": [
              "usp_rf_data_converter_0/m20_axis",
              "axis_sample_buffer_in_4/STREAM_IN"
            ]
          },
          "usp_rf_data_converter_0_m22_axis": {
            "interface_ports": [
              "axis_sample_buffer_in_5/STREAM_IN",
              "usp_rf_data_converter_0/m22_axis"
            ]
          },
          "usp_rf_data_converter_0_m30_axis": {
            "interface_ports": [
              "usp_rf_data_converter_0/m30_axis",
              "axis_sample_buffer_in_6/STREAM_IN"
            ]
          },
          "usp_rf_data_converter_0_m32_axis": {
            "interface_ports": [
              "axis_sample_buffer_in_7/STREAM_IN",
              "usp_rf_data_converter_0/m32_axis"
            ]
          },
          "usp_rf_data_converter_0_vout00": {
            "interface_ports": [
              "vout00_0",
              "usp_rf_data_converter_0/vout00"
            ]
          },
          "usp_rf_data_converter_0_vout01": {
            "interface_ports": [
              "vout01_0",
              "usp_rf_data_converter_0/vout01"
            ]
          },
          "usp_rf_data_converter_0_vout02": {
            "interface_ports": [
              "vout02_0",
              "usp_rf_data_converter_0/vout02"
            ]
          },
          "usp_rf_data_converter_0_vout03": {
            "interface_ports": [
              "vout03_0",
              "usp_rf_data_converter_0/vout03"
            ]
          },
          "usp_rf_data_converter_0_vout10": {
            "interface_ports": [
              "vout10_0",
              "usp_rf_data_converter_0/vout10"
            ]
          },
          "usp_rf_data_converter_0_vout11": {
            "interface_ports": [
              "vout11_0",
              "usp_rf_data_converter_0/vout11"
            ]
          },
          "usp_rf_data_converter_0_vout12": {
            "interface_ports": [
              "vout12_0",
              "usp_rf_data_converter_0/vout12"
            ]
          },
          "usp_rf_data_converter_0_vout13": {
            "interface_ports": [
              "vout13_0",
              "usp_rf_data_converter_0/vout13"
            ]
          },
          "vin0_01_0_1": {
            "interface_ports": [
              "vin0_01_0",
              "usp_rf_data_converter_0/vin0_01"
            ]
          },
          "vin0_23_0_1": {
            "interface_ports": [
              "vin0_23_0",
              "usp_rf_data_converter_0/vin0_23"
            ]
          },
          "vin1_01_0_1": {
            "interface_ports": [
              "vin1_01_0",
              "usp_rf_data_converter_0/vin1_01"
            ]
          },
          "vin1_23_0_1": {
            "interface_ports": [
              "vin1_23_0",
              "usp_rf_data_converter_0/vin1_23"
            ]
          },
          "vin2_01_0_1": {
            "interface_ports": [
              "vin2_01_0",
              "usp_rf_data_converter_0/vin2_01"
            ]
          },
          "vin2_23_0_1": {
            "interface_ports": [
              "vin2_23_0",
              "usp_rf_data_converter_0/vin2_23"
            ]
          },
          "vin3_01_0_1": {
            "interface_ports": [
              "vin3_01_0",
              "usp_rf_data_converter_0/vin3_01"
            ]
          },
          "vin3_23_0_1": {
            "interface_ports": [
              "vin3_23_0",
              "usp_rf_data_converter_0/vin3_23"
            ]
          }
        },
        "nets": {
          "Net": {
            "ports": [
              "s1_axis_aresetn",
              "axis_sample_buffer_o_0/stream_out_resetn",
              "axis_sample_buffer_o_1/stream_out_resetn",
              "axis_sample_buffer_o_2/stream_out_resetn",
              "axis_sample_buffer_o_3/stream_out_resetn",
              "axis_sample_buffer_o_4/stream_out_resetn",
              "axis_sample_buffer_o_5/stream_out_resetn",
              "axis_sample_buffer_o_6/stream_out_resetn",
              "axis_sample_buffer_o_7/stream_out_resetn",
              "usp_rf_data_converter_0/s0_axis_aresetn",
              "usp_rf_data_converter_0/s1_axis_aresetn"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "s0_axis_aclk",
              "axis_sample_buffer_o_0/stream_out_clk",
              "axis_sample_buffer_o_1/stream_out_clk",
              "axis_sample_buffer_o_2/stream_out_clk",
              "axis_sample_buffer_o_3/stream_out_clk",
              "axis_sample_buffer_o_4/stream_out_clk",
              "axis_sample_buffer_o_5/stream_out_clk",
              "axis_sample_buffer_o_6/stream_out_clk",
              "axis_sample_buffer_o_7/stream_out_clk",
              "usp_rf_data_converter_0/s0_axis_aclk",
              "usp_rf_data_converter_0/s1_axis_aclk"
            ]
          },
          "clk_wiz_0_clk_out2": {
            "ports": [
              "m1_axis_aclk",
              "usp_rf_data_converter_0/m0_axis_aclk",
              "usp_rf_data_converter_0/m1_axis_aclk",
              "usp_rf_data_converter_0/m2_axis_aclk",
              "usp_rf_data_converter_0/m3_axis_aclk",
              "axis_sample_buffer_in_0/stream_in_clk",
              "axis_sample_buffer_in_1/stream_in_clk",
              "axis_sample_buffer_in_2/stream_in_clk",
              "axis_sample_buffer_in_3/stream_in_clk",
              "axis_sample_buffer_in_4/stream_in_clk",
              "axis_sample_buffer_in_5/stream_in_clk",
              "axis_sample_buffer_in_6/stream_in_clk",
              "axis_sample_buffer_in_7/stream_in_clk"
            ]
          },
          "piradip_trigger_unit_0_triggers": {
            "ports": [
              "piradip_trigger_unit_0/triggers",
              "xlslice_0/Din",
              "xlslice_1/Din",
              "xlslice_2/Din",
              "xlslice_3/Din",
              "xlslice_4/Din",
              "xlslice_5/Din",
              "xlslice_6/Din",
              "xlslice_7/Din",
              "xlslice_8/Din",
              "xlslice_9/Din",
              "xlslice_10/Din",
              "xlslice_11/Din",
              "xlslice_12/Din",
              "xlslice_13/Din",
              "xlslice_14/Din",
              "xlslice_15/Din"
            ]
          },
          "proc_sys_reset_1_interconnect_aresetn": {
            "ports": [
              "m1_axis_aresetn",
              "usp_rf_data_converter_0/m0_axis_aresetn",
              "usp_rf_data_converter_0/m1_axis_aresetn",
              "usp_rf_data_converter_0/m2_axis_aresetn",
              "usp_rf_data_converter_0/m3_axis_aresetn",
              "axis_sample_buffer_in_0/stream_in_resetn",
              "axis_sample_buffer_in_1/stream_in_resetn",
              "axis_sample_buffer_in_2/stream_in_resetn",
              "axis_sample_buffer_in_3/stream_in_resetn",
              "axis_sample_buffer_in_4/stream_in_resetn",
              "axis_sample_buffer_in_5/stream_in_resetn",
              "axis_sample_buffer_in_6/stream_in_resetn",
              "axis_sample_buffer_in_7/stream_in_resetn"
            ]
          },
          "rst_ps8_0_333M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_interconnect_0/ARESETN",
              "axi_interconnect_0/M00_ARESETN",
              "axi_interconnect_0/M01_ARESETN",
              "axi_interconnect_0/M02_ARESETN",
              "axi_interconnect_0/M03_ARESETN",
              "axi_interconnect_0/M04_ARESETN",
              "axi_interconnect_0/M05_ARESETN",
              "axi_interconnect_0/M06_ARESETN",
              "axi_interconnect_0/M07_ARESETN",
              "axi_interconnect_0/M08_ARESETN",
              "axi_interconnect_0/M09_ARESETN",
              "axi_interconnect_0/M10_ARESETN",
              "axi_interconnect_0/M11_ARESETN",
              "axi_interconnect_0/M12_ARESETN",
              "axi_interconnect_0/M13_ARESETN",
              "axi_interconnect_0/M14_ARESETN",
              "axi_interconnect_0/M15_ARESETN",
              "axi_interconnect_0/S00_ARESETN",
              "axis_sample_buffer_o_0/axilite_resetn",
              "axis_sample_buffer_o_0/aximm_resetn",
              "axis_sample_buffer_o_1/axilite_resetn",
              "axis_sample_buffer_o_1/aximm_resetn",
              "axis_sample_buffer_o_2/axilite_resetn",
              "axis_sample_buffer_o_2/aximm_resetn",
              "axis_sample_buffer_o_3/axilite_resetn",
              "axis_sample_buffer_o_3/aximm_resetn",
              "axis_sample_buffer_o_4/axilite_resetn",
              "axis_sample_buffer_o_4/aximm_resetn",
              "axis_sample_buffer_o_5/axilite_resetn",
              "axis_sample_buffer_o_5/aximm_resetn",
              "axis_sample_buffer_o_6/axilite_resetn",
              "axis_sample_buffer_o_6/aximm_resetn",
              "axis_sample_buffer_o_7/axilite_resetn",
              "axis_sample_buffer_o_7/aximm_resetn",
              "usp_rf_data_converter_0/s_axi_aresetn",
              "axi_interconnect_0/M16_ARESETN",
              "axis_sample_buffer_in_0/axilite_resetn",
              "axi_interconnect_0/M17_ARESETN",
              "axis_sample_buffer_in_0/aximm_resetn",
              "axi_interconnect_0/M18_ARESETN",
              "axis_sample_buffer_in_1/axilite_resetn",
              "axi_interconnect_0/M19_ARESETN",
              "axis_sample_buffer_in_1/aximm_resetn",
              "axi_interconnect_0/M20_ARESETN",
              "axis_sample_buffer_in_2/axilite_resetn",
              "axi_interconnect_0/M21_ARESETN",
              "axis_sample_buffer_in_2/aximm_resetn",
              "axi_interconnect_0/M22_ARESETN",
              "axis_sample_buffer_in_3/axilite_resetn",
              "axi_interconnect_0/M23_ARESETN",
              "axis_sample_buffer_in_3/aximm_resetn",
              "axi_interconnect_0/M24_ARESETN",
              "axis_sample_buffer_in_4/axilite_resetn",
              "axi_interconnect_0/M25_ARESETN",
              "axis_sample_buffer_in_4/aximm_resetn",
              "axi_interconnect_0/M26_ARESETN",
              "axis_sample_buffer_in_5/axilite_resetn",
              "axi_interconnect_0/M27_ARESETN",
              "axis_sample_buffer_in_5/aximm_resetn",
              "axi_interconnect_0/M28_ARESETN",
              "axis_sample_buffer_in_6/axilite_resetn",
              "axi_interconnect_0/M29_ARESETN",
              "axis_sample_buffer_in_6/aximm_resetn",
              "axi_interconnect_0/M30_ARESETN",
              "axis_sample_buffer_in_7/axilite_resetn",
              "axi_interconnect_0/M31_ARESETN",
              "axis_sample_buffer_in_7/aximm_resetn",
              "axi_interconnect_0/M32_ARESETN",
              "piradip_trigger_unit_0/axilite_resetn"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "axis_sample_buffer_o_0/trigger"
            ]
          },
          "xlslice_10_Dout": {
            "ports": [
              "xlslice_10/Dout",
              "axis_sample_buffer_in_2/trigger"
            ]
          },
          "xlslice_11_Dout": {
            "ports": [
              "xlslice_11/Dout",
              "axis_sample_buffer_in_3/trigger"
            ]
          },
          "xlslice_12_Dout": {
            "ports": [
              "xlslice_12/Dout",
              "axis_sample_buffer_in_4/trigger"
            ]
          },
          "xlslice_13_Dout": {
            "ports": [
              "xlslice_13/Dout",
              "axis_sample_buffer_in_5/trigger"
            ]
          },
          "xlslice_14_Dout": {
            "ports": [
              "xlslice_14/Dout",
              "axis_sample_buffer_in_6/trigger"
            ]
          },
          "xlslice_15_Dout": {
            "ports": [
              "xlslice_15/Dout",
              "axis_sample_buffer_in_7/trigger"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "axis_sample_buffer_o_1/trigger"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "xlslice_2/Dout",
              "axis_sample_buffer_o_2/trigger"
            ]
          },
          "xlslice_3_Dout": {
            "ports": [
              "xlslice_3/Dout",
              "axis_sample_buffer_o_3/trigger"
            ]
          },
          "xlslice_4_Dout": {
            "ports": [
              "xlslice_4/Dout",
              "axis_sample_buffer_o_5/trigger"
            ]
          },
          "xlslice_5_Dout": {
            "ports": [
              "xlslice_5/Dout",
              "axis_sample_buffer_o_4/trigger"
            ]
          },
          "xlslice_6_Dout": {
            "ports": [
              "xlslice_6/Dout",
              "axis_sample_buffer_o_6/trigger"
            ]
          },
          "xlslice_7_Dout": {
            "ports": [
              "xlslice_7/Dout",
              "axis_sample_buffer_o_7/trigger"
            ]
          },
          "xlslice_8_Dout": {
            "ports": [
              "xlslice_8/Dout",
              "axis_sample_buffer_in_0/trigger"
            ]
          },
          "xlslice_9_Dout": {
            "ports": [
              "xlslice_9/Dout",
              "axis_sample_buffer_in_1/trigger"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "s_axi_aclk",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/M00_ACLK",
              "axi_interconnect_0/M01_ACLK",
              "axi_interconnect_0/M02_ACLK",
              "axi_interconnect_0/M03_ACLK",
              "axi_interconnect_0/M04_ACLK",
              "axi_interconnect_0/M05_ACLK",
              "axi_interconnect_0/M06_ACLK",
              "axi_interconnect_0/M07_ACLK",
              "axi_interconnect_0/M08_ACLK",
              "axi_interconnect_0/M09_ACLK",
              "axi_interconnect_0/M10_ACLK",
              "axi_interconnect_0/M11_ACLK",
              "axi_interconnect_0/M12_ACLK",
              "axi_interconnect_0/M13_ACLK",
              "axi_interconnect_0/M14_ACLK",
              "axi_interconnect_0/M15_ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axis_sample_buffer_o_0/axilite_clk",
              "axis_sample_buffer_o_0/aximm_clk",
              "axis_sample_buffer_o_1/axilite_clk",
              "axis_sample_buffer_o_1/aximm_clk",
              "axis_sample_buffer_o_2/axilite_clk",
              "axis_sample_buffer_o_2/aximm_clk",
              "axis_sample_buffer_o_3/axilite_clk",
              "axis_sample_buffer_o_3/aximm_clk",
              "axis_sample_buffer_o_4/axilite_clk",
              "axis_sample_buffer_o_4/aximm_clk",
              "axis_sample_buffer_o_5/axilite_clk",
              "axis_sample_buffer_o_5/aximm_clk",
              "axis_sample_buffer_o_6/axilite_clk",
              "axis_sample_buffer_o_6/aximm_clk",
              "axis_sample_buffer_o_7/axilite_clk",
              "axis_sample_buffer_o_7/aximm_clk",
              "usp_rf_data_converter_0/s_axi_aclk",
              "axi_interconnect_0/M16_ACLK",
              "axis_sample_buffer_in_0/axilite_clk",
              "axi_interconnect_0/M17_ACLK",
              "axis_sample_buffer_in_0/aximm_clk",
              "axi_interconnect_0/M18_ACLK",
              "axis_sample_buffer_in_1/axilite_clk",
              "axi_interconnect_0/M19_ACLK",
              "axis_sample_buffer_in_1/aximm_clk",
              "axi_interconnect_0/M20_ACLK",
              "axis_sample_buffer_in_2/axilite_clk",
              "axi_interconnect_0/M21_ACLK",
              "axis_sample_buffer_in_2/aximm_clk",
              "axi_interconnect_0/M22_ACLK",
              "axis_sample_buffer_in_3/axilite_clk",
              "axi_interconnect_0/M23_ACLK",
              "axis_sample_buffer_in_3/aximm_clk",
              "axi_interconnect_0/M24_ACLK",
              "axis_sample_buffer_in_4/axilite_clk",
              "axi_interconnect_0/M25_ACLK",
              "axis_sample_buffer_in_4/aximm_clk",
              "axi_interconnect_0/M26_ACLK",
              "axis_sample_buffer_in_5/axilite_clk",
              "axi_interconnect_0/M27_ACLK",
              "axis_sample_buffer_in_5/aximm_clk",
              "axi_interconnect_0/M28_ACLK",
              "axis_sample_buffer_in_6/axilite_clk",
              "axi_interconnect_0/M29_ACLK",
              "axis_sample_buffer_in_6/aximm_clk",
              "axi_interconnect_0/M30_ACLK",
              "axis_sample_buffer_in_7/axilite_clk",
              "axi_interconnect_0/M31_ACLK",
              "axis_sample_buffer_in_7/aximm_clk",
              "axi_interconnect_0/M32_ACLK",
              "piradip_trigger_unit_0/axilite_clk"
            ]
          }
        }
      },
      "rst_ps8_0_333M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "SDRv2_rst_ps8_0_333M_0",
        "xci_path": "ip/SDRv2_rst_ps8_0_333M_0/SDRv2_rst_ps8_0_333M_0.xci",
        "inst_hier_path": "rst_ps8_0_333M"
      },
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.3",
        "xci_name": "SDRv2_zynq_ultra_ps_e_0_0",
        "xci_path": "ip/SDRv2_zynq_ultra_ps_e_0_0/SDRv2_zynq_ultra_ps_e_0_0.xci",
        "inst_hier_path": "zynq_ultra_ps_e_0",
        "parameters": {
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0xFFFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x800000000"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_DYNAMIC_DDR_CONFIG_EN": {
            "value": "1"
          },
          "PSU_MIO_13_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_20_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_21_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_22_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_23_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_24_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_25_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_26_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_31_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_38_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_43_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_44_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3"
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_USB3__DUAL_CLOCK_ENABLE": {
            "value": "1"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1066.656006"
          },
          "PSU__CAN1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1199.988037"
          },
          "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1067"
          },
          "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
            "value": "24.999750"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
            "value": "26.315527"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
            "value": "299.997009"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
            "value": "533.33"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.984985"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "333.329987"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
            "value": "333.333"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "19.999800"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
            "value": "20"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3__ENABLE": {
            "value": "1"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "1"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "1"
          },
          "PSU__DDRC__BRC_MAPPING": {
            "value": "ROW_BANK_COL"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "64 Bit"
          },
          "PSU__DDRC__CL": {
            "value": "15"
          },
          "PSU__DDRC__CLOCK_STOP_EN": {
            "value": "0"
          },
          "PSU__DDRC__COMPONENTS": {
            "value": "UDIMM"
          },
          "PSU__DDRC__CWL": {
            "value": "14"
          },
          "PSU__DDRC__DDR4_ADDR_MAPPING": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CRC_CONTROL": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_MODE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "8192 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Disabled"
          },
          "PSU__DDRC__FGRM": {
            "value": "1X"
          },
          "PSU__DDRC__LP_ASR": {
            "value": "manual normal"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "DDR 4"
          },
          "PSU__DDRC__PARITY_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__PER_BANK_REFRESH": {
            "value": "0"
          },
          "PSU__DDRC__PHY_DBI_MODE": {
            "value": "0"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "0"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "16"
          },
          "PSU__DDRC__SELF_REF_ABORT": {
            "value": "0"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2133P"
          },
          "PSU__DDRC__STATIC_RD_MODE": {
            "value": "0"
          },
          "PSU__DDRC__TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_READ_GATE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "33"
          },
          "PSU__DDRC__T_RC": {
            "value": "47.06"
          },
          "PSU__DDRC__T_RCD": {
            "value": "15"
          },
          "PSU__DDRC__T_RP": {
            "value": "15"
          },
          "PSU__DDRC__VREF": {
            "value": "1"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "1"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "533.500"
          },
          "PSU__DISPLAYPORT__LANE0__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE0__IO": {
            "value": "GT Lane1"
          },
          "PSU__DISPLAYPORT__LANE1__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE1__IO": {
            "value": "GT Lane0"
          },
          "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__IO": {
            "value": "MIO 27 .. 30"
          },
          "PSU__DP__LANE_SEL": {
            "value": "Dual Lower"
          },
          "PSU__DP__REF_CLK_FREQ": {
            "value": "27"
          },
          "PSU__DP__REF_CLK_SEL": {
            "value": "Ref Clk1"
          },
          "PSU__ENET3__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__ENET3__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__FPDMASTERS_COHERENCY": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL2_ENABLE": {
            "value": "0"
          },
          "PSU__GEM3_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM3_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO0_MIO__IO": {
            "value": "MIO 0 .. 25"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO1_MIO__IO": {
            "value": "MIO 26 .. 51"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GT__LINK_SPEED": {
            "value": "HBR"
          },
          "PSU__GT__PRE_EMPH_LVL_4": {
            "value": "0"
          },
          "PSU__GT__VLT_SWNG_LVL_4": {
            "value": "0"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__IO": {
            "value": "MIO 14 .. 15"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 16 .. 17"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__MAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__OVERRIDE__BASIC_CLOCK": {
            "value": "0"
          },
          "PSU__PL_CLK0_BUF": {
            "value": "TRUE"
          },
          "PSU__PL_CLK1_BUF": {
            "value": "TRUE"
          },
          "PSU__PMU_COHERENCY": {
            "value": "0"
          },
          "PSU__PMU__AIBACK__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPI__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPO__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI0__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI3__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI5__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO0__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO0__IO": {
            "value": "MIO 32"
          },
          "PSU__PMU__GPO1__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO1__IO": {
            "value": "MIO 33"
          },
          "PSU__PMU__GPO2__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO2__IO": {
            "value": "MIO 34"
          },
          "PSU__PMU__GPO2__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO3__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO3__IO": {
            "value": "MIO 35"
          },
          "PSU__PMU__GPO3__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO4__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO4__IO": {
            "value": "MIO 36"
          },
          "PSU__PMU__GPO4__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO5__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO5__IO": {
            "value": "MIO 37"
          },
          "PSU__PMU__GPO5__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__PLERROR__ENABLE": {
            "value": "0"
          },
          "PSU__PRESET_APPLIED": {
            "value": "1"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__GRP_FBCLK__IO": {
            "value": "MIO 6"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 12"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Dual Parallel"
          },
          "PSU__SATA__LANE0__ENABLE": {
            "value": "0"
          },
          "PSU__SATA__LANE1__IO": {
            "value": "GT Lane3"
          },
          "PSU__SATA__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SATA__REF_CLK_FREQ": {
            "value": "125"
          },
          "PSU__SATA__REF_CLK_SEL": {
            "value": "Ref Clk3"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "8Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_CD__IO": {
            "value": "MIO 45"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 39 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 3.0"
          },
          "PSU__SWDT0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC1__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC2__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC3__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 18 .. 19"
          },
          "PSU__UART1__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART1__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART1__PERIPHERAL__IO": {
            "value": "EMIO"
          },
          "PSU__USB0_COHERENCY": {
            "value": "0"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__PERIPHERAL__IO": {
            "value": "MIO 52 .. 63"
          },
          "PSU__USB0__REF_CLK_FREQ": {
            "value": "26"
          },
          "PSU__USB0__REF_CLK_SEL": {
            "value": "Ref Clk2"
          },
          "PSU__USB2_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB3_0__PERIPHERAL__IO": {
            "value": "GT Lane2"
          },
          "PSU__USB__RESET__MODE": {
            "value": "Boot Pin"
          },
          "PSU__USB__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xA0000000",
              "maximum": "0x0047FFFFFFFF",
              "width": "40"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "adc0_clk_0_1": {
        "interface_ports": [
          "adc0_clk_0",
          "rf_data_subsystem/adc0_clk_0"
        ]
      },
      "adc1_clk_0_1": {
        "interface_ports": [
          "adc1_clk_0",
          "rf_data_subsystem/adc1_clk_0"
        ]
      },
      "adc2_clk_0_1": {
        "interface_ports": [
          "adc2_clk_0",
          "rf_data_subsystem/adc2_clk_0"
        ]
      },
      "adc3_clk_0_1": {
        "interface_ports": [
          "adc3_clk_0",
          "rf_data_subsystem/adc3_clk_0"
        ]
      },
      "dac0_clk_0_1": {
        "interface_ports": [
          "dac0_clk_0",
          "rf_data_subsystem/dac0_clk_0"
        ]
      },
      "dac1_clk_0_1": {
        "interface_ports": [
          "dac1_clk_0",
          "rf_data_subsystem/dac1_clk_0"
        ]
      },
      "ps8_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M00_AXI",
          "rf_data_subsystem/s_axi"
        ]
      },
      "ps8_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M01_AXI",
          "rf_data_subsystem/S00_AXI"
        ]
      },
      "ps8_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "piradspi_ip_0/CSR",
          "ps8_0_axi_periph/M02_AXI"
        ]
      },
      "sysref_in_0_1": {
        "interface_ports": [
          "sysref_in_0",
          "rf_data_subsystem/sysref_in_0"
        ]
      },
      "usp_rf_data_converter_0_vout00": {
        "interface_ports": [
          "vout00_0",
          "rf_data_subsystem/vout00_0"
        ]
      },
      "usp_rf_data_converter_0_vout01": {
        "interface_ports": [
          "vout01_0",
          "rf_data_subsystem/vout01_0"
        ]
      },
      "usp_rf_data_converter_0_vout02": {
        "interface_ports": [
          "vout02_0",
          "rf_data_subsystem/vout02_0"
        ]
      },
      "usp_rf_data_converter_0_vout03": {
        "interface_ports": [
          "vout03_0",
          "rf_data_subsystem/vout03_0"
        ]
      },
      "usp_rf_data_converter_0_vout10": {
        "interface_ports": [
          "vout10_0",
          "rf_data_subsystem/vout10_0"
        ]
      },
      "usp_rf_data_converter_0_vout11": {
        "interface_ports": [
          "vout11_0",
          "rf_data_subsystem/vout11_0"
        ]
      },
      "usp_rf_data_converter_0_vout12": {
        "interface_ports": [
          "vout12_0",
          "rf_data_subsystem/vout12_0"
        ]
      },
      "usp_rf_data_converter_0_vout13": {
        "interface_ports": [
          "vout13_0",
          "rf_data_subsystem/vout13_0"
        ]
      },
      "vin0_01_0_1": {
        "interface_ports": [
          "vin0_01_0",
          "rf_data_subsystem/vin0_01_0"
        ]
      },
      "vin0_23_0_1": {
        "interface_ports": [
          "vin0_23_0",
          "rf_data_subsystem/vin0_23_0"
        ]
      },
      "vin1_01_0_1": {
        "interface_ports": [
          "vin1_01_0",
          "rf_data_subsystem/vin1_01_0"
        ]
      },
      "vin1_23_0_1": {
        "interface_ports": [
          "vin1_23_0",
          "rf_data_subsystem/vin1_23_0"
        ]
      },
      "vin2_01_0_1": {
        "interface_ports": [
          "vin2_01_0",
          "rf_data_subsystem/vin2_01_0"
        ]
      },
      "vin2_23_0_1": {
        "interface_ports": [
          "vin2_23_0",
          "rf_data_subsystem/vin2_23_0"
        ]
      },
      "vin3_01_0_1": {
        "interface_ports": [
          "vin3_01_0",
          "rf_data_subsystem/vin3_01_0"
        ]
      },
      "vin3_23_0_1": {
        "interface_ports": [
          "vin3_23_0",
          "rf_data_subsystem/vin3_23_0"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_FPD": {
        "interface_ports": [
          "ps8_0_axi_periph/S00_AXI",
          "zynq_ultra_ps_e_0/M_AXI_HPM0_FPD"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "rf_data_subsystem/s1_axis_aresetn"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "proc_sys_reset_0/slowest_sync_clk",
          "rf_data_subsystem/s0_axis_aclk"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "proc_sys_reset_1/slowest_sync_clk",
          "rf_data_subsystem/m1_axis_aclk"
        ]
      },
      "miso_0_1": {
        "ports": [
          "miso_0",
          "piradspi_ip_0/miso"
        ]
      },
      "piradspi_ip_0_csn": {
        "ports": [
          "piradspi_ip_0/csn",
          "csn_0"
        ]
      },
      "piradspi_ip_0_csn_active": {
        "ports": [
          "piradspi_ip_0/csn_active",
          "csn_active_0"
        ]
      },
      "piradspi_ip_0_mosi": {
        "ports": [
          "piradspi_ip_0/mosi",
          "mosi_0"
        ]
      },
      "piradspi_ip_0_sclk": {
        "ports": [
          "piradspi_ip_0/sclk",
          "sclk_0"
        ]
      },
      "proc_sys_reset_1_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_1/peripheral_aresetn",
          "rf_data_subsystem/m1_axis_aresetn"
        ]
      },
      "rst_ps8_0_333M_bus_struct_reset": {
        "ports": [
          "rst_ps8_0_333M/bus_struct_reset",
          "proc_sys_reset_1/aux_reset_in"
        ]
      },
      "rst_ps8_0_333M_peripheral_aresetn": {
        "ports": [
          "rst_ps8_0_333M/peripheral_aresetn",
          "piradspi_ip_0/csr_resetn",
          "ps8_0_axi_periph/ARESETN",
          "ps8_0_axi_periph/M00_ARESETN",
          "ps8_0_axi_periph/M01_ARESETN",
          "ps8_0_axi_periph/M02_ARESETN",
          "ps8_0_axi_periph/S00_ARESETN",
          "rf_data_subsystem/s_axi_aresetn"
        ]
      },
      "rst_ps8_0_333M_peripheral_reset": {
        "ports": [
          "rst_ps8_0_333M/peripheral_reset",
          "clk_wiz_0/reset",
          "proc_sys_reset_0/aux_reset_in"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk0",
          "piradspi_ip_0/csr_clk",
          "ps8_0_axi_periph/ACLK",
          "ps8_0_axi_periph/M00_ACLK",
          "ps8_0_axi_periph/M01_ACLK",
          "ps8_0_axi_periph/M02_ACLK",
          "ps8_0_axi_periph/S00_ACLK",
          "rf_data_subsystem/s_axi_aclk",
          "rst_ps8_0_333M/slowest_sync_clk",
          "zynq_ultra_ps_e_0/maxihpm0_fpd_aclk"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk1": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk1",
          "clk_wiz_0/clk_in1"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "proc_sys_reset_0/ext_reset_in",
          "proc_sys_reset_1/ext_reset_in",
          "rst_ps8_0_333M/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_usp_rf_data_converter_0_Reg": {
                "address_block": "/rf_data_subsystem/usp_rf_data_converter_0/s_axi/Reg",
                "offset": "0x00A0000000",
                "range": "256K"
              }
            }
          }
        }
      }
    }
  }
}