AArch64 WR+WF+WF+po+dmb.sy+cachesyncisb
"PodWR Fre DMB.SYdWR Fife CacheSyncIsbdWR Fife"
Cycle=Fre DMB.SYdWR Fife CacheSyncIsbdWR Fife PodWR
Relax=Fife
Safe=Fre PodWR DMB.SYdWR CacheSyncIsbdWR
Generator=diy7 (version 7.52+10(dev))
Com=Fr Fif Fif
Orig=PodWR Fre DMB.SYdWR Fife CacheSyncIsbdWR Fife
{
0:X0=0x14000001; 0:X1=P2:Lself04; 0:X3=x;
1:X0=0x1; 1:X1=x;
2:X0=0x14000001; 2:X1=P1:Lself05;
}
 P0          | P1          | P2          ;
 STR W0,[X1] | STR W0,[X1] | STR W0,[X1] ;
 LDR W2,[X3] | DMB SY      | DC CVAU,X1  ;
             | Lself05:    | DSB ISH     ;
             | B L00       | IC IVAU,X1  ;
             | MOV W2,#2   | DSB ISH     ;
             | B L01       | ISB         ;
             | L00:        | Lself04:    ;
             | MOV W2,#1   | B L02       ;
             | L01:        | MOV W2,#2   ;
             |             | B L03       ;
             |             | L02:        ;
             |             | MOV W2,#1   ;
             |             | L03:        ;
exists
(0:X2=0x0 /\ 1:X2=0x1 /\ 2:X2=0x1)
