

================================================================
== Vitis HLS Report for 'ode_fpga_Pipeline_2'
================================================================
* Date:           Sun May 14 17:33:55 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  6.729 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.250 us|  0.250 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         1|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     43|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     14|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       4|     84|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_32_80_1_1_U53  |mux_32_80_1_1  |        0|   0|  0|  14|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  14|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ptr53_sum_fu_118_p2  |         +|   0|  0|  11|           3|           2|
    |empty_70_fu_95_p2        |         +|   0|  0|  10|           2|           1|
    |empty_71_fu_128_p2       |         +|   0|  0|  14|           6|           6|
    |exitcond1_fu_89_p2       |      icmp|   0|  0|   8|           2|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  43|          13|          11|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_t_load  |   9|          2|    2|          4|
    |loop_index_t_fu_40                  |   9|          2|    2|          4|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  27|          6|    5|         10|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  1|   0|    1|          0|
    |ap_done_reg         |  1|   0|    1|          0|
    |loop_index_t_fu_40  |  2|   0|    2|          0|
    +--------------------+---+----+-----+-----------+
    |Total               |  4|   0|    4|          0|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------+-----+-----+------------+---------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  ode_fpga_Pipeline_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  ode_fpga_Pipeline_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  ode_fpga_Pipeline_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  ode_fpga_Pipeline_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  ode_fpga_Pipeline_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  ode_fpga_Pipeline_2|  return value|
|v_out_V_0_07    |   in|   80|     ap_none|         v_out_V_0_07|        scalar|
|v_out_V_1_08    |   in|   80|     ap_none|         v_out_V_1_08|        scalar|
|v_out_V_2_09    |   in|   80|     ap_none|         v_out_V_2_09|        scalar|
|empty           |   in|    6|     ap_none|                empty|        scalar|
|out_r_address0  |  out|    6|   ap_memory|                out_r|         array|
|out_r_ce0       |  out|    1|   ap_memory|                out_r|         array|
|out_r_we0       |  out|    1|   ap_memory|                out_r|         array|
|out_r_d0        |  out|   80|   ap_memory|                out_r|         array|
+----------------+-----+-----+------------+---------------------+--------------+

