// Seed: 4134847431
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6[1] = 1;
  wire id_27;
  wire id_28;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input wand id_2,
    input uwire id_3
    , id_11,
    input wor id_4,
    output supply0 id_5,
    input wor id_6,
    input logic id_7,
    output tri1 id_8,
    output tri1 id_9
);
  always @(1'h0 or 1 & 1'b0 or id_1 or 1 or posedge 1'b0) begin : LABEL_0
    id_11[1] <= id_7;
  end
  integer id_12 = id_12;
  wire id_13;
  assign id_8 = 1'b0;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_11,
      id_12,
      id_13,
      id_12,
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_13,
      id_12,
      id_12,
      id_12,
      id_12,
      id_13,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13
  );
endmodule
