

================================================================
== Vitis HLS Report for 'final_layer_output_reconstruction'
================================================================
* Date:           Mon Aug 25 03:44:16 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        minkowski_net
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  10485782|  10485782|  52.429 ms|  52.429 ms|  10485782|  10485782|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                            |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |                          Loop Name                         |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- INIT_FULL_OUTPUT                                          |  5242880|  5242880|         2|          1|          1|  5242880|       yes|
        |- RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2  |  5242894|  5242894|        35|         20|          1|   262144|       yes|
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      781|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      318|     -|
|Register             |        -|      -|      333|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      333|     1099|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln408_fu_438_p2                       |         +|   0|  0|  30|          23|           1|
    |add_ln416_1_fu_491_p2                     |         +|   0|  0|  26|          19|           1|
    |add_ln416_fu_585_p2                       |         +|   0|  0|  14|           7|           1|
    |add_ln417_1_fu_668_p2                     |         +|   0|  0|  21|          14|           1|
    |add_ln417_2_fu_720_p2                     |         +|   0|  0|  30|          23|          23|
    |add_ln417_fu_631_p2                       |         +|   0|  0|  14|           7|           1|
    |add_ln418_fu_662_p2                       |         +|   0|  0|  14|           7|           1|
    |add_ln427_1_fu_822_p2                     |         +|   0|  0|  71|          64|          64|
    |add_ln427_2_fu_780_p2                     |         +|   0|  0|  19|          12|          12|
    |add_ln427_fu_804_p2                       |         +|   0|  0|  30|          23|          23|
    |add_ln433_fu_532_p2                       |         +|   0|  0|  71|          64|          64|
    |empty_93_fu_748_p2                        |         +|   0|  0|  25|          18|          18|
    |pruned_addr_fu_514_p2                     |         +|   0|  0|  39|          32|          32|
    |pruned_idx_2_fu_557_p2                    |         +|   0|  0|  39|          32|           1|
    |and_ln414_fu_617_p2                       |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001_grp25           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage10_01001_grp5           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage10_11001_grp5           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage11_01001_grp7           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage11_11001_grp7           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage12_01001_grp9           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage12_11001_grp9           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage13_01001_grp11          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage13_11001_grp11          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage14_01001_grp13          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage14_11001_grp13          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage14_11001_grp44          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage15_01001_grp15          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage15_11001_grp15          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage16_01001_grp17          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage16_11001_grp17          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage17_01001_grp19          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage17_11001_grp19          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage18_01001_grp21          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage18_11001_grp21          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage19_01001_grp23          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage19_11001_grp23          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001_grp27           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001_grp2            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001_grp27           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage2_01001_grp29           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage2_11001_grp29           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage3_01001_grp31           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage3_11001_grp31           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage4_01001_grp33           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage4_11001_grp33           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage5_01001_grp35           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage5_11001_grp35           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage6_01001_grp37           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage6_11001_grp37           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage7_01001_grp39           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage7_11001_grp39           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage8_01001_grp41           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage8_11001_grp41           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage9_01001_grp3            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage9_11001_grp4            |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io_grp2                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_io_grp4                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_pp1_stage9_iter0_grp3    |       and|   0|  0|   2|           1|           1|
    |ap_block_state19_io_grp5                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state19_pp1_stage10_iter0_grp5   |       and|   0|  0|   2|           1|           1|
    |ap_block_state20_io_grp7                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state20_pp1_stage11_iter0_grp7   |       and|   0|  0|   2|           1|           1|
    |ap_block_state21_io_grp9                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state21_pp1_stage12_iter0_grp9   |       and|   0|  0|   2|           1|           1|
    |ap_block_state22_io_grp11                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state22_pp1_stage13_iter0_grp11  |       and|   0|  0|   2|           1|           1|
    |ap_block_state23_io_grp13                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state23_pp1_stage14_iter0_grp13  |       and|   0|  0|   2|           1|           1|
    |ap_block_state24_io_grp15                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state24_pp1_stage15_iter0_grp15  |       and|   0|  0|   2|           1|           1|
    |ap_block_state25_io_grp17                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state25_pp1_stage16_iter0_grp17  |       and|   0|  0|   2|           1|           1|
    |ap_block_state26_io_grp19                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state26_pp1_stage17_iter0_grp19  |       and|   0|  0|   2|           1|           1|
    |ap_block_state27_io_grp21                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state27_pp1_stage18_iter0_grp21  |       and|   0|  0|   2|           1|           1|
    |ap_block_state28_io_grp23                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state28_pp1_stage19_iter0_grp23  |       and|   0|  0|   2|           1|           1|
    |ap_block_state29_io_grp25                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state29_pp1_stage0_iter1_grp25   |       and|   0|  0|   2|           1|           1|
    |ap_block_state30_io_grp27                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state30_pp1_stage1_iter1_grp27   |       and|   0|  0|   2|           1|           1|
    |ap_block_state43_pp1_stage14_iter1_grp44  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op104_readreq_state10        |       and|   0|  0|   2|           1|           1|
    |icmp_ln408_fu_432_p2                      |      icmp|   0|  0|  30|          23|          23|
    |icmp_ln416_fu_485_p2                      |      icmp|   0|  0|  27|          19|          20|
    |icmp_ln417_fu_591_p2                      |      icmp|   0|  0|  21|          14|          13|
    |icmp_ln418_fu_611_p2                      |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln427_fu_497_p2                      |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp1_stage14_subdone              |        or|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_subdone               |        or|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage9_11001_grp3            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage9_subdone               |        or|   0|  0|   2|           1|           1|
    |empty_92_fu_637_p2                        |        or|   0|  0|   2|           1|           1|
    |select_ln414_fu_597_p3                    |    select|   0|  0|   7|           1|           1|
    |select_ln416_fu_623_p3                    |    select|   0|  0|   7|           1|           7|
    |select_ln417_1_fu_674_p3                  |    select|   0|  0|  14|           1|           1|
    |select_ln417_fu_651_p3                    |    select|   0|  0|   7|           1|           7|
    |x_mid2_fu_643_p3                          |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                   |       xor|   0|  0|   2|           2|           1|
    |xor_ln414_fu_605_p2                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0| 781|         528|         441|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  145|         29|    1|         29|
    |ap_enable_reg_pp0_iter1     |   14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1     |    9|          2|    1|          2|
    |gmem_output_blk_n_AW        |    9|          2|    1|          2|
    |gmem_output_blk_n_B         |    9|          2|    1|          2|
    |gmem_output_blk_n_W         |    9|          2|    1|          2|
    |gmem_read_blk_n_AR          |    9|          2|    1|          2|
    |gmem_read_blk_n_R           |    9|          2|    1|          2|
    |i_fu_136                    |    9|          2|   23|         46|
    |indvar_flatten14_fu_156     |    9|          2|   19|         38|
    |indvar_flatten_fu_148       |    9|          2|   14|         28|
    |m_axi_gmem_output_0_AWADDR  |   14|          3|   64|        192|
    |m_axi_gmem_output_0_AWLEN   |   14|          3|   32|         96|
    |m_axi_gmem_output_0_WDATA   |   14|          3|   32|         96|
    |pruned_idx_fu_160           |    9|          2|   32|         64|
    |x_fu_140                    |    9|          2|    7|         14|
    |y_fu_144                    |    9|          2|    7|         14|
    |z_fu_152                    |    9|          2|    7|         14|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  318|         67|  245|        646|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |  28|   0|   28|          0|
    |ap_block_pp1_stage14_subdone_grp13_done_reg  |   1|   0|    1|          0|
    |ap_block_pp1_stage14_subdone_grp44_done_reg  |   1|   0|    1|          0|
    |ap_block_pp1_stage1_subdone_grp27_done_reg   |   1|   0|    1|          0|
    |ap_block_pp1_stage1_subdone_grp2_done_reg    |   1|   0|    1|          0|
    |ap_block_pp1_stage7_subdone_grp0_done_reg    |   1|   0|    1|          0|
    |ap_block_pp1_stage9_subdone_grp3_done_reg    |   1|   0|    1|          0|
    |ap_block_pp1_stage9_subdone_grp4_done_reg    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                      |   1|   0|    1|          0|
    |gmem_output_addr_1_reg_953                   |  64|   0|   64|          0|
    |gmem_read_addr_reg_929                       |  64|   0|   64|          0|
    |i_fu_136                                     |  23|   0|   23|          0|
    |icmp_ln416_reg_921                           |   1|   0|    1|          0|
    |icmp_ln427_reg_925                           |   1|   0|    1|          0|
    |icmp_ln427_reg_925_pp1_iter1_reg             |   1|   0|    1|          0|
    |indvar_flatten14_fu_156                      |  19|   0|   19|          0|
    |indvar_flatten_fu_148                        |  14|   0|   14|          0|
    |pruned_idx_fu_160                            |  32|   0|   32|          0|
    |reg_379                                      |  32|   0|   32|          0|
    |select_ln416_reg_935                         |   7|   0|    7|          0|
    |select_ln417_reg_947                         |   7|   0|    7|          0|
    |x_fu_140                                     |   7|   0|    7|          0|
    |x_mid2_reg_941                               |   7|   0|    7|          0|
    |y_fu_144                                     |   7|   0|    7|          0|
    |z_fu_152                                     |   7|   0|    7|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 333|   0|  333|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  final_layer_output_reconstruction|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  final_layer_output_reconstruction|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  final_layer_output_reconstruction|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  final_layer_output_reconstruction|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  final_layer_output_reconstruction|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  final_layer_output_reconstruction|  return value|
|m_axi_gmem_read_0_AWVALID     |  out|    1|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_AWREADY     |   in|    1|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_AWADDR      |  out|   64|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_AWID        |  out|    1|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_AWLEN       |  out|   32|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_AWSIZE      |  out|    3|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_AWBURST     |  out|    2|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_AWLOCK      |  out|    2|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_AWCACHE     |  out|    4|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_AWPROT      |  out|    3|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_AWQOS       |  out|    4|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_AWREGION    |  out|    4|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_AWUSER      |  out|    1|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_WVALID      |  out|    1|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_WREADY      |   in|    1|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_WDATA       |  out|   32|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_WSTRB       |  out|    4|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_WLAST       |  out|    1|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_WID         |  out|    1|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_WUSER       |  out|    1|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_ARVALID     |  out|    1|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_ARREADY     |   in|    1|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_ARADDR      |  out|   64|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_ARID        |  out|    1|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_ARLEN       |  out|   32|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_ARSIZE      |  out|    3|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_ARBURST     |  out|    2|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_ARLOCK      |  out|    2|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_ARCACHE     |  out|    4|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_ARPROT      |  out|    3|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_ARQOS       |  out|    4|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_ARREGION    |  out|    4|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_ARUSER      |  out|    1|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_RVALID      |   in|    1|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_RREADY      |  out|    1|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_RDATA       |   in|   32|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_RLAST       |   in|    1|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_RID         |   in|    1|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_RFIFONUM    |   in|   13|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_RUSER       |   in|    1|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_RRESP       |   in|    2|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_BVALID      |   in|    1|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_BREADY      |  out|    1|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_BRESP       |   in|    2|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_BID         |   in|    1|       m_axi|                          gmem_read|       pointer|
|m_axi_gmem_read_0_BUSER       |   in|    1|       m_axi|                          gmem_read|       pointer|
|pruned_dram_output            |   in|   64|     ap_none|                 pruned_dram_output|        scalar|
|m_axi_gmem_output_0_AWVALID   |  out|    1|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_AWREADY   |   in|    1|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_AWADDR    |  out|   64|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_AWID      |  out|    1|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_AWLEN     |  out|   32|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_AWSIZE    |  out|    3|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_AWBURST   |  out|    2|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_AWLOCK    |  out|    2|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_AWCACHE   |  out|    4|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_AWPROT    |  out|    3|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_AWQOS     |  out|    4|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_AWREGION  |  out|    4|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_AWUSER    |  out|    1|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_WVALID    |  out|    1|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_WREADY    |   in|    1|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_WDATA     |  out|   32|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_WSTRB     |  out|    4|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_WLAST     |  out|    1|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_WID       |  out|    1|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_WUSER     |  out|    1|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_ARVALID   |  out|    1|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_ARREADY   |   in|    1|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_ARADDR    |  out|   64|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_ARID      |  out|    1|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_ARLEN     |  out|   32|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_ARSIZE    |  out|    3|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_ARBURST   |  out|    2|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_ARLOCK    |  out|    2|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_ARCACHE   |  out|    4|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_ARPROT    |  out|    3|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_ARQOS     |  out|    4|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_ARREGION  |  out|    4|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_ARUSER    |  out|    1|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_RVALID    |   in|    1|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_RREADY    |  out|    1|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_RDATA     |   in|   32|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_RLAST     |   in|    1|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_RID       |   in|    1|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_RFIFONUM  |   in|    9|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_RUSER     |   in|    1|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_RRESP     |   in|    2|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_BVALID    |   in|    1|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_BREADY    |  out|    1|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_BRESP     |   in|    2|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_BID       |   in|    1|       m_axi|                        gmem_output|       pointer|
|m_axi_gmem_output_0_BUSER     |   in|    1|       m_axi|                        gmem_output|       pointer|
|full_cubic_output             |   in|   64|     ap_none|                  full_cubic_output|        scalar|
|num_pruned_voxels             |   in|   32|     ap_none|                  num_pruned_voxels|        scalar|
+------------------------------+-----+-----+------------+-----------------------------------+--------------+

