#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000020a832b8870 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000020a83296f80 .scope module, "top_test_cpu" "top_test_cpu" 3 3;
 .timescale -9 -12;
L_0000020a832988a0 .functor BUFZ 1, v0000020a832bb8c0_0, C4<0>, C4<0>, C4<0>;
L_0000020a83297db0 .functor BUFZ 1, v0000020a832bbd20_0, C4<0>, C4<0>, C4<0>;
L_0000020a832982f0 .functor BUFZ 32, v0000020a832bb960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020a832986e0 .functor BUFZ 32, v0000020a832bbb40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020a83298750 .functor BUFZ 1, v0000020a83314140_0, C4<0>, C4<0>, C4<0>;
L_0000020a83297c60 .functor BUFZ 32, v0000020a83314500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020a83313600_0 .net "cpu_cpu_reg0", 31 0, L_0000020a83298600;  1 drivers
v0000020a83313920_0 .net "cpu_cpu_reg1", 31 0, L_0000020a832987c0;  1 drivers
v0000020a83314960_0 .net "cpu_cpu_reg2", 31 0, L_0000020a832981a0;  1 drivers
v0000020a83314a00_0 .net "cpu_cpu_reg3", 31 0, L_0000020a83297d40;  1 drivers
v0000020a833139c0_0 .var "cpu_inst_cmd", 31 0;
v0000020a83314be0_0 .net "cpu_inst_st", 0 0, v0000020a832bb500_0;  1 drivers
v0000020a83314dc0_0 .var "cpu_inst_up", 0 0;
v0000020a83313060_0 .net "cpu_io_ctr", 0 0, v0000020a832bb8c0_0;  1 drivers
v0000020a833131a0_0 .net "cpu_io_data_addr", 31 0, v0000020a832bb960_0;  1 drivers
v0000020a83314aa0_0 .net "cpu_io_data_rd", 31 0, L_0000020a83297c60;  1 drivers
v0000020a833141e0_0 .net "cpu_io_data_sv", 31 0, v0000020a832bbb40_0;  1 drivers
v0000020a83313a60_0 .net "cpu_io_done", 0 0, L_0000020a83298750;  1 drivers
v0000020a83313c40_0 .net "cpu_io_io", 0 0, v0000020a832bbd20_0;  1 drivers
v0000020a833134c0_0 .net "mem_ctr", 0 0, L_0000020a832988a0;  1 drivers
v0000020a83313f60_0 .net "mem_data_addr", 31 0, L_0000020a832982f0;  1 drivers
v0000020a83314000_0 .net "mem_data_rd", 31 0, v0000020a83314500_0;  1 drivers
v0000020a83313560_0 .net "mem_data_sv", 31 0, L_0000020a832986e0;  1 drivers
v0000020a833136a0_0 .net "mem_done", 0 0, v0000020a83314140_0;  1 drivers
v0000020a833140a0_0 .net "mem_io", 0 0, L_0000020a83297db0;  1 drivers
v0000020a83313420_0 .var "sys_clk", 0 0;
v0000020a83313ce0_0 .var "sys_count", 31 0;
v0000020a833146e0_0 .var "sys_rst", 0 0;
E_0000020a832b2db0 .event anyedge, v0000020a832bb500_0;
E_0000020a832b2b30 .event anyedge, v0000020a832bbfa0_0;
S_0000020a83297110 .scope module, "u_cpu" "cpu" 3 24, 4 1 0, S_0000020a83296f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "sys_rst";
    .port_info 2 /INPUT 32 "sys_inst_cmd";
    .port_info 3 /INPUT 1 "sys_inst_up";
    .port_info 4 /OUTPUT 1 "sys_inst_st";
    .port_info 5 /OUTPUT 1 "sys_io_ctr";
    .port_info 6 /OUTPUT 1 "sys_io_io";
    .port_info 7 /INPUT 1 "sys_io_done";
    .port_info 8 /OUTPUT 32 "sys_io_data_addr";
    .port_info 9 /INPUT 32 "sys_io_data_rd";
    .port_info 10 /OUTPUT 32 "sys_io_data_sv";
    .port_info 11 /OUTPUT 32 "sys_cpu_reg0";
    .port_info 12 /OUTPUT 32 "sys_cpu_reg1";
    .port_info 13 /OUTPUT 32 "sys_cpu_reg2";
    .port_info 14 /OUTPUT 32 "sys_cpu_reg3";
P_0000020a832be1b0 .param/l "MOD_INST_BAS" 1 4 43, +C4<00000000000000000000000000000001>;
P_0000020a832be1e8 .param/l "MOD_INST_BAS_AND" 1 4 44, +C4<00000000000000000000000000000001>;
P_0000020a832be220 .param/l "MOD_INST_BAS_CP" 1 4 48, +C4<00000000000000000000000000000101>;
P_0000020a832be258 .param/l "MOD_INST_BAS_LD" 1 4 51, +C4<00000000000000000000000000001000>;
P_0000020a832be290 .param/l "MOD_INST_BAS_MVL" 1 4 49, +C4<00000000000000000000000000000110>;
P_0000020a832be2c8 .param/l "MOD_INST_BAS_MVR" 1 4 50, +C4<00000000000000000000000000000111>;
P_0000020a832be300 .param/l "MOD_INST_BAS_NOT" 1 4 46, +C4<00000000000000000000000000000011>;
P_0000020a832be338 .param/l "MOD_INST_BAS_OR" 1 4 45, +C4<00000000000000000000000000000010>;
P_0000020a832be370 .param/l "MOD_INST_BAS_XOR" 1 4 47, +C4<00000000000000000000000000000100>;
P_0000020a832be3a8 .param/l "MOD_INST_IO" 1 4 53, +C4<00000000000000000000000000000010>;
P_0000020a832be3e0 .param/l "MOD_INST_IO_READ" 1 4 54, +C4<00000000000000000000000000000001>;
P_0000020a832be418 .param/l "MOD_INST_IO_SAVE" 1 4 55, +C4<00000000000000000000000000000010>;
P_0000020a832be450 .param/l "MOD_INST_MC" 1 4 57, +C4<00000000000000000000000000000011>;
P_0000020a832be488 .param/l "MOD_INST_MC_ADD" 1 4 58, +C4<00000000000000000000000000000001>;
P_0000020a832be4c0 .param/l "MOD_INST_MC_BGT" 1 4 60, +C4<00000000000000000000000000000011>;
P_0000020a832be4f8 .param/l "MOD_INST_MC_EQ" 1 4 61, +C4<00000000000000000000000000000100>;
P_0000020a832be530 .param/l "MOD_INST_MC_LST" 1 4 62, +C4<00000000000000000000000000000101>;
P_0000020a832be568 .param/l "MOD_INST_MC_SUB" 1 4 59, +C4<00000000000000000000000000000010>;
P_0000020a832be5a0 .param/l "MOD_STATE_DONE" 1 4 29, +C4<00000000000000000000000000000100>;
P_0000020a832be5d8 .param/l "MOD_STATE_ERROR" 1 4 28, +C4<00000000000000000000000000000011>;
P_0000020a832be610 .param/l "MOD_STATE_WAIT_1" 1 4 27, +C4<00000000000000000000000000000010>;
P_0000020a832be648 .param/l "MOD_STATE_WORK" 1 4 26, +C4<00000000000000000000000000000001>;
v0000020a832bb780_0 .array/port v0000020a832bb780, 0;
L_0000020a83298600 .functor BUFZ 32, v0000020a832bb780_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020a832bb780_1 .array/port v0000020a832bb780, 1;
L_0000020a832987c0 .functor BUFZ 32, v0000020a832bb780_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020a832bb780_2 .array/port v0000020a832bb780, 2;
L_0000020a832981a0 .functor BUFZ 32, v0000020a832bb780_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020a832bb780_3 .array/port v0000020a832bb780, 3;
L_0000020a83297d40 .functor BUFZ 32, v0000020a832bb780_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020a832bb5a0_0 .net "mod_opcd_0", 3 0, L_0000020a83314320;  1 drivers
v0000020a832bbe60_0 .net "mod_opcd_1", 5 0, L_0000020a83313740;  1 drivers
v0000020a832bc040_0 .net "mod_opext_0", 1 0, L_0000020a83314c80;  1 drivers
v0000020a832bb1e0_0 .net "mod_opreg_0", 4 0, L_0000020a83313d80;  1 drivers
v0000020a832bbdc0_0 .net "mod_opreg_1", 4 0, L_0000020a83313240;  1 drivers
v0000020a832bbaa0_0 .net "mod_opreg_2", 4 0, L_0000020a83314b40;  1 drivers
v0000020a832bb640_0 .net "mod_opreg_3", 4 0, L_0000020a83314280;  1 drivers
v0000020a832bb780 .array "mod_reg", 31 0, 31 0;
v0000020a832bb280_0 .var "mod_state", 3 0;
v0000020a832bbfa0_0 .net "sys_clk", 0 0, v0000020a83313420_0;  1 drivers
v0000020a832bc0e0_0 .net "sys_cpu_reg0", 31 0, L_0000020a83298600;  alias, 1 drivers
v0000020a832bb460_0 .net "sys_cpu_reg1", 31 0, L_0000020a832987c0;  alias, 1 drivers
v0000020a832bb320_0 .net "sys_cpu_reg2", 31 0, L_0000020a832981a0;  alias, 1 drivers
v0000020a832bbbe0_0 .net "sys_cpu_reg3", 31 0, L_0000020a83297d40;  alias, 1 drivers
v0000020a832bb3c0_0 .net "sys_inst_cmd", 31 0, v0000020a833139c0_0;  1 drivers
v0000020a832bb500_0 .var "sys_inst_st", 0 0;
v0000020a832bb820_0 .net "sys_inst_up", 0 0, v0000020a83314dc0_0;  1 drivers
v0000020a832bb8c0_0 .var "sys_io_ctr", 0 0;
v0000020a832bb960_0 .var "sys_io_data_addr", 31 0;
v0000020a832bba00_0 .net "sys_io_data_rd", 31 0, L_0000020a83297c60;  alias, 1 drivers
v0000020a832bbb40_0 .var "sys_io_data_sv", 31 0;
v0000020a832bbc80_0 .net "sys_io_done", 0 0, L_0000020a83298750;  alias, 1 drivers
v0000020a832bbd20_0 .var "sys_io_io", 0 0;
v0000020a833137e0_0 .net "sys_rst", 0 0, v0000020a833146e0_0;  1 drivers
E_0000020a832b23b0 .event anyedge, v0000020a832bb280_0;
E_0000020a832b2c70 .event posedge, v0000020a832bb820_0;
E_0000020a832b23f0/0 .event negedge, v0000020a833137e0_0;
E_0000020a832b23f0/1 .event posedge, v0000020a832bbfa0_0;
E_0000020a832b23f0 .event/or E_0000020a832b23f0/0, E_0000020a832b23f0/1;
L_0000020a83314320 .part v0000020a833139c0_0, 28, 4;
L_0000020a83313740 .part v0000020a833139c0_0, 22, 6;
L_0000020a83313d80 .part v0000020a833139c0_0, 17, 5;
L_0000020a83313240 .part v0000020a833139c0_0, 12, 5;
L_0000020a83314b40 .part v0000020a833139c0_0, 7, 5;
L_0000020a83314280 .part v0000020a833139c0_0, 2, 5;
L_0000020a83314c80 .part v0000020a833139c0_0, 0, 2;
S_0000020a8326ff50 .scope module, "u_mem" "mem" 3 49, 5 1 0, S_0000020a83296f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "sys_rst";
    .port_info 2 /INPUT 1 "sys_ctr";
    .port_info 3 /INPUT 1 "sys_io";
    .port_info 4 /OUTPUT 1 "sys_done";
    .port_info 5 /INPUT 32 "sys_data_addr";
    .port_info 6 /OUTPUT 32 "sys_data_rd";
    .port_info 7 /INPUT 32 "sys_data_sv";
P_0000020a8329ef90 .param/l "MOD_STATE_DONE" 0 5 17, C4<10>;
P_0000020a8329efc8 .param/l "MOD_STATE_WORK" 0 5 16, C4<01>;
v0000020a83313ba0 .array "mod_reg", 31 0, 31 0;
v0000020a83313880_0 .var "mod_state", 1 0;
v0000020a83314e60_0 .net "sys_clk", 0 0, v0000020a83313420_0;  alias, 1 drivers
v0000020a83314460_0 .net "sys_ctr", 0 0, L_0000020a832988a0;  alias, 1 drivers
v0000020a833132e0_0 .net "sys_data_addr", 31 0, L_0000020a832982f0;  alias, 1 drivers
v0000020a83314500_0 .var "sys_data_rd", 31 0;
v0000020a83313380_0 .net "sys_data_sv", 31 0, L_0000020a832986e0;  alias, 1 drivers
v0000020a83314140_0 .var "sys_done", 0 0;
v0000020a83313b00_0 .net "sys_io", 0 0, L_0000020a83297db0;  alias, 1 drivers
v0000020a83314d20_0 .net "sys_rst", 0 0, v0000020a833146e0_0;  alias, 1 drivers
E_0000020a832b2fb0 .event anyedge, v0000020a83313880_0;
E_0000020a832b3ff0 .event posedge, v0000020a83314460_0;
    .scope S_0000020a83297110;
T_0 ;
    %wait E_0000020a832b23f0;
    %load/vec4 v0000020a833137e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a832bb8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a832bbd20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020a832bb960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020a832bbb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020a832bb500_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020a832bb280_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0000020a832bb5a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0000020a832bbe60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.19;
T_0.10 ;
    %load/vec4 v0000020a832bbdc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %load/vec4 v0000020a832bbaa0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %and;
    %load/vec4 v0000020a832bb1e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.19;
T_0.11 ;
    %load/vec4 v0000020a832bbdc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %load/vec4 v0000020a832bbaa0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %or;
    %load/vec4 v0000020a832bb1e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.19;
T_0.12 ;
    %load/vec4 v0000020a832bbdc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %inv;
    %load/vec4 v0000020a832bb1e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.19;
T_0.13 ;
    %load/vec4 v0000020a832bbdc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %load/vec4 v0000020a832bbaa0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %xor;
    %load/vec4 v0000020a832bb1e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.19;
T_0.14 ;
    %load/vec4 v0000020a832bbdc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %load/vec4 v0000020a832bb1e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.19;
T_0.15 ;
    %load/vec4 v0000020a832bbdc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %load/vec4 v0000020a832bbaa0_0;
    %pad/u 7;
    %ix/vec4 5;
    %load/vec4a v0000020a832bb780, 5;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0000020a832bb1e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.19;
T_0.16 ;
    %load/vec4 v0000020a832bbdc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %load/vec4 v0000020a832bbaa0_0;
    %pad/u 7;
    %ix/vec4 5;
    %load/vec4a v0000020a832bb780, 5;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0000020a832bb1e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.19;
T_0.17 ;
    %load/vec4 v0000020a832bb3c0_0;
    %parti/s 17, 0, 2;
    %pad/u 32;
    %load/vec4 v0000020a832bb1e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0000020a832bbe60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.23;
T_0.20 ;
    %load/vec4 v0000020a832bb280_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.27;
T_0.24 ;
    %load/vec4 v0000020a832bbdc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %assign/vec4 v0000020a832bb960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020a832bbd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020a832bb8c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.27;
T_0.25 ;
    %load/vec4 v0000020a832bbc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.28, 8;
    %load/vec4 v0000020a832bba00_0;
    %load/vec4 v0000020a832bb1e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a832bb8c0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
T_0.28 ;
    %jmp T_0.27;
T_0.27 ;
    %pop/vec4 1;
    %jmp T_0.23;
T_0.21 ;
    %load/vec4 v0000020a832bb280_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.33;
T_0.30 ;
    %load/vec4 v0000020a832bbdc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %assign/vec4 v0000020a832bb960_0, 0;
    %load/vec4 v0000020a832bb1e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %assign/vec4 v0000020a832bbb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a832bbd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020a832bb8c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.33;
T_0.31 ;
    %load/vec4 v0000020a832bbc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a832bb8c0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
T_0.34 ;
    %jmp T_0.33;
T_0.33 ;
    %pop/vec4 1;
    %jmp T_0.23;
T_0.23 ;
    %pop/vec4 1;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000020a832bb5a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.39;
T_0.36 ;
    %load/vec4 v0000020a832bbe60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.44, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.45, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.46, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.47, 6;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.49;
T_0.40 ;
    %load/vec4 v0000020a832bbdc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %load/vec4 v0000020a832bbaa0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %and;
    %load/vec4 v0000020a832bb1e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.49;
T_0.41 ;
    %load/vec4 v0000020a832bbdc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %load/vec4 v0000020a832bbaa0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %or;
    %load/vec4 v0000020a832bb1e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.49;
T_0.42 ;
    %load/vec4 v0000020a832bbdc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %inv;
    %load/vec4 v0000020a832bb1e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.49;
T_0.43 ;
    %load/vec4 v0000020a832bbdc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %load/vec4 v0000020a832bbaa0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %xor;
    %load/vec4 v0000020a832bb1e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.49;
T_0.44 ;
    %load/vec4 v0000020a832bbdc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %load/vec4 v0000020a832bb1e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.49;
T_0.45 ;
    %load/vec4 v0000020a832bbdc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %load/vec4 v0000020a832bbaa0_0;
    %pad/u 7;
    %ix/vec4 5;
    %load/vec4a v0000020a832bb780, 5;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0000020a832bb1e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.49;
T_0.46 ;
    %load/vec4 v0000020a832bbdc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %load/vec4 v0000020a832bbaa0_0;
    %pad/u 7;
    %ix/vec4 5;
    %load/vec4a v0000020a832bb780, 5;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0000020a832bb1e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.49;
T_0.47 ;
    %load/vec4 v0000020a832bb3c0_0;
    %parti/s 17, 0, 2;
    %pad/u 32;
    %load/vec4 v0000020a832bb1e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.49;
T_0.49 ;
    %pop/vec4 1;
    %jmp T_0.39;
T_0.37 ;
    %load/vec4 v0000020a832bbe60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0000020a832bb280_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.54, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.55, 6;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.57;
T_0.54 ;
    %load/vec4 v0000020a832bbdc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %assign/vec4 v0000020a832bb960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020a832bbd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020a832bb8c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.57;
T_0.55 ;
    %load/vec4 v0000020a832bbc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.58, 8;
    %load/vec4 v0000020a832bba00_0;
    %load/vec4 v0000020a832bb1e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a832bb780, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a832bb8c0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
T_0.58 ;
    %jmp T_0.57;
T_0.57 ;
    %pop/vec4 1;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0000020a832bb280_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.60, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.61, 6;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.63;
T_0.60 ;
    %load/vec4 v0000020a832bbdc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %assign/vec4 v0000020a832bb960_0, 0;
    %load/vec4 v0000020a832bb1e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a832bb780, 4;
    %assign/vec4 v0000020a832bbb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a832bbd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020a832bb8c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_0.63;
T_0.61 ;
    %load/vec4 v0000020a832bbc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.64, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a832bb8c0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
T_0.64 ;
    %jmp T_0.63;
T_0.63 ;
    %pop/vec4 1;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.39;
T_0.39 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020a83297110;
T_1 ;
    %wait E_0000020a832b2c70;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020a832bb280_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020a83297110;
T_2 ;
    %wait E_0000020a832b23b0;
    %load/vec4 v0000020a832bb280_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a832bb500_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a832bb500_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000020a8326ff50;
T_3 ;
    %wait E_0000020a832b23f0;
    %load/vec4 v0000020a83314d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020a83313880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020a83314500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020a83314140_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000020a83313880_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020a83313880_0, 0;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020a83313880_0, 0;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0000020a83313b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0000020a83313380_0;
    %ix/getv 3, v0000020a833132e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a83313ba0, 0, 4;
    %jmp T_3.8;
T_3.7 ;
    %ix/getv 4, v0000020a833132e0_0;
    %load/vec4a v0000020a83313ba0, 4;
    %assign/vec4 v0000020a83314500_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020a83313880_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020a8326ff50;
T_4 ;
    %wait E_0000020a832b3ff0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020a83313880_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020a8326ff50;
T_5 ;
    %wait E_0000020a832b2fb0;
    %load/vec4 v0000020a83313880_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a83314140_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a83314140_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000020a83296f80;
T_6 ;
    %delay 10000, 0;
    %load/vec4 v0000020a83313420_0;
    %inv;
    %store/vec4 v0000020a83313420_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000020a83296f80;
T_7 ;
    %vpi_call/w 3 79 "$display", "end simulate" {0 0 0};
    %vpi_call/w 3 80 "$dumpfile", "top_test_cpu.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020a83296f80 {0 0 0};
    %vpi_call/w 3 82 "$display", "start simulate" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a833146e0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a833146e0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a833146e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a83313420_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020a83313ce0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000020a83313ce0_0, 0, 32;
    %delay 1000, 0;
T_7.0 ;
    %load/vec4 v0000020a83313420_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.1, 6;
    %wait E_0000020a832b2b30;
    %jmp T_7.0;
T_7.1 ;
T_7.2 ;
    %load/vec4 v0000020a83314be0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.3, 6;
    %wait E_0000020a832b2db0;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 301989905, 0, 32;
    %store/vec4 v0000020a833139c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a83314dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a83314dc0_0, 0, 1;
    %load/vec4 v0000020a83313ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020a83313ce0_0, 0, 32;
    %delay 1000, 0;
T_7.4 ;
    %load/vec4 v0000020a83313420_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.5, 6;
    %wait E_0000020a832b2b30;
    %jmp T_7.4;
T_7.5 ;
T_7.6 ;
    %load/vec4 v0000020a83314be0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.7, 6;
    %wait E_0000020a832b2db0;
    %jmp T_7.6;
T_7.7 ;
    %pushi/vec4 545259520, 0, 32;
    %store/vec4 v0000020a833139c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a83314dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a83314dc0_0, 0, 1;
    %load/vec4 v0000020a83313ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020a83313ce0_0, 0, 32;
    %delay 1000, 0;
T_7.8 ;
    %load/vec4 v0000020a83313420_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.9, 6;
    %wait E_0000020a832b2b30;
    %jmp T_7.8;
T_7.9 ;
T_7.10 ;
    %load/vec4 v0000020a83314be0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.11, 6;
    %wait E_0000020a832b2db0;
    %jmp T_7.10;
T_7.11 ;
    %pushi/vec4 541196288, 0, 32;
    %store/vec4 v0000020a833139c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a83314dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a83314dc0_0, 0, 1;
    %load/vec4 v0000020a83313ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020a83313ce0_0, 0, 32;
    %delay 1000, 0;
T_7.12 ;
    %load/vec4 v0000020a83313420_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.13, 6;
    %wait E_0000020a832b2b30;
    %jmp T_7.12;
T_7.13 ;
T_7.14 ;
    %load/vec4 v0000020a83314be0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.15, 6;
    %wait E_0000020a832b2db0;
    %jmp T_7.14;
T_7.15 ;
    %load/vec4 v0000020a83313ce0_0;
    %addi 10, 0, 32;
    %store/vec4 v0000020a83313ce0_0, 0, 32;
    %delay 40000, 0;
    %vpi_call/w 3 133 "$display", "end simulate" {0 0 0};
    %vpi_call/w 3 134 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "c:/Users/Windows/Desktop/dide/prj_cpu/top_test_cpu.v";
    "c:/Users/Windows/Desktop/dide/prj_cpu/cpu.v";
    "c:/Users/Windows/Desktop/dide/prj_cpu/mem.v";
