// Seed: 407329134
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    input wor id_2,
    output uwire id_3,
    input wor id_4,
    output supply1 id_5
);
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    output tri0 id_2,
    output supply0 id_3,
    output logic id_4,
    input wor id_5
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_3
  );
  assign modCall_1.id_3 = 0;
  initial id_4 = id_5;
endmodule
module module_0 #(
    parameter id_5 = 32'd90
) (
    input supply0 id_0,
    input supply1 id_1,
    input wire id_2,
    input wire id_3,
    input uwire id_4,
    output supply0 _id_5,
    input wand id_6,
    output tri0 id_7,
    input tri0 id_8,
    output wor id_9,
    input supply0 id_10,
    output tri module_2
);
  logic [id_5 : -1  -  1 'b0] id_13;
  module_0 modCall_1 (
      id_9,
      id_2,
      id_1,
      id_9,
      id_8,
      id_9
  );
  assign modCall_1.id_4 = 0;
endmodule
