xmverilog(64): 22.03-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xmverilog	22.03-s003: Started on Jun 20, 2023 at 10:24:47 CST
ncverilog
	sram_l1cache_64_1024_tb.sv
xmverilog: *W,NCEXDEP: Executable (ncverilog) is deprecated. Use (xmverilog) instead.
Recompiling... reason: file './sram_l1cache_64_1024_tb.sv' is newer than expected.
	expected: Tue Jun 20 10:20:27 2023
	actual:   Tue Jun 20 10:24:43 2023
file: sram_l1cache_64_1024_tb.sv
        .din0({0'b0,data_in}),
               |
xmvlog: *W,MAXBSZ (sram_l1cache_64_1024.sv,64|15): zero width prefix to based number ignored [2.5(IEEE)].
	module worklib.sram_l1cache_64_1024_tb:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
        .dout0(data_out_temp)
                           |
xmelab: *W,CUVMPW (./sram_l1cache_64_1024.sv,65|27): port sizes differ in port connection(64/65) for the instance(sram_l1cache_64_1024_tb.uut) .
        .din0({0'b0,data_in}),
              |
xmelab: *W,CUVMPW (./sram_l1cache_64_1024.sv,64|14): port sizes differ in port connection(96/65) for the instance(sram_l1cache_64_1024_tb.uut) .
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.sram_l1cache_64_1024_tb:sv <0x4d5d9338>
			streams:   3, words:  8528
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		              Instances  Unique
		Modules:              3       3
		Registers:           27      27
		Scalar wires:         7       -
		Expanded wires:      65       1
		Vectored wires:       5       -
		Always blocks:        5       5
		Initial blocks:       2       2
		Pseudo assignments:   1       1
		Compilation units:    1       1
	Writing initial simulation snapshot: worklib.sram_l1cache_64_1024_tb:sv
Loading snapshot worklib.sram_l1cache_64_1024_tb:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_xcelium171.so
xcelium> source /usr/cad/cadence/XCELIUM/XCELIUM_22.03.003/tools/xcelium/files/xmsimrc
xcelium> run
FSDB Dumper for Xcelium, Release Verdi_P-2019.06, Linux x86_64/64bit, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
***********************************************************************
*  WARNING -                                                          *
*  The simulator version is newer than the FSDB Writer version which  *
*  may cause abnormal behavior, please contact Cadence support for    *
*  assistance.                                                        *
***********************************************************************
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'sram_wrap_l1_64_1024.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.clk(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.rst_n(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.addr(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.data_in(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.we(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.csb(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.wmask(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.count(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.data_out(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.data_ready(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.data_out(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.data_ready(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.KEEP_ZERO_spare_wen0(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.fsm_state(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.prev_we(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.prev_csb(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.dbg(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.prev_dbg(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.dbgf(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.clk_count(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.clk_2x(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.clk(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.rst_n(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.addr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.data_in(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.we(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.csb(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.wmask(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.data_out_temp(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.data_ready_temp(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.sram_1rw_64x1024_8_inst.dout0(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.sram_1rw_64x1024_8_inst.csb0_reg(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.sram_1rw_64x1024_8_inst.web0_reg(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.sram_1rw_64x1024_8_inst.wmask0_reg(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.sram_1rw_64x1024_8_inst.spare_wen0_reg(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.sram_1rw_64x1024_8_inst.addr0_reg(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.sram_1rw_64x1024_8_inst.din0_reg(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.sram_1rw_64x1024_8_inst.mem(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.sram_1rw_64x1024_8_inst.clk0(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.sram_1rw_64x1024_8_inst.csb0(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.sram_1rw_64x1024_8_inst.web0(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.sram_1rw_64x1024_8_inst.wmask0(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.sram_1rw_64x1024_8_inst.spare_wen0(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.sram_1rw_64x1024_8_inst.addr0(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:sram_l1cache_64_1024_tb.uut.sram_1rw_64x1024_8_inst.din0(36)
*Verdi* : End of traversing.
                  18 Writing sram_l1cache_64_1024_tb.uut.sram_1rw_64x1024_8_inst addr0=00000110000 din0=00000000000000000000000000000000000000000000000000000000001001101 wmask0=11111111
                  34 Writing sram_l1cache_64_1024_tb.uut.sram_1rw_64x1024_8_inst addr0=00000110001 din0=00000000000000000000000000000000000000000000000000000000000000001 wmask0=11111111
data_ready is 0
data_ready is 0
                  46 Reading sram_l1cache_64_1024_tb.uut.sram_1rw_64x1024_8_inst addr0=00000110000 dout0=00000000000000000000000000000000000000000000000000000000001001101
data_ready is 0
data_ready is 0
data_ready is 0
data_ready is 0
                  50 Reading sram_l1cache_64_1024_tb.uut.sram_1rw_64x1024_8_inst addr0=00000110000 dout0=00000000000000000000000000000000000000000000000000000000001001101
data_ready is 0
data_ready is 0
data_ready is 1
                  54 Reading sram_l1cache_64_1024_tb.uut.sram_1rw_64x1024_8_inst addr0=00000110000 dout0=00000000000000000000000000000000000000000000000000000000001001101
data_out is                   77, and the count is    9, data redy 0
Simulation complete via $finish(1) at time 61 NS + 0
./sram_l1cache_64_1024_tb.sv:94 #2 $finish;
xcelium> exit
TOOL:	xmverilog	22.03-s003: Exiting on Jun 20, 2023 at 10:24:47 CST  (total: 00:00:00)
