#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun Dec 24 00:43:41 2017
# Process ID: 11392
# Current directory: D:/~RayCiel/Study/Computer Architecture/CPUtask/src
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6916 D:\~RayCiel\Study\Computer Architecture\CPUtask\src\CPU.xpr
# Log file: D:/~RayCiel/Study/Computer Architecture/CPUtask/src/vivado.log
# Journal file: D:/~RayCiel/Study/Computer Architecture/CPUtask/src\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.3/data/ip'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto dc902adce7594e52977887b6f93ddf80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "openmips_min_sopc_tb_behav -key {Behavioral:sim_1:Functional:openmips_min_sopc_tb} -tclbatch {openmips_min_sopc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source openmips_min_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
&^*^&waddr =  x          x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openmips_min_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 756.500 ; gain = 3.320
open_wave_config {D:/~RayCiel/Study/Computer Architecture/vivado/NOW/CPU/openmips_min_sopc_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto dc902adce7594e52977887b6f93ddf80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
&^*^&waddr =  x          x
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 828.234 ; gain = 52.484
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto dc902adce7594e52977887b6f93ddf80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc.v" Line 5. Module openmips_min_sopc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v" Line 5. Module openmips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/pc_reg.v" Line 4. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/if_id.v" Line 35. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id.v" Line 5. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/regfile.v" Line 5. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id_ex.v" Line 5. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v" Line 5. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v" Line 4. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem.v" Line 4. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem_wb.v" Line 4. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/inst_rom.v" Line 5. Module inst_rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/~RayCiel/Study/Computer -notrace
couldn't read file "D:/~RayCiel/Study/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 24 01:32:05 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
&^*^&waddr =  x          x
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 863.457 ; gain = 0.000
The simulator has terminated in an unexpected manner with exit code 1073807364.  Please review the simulation log (xsim.log) for details.
