Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ddr_controller.ip --block-symbol-file --output-directory=C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ddr_controller --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: ddr_controller.emif_c10_0.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
Info: ddr_controller.emif_c10_0.arch: Placement of address/command pins must follow "DDR3 Scheme 2: Component/UDIMM/SODIMM".
Info: ddr_controller.emif_c10_0.arch: Interface estimated to require 2 I/O Bank(s) and 2 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: ddr_controller.emif_c10_0.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1066.66, 533.33
Info: ddr_controller.emif_c10_0.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ddr_controller.ip --synthesis=VERILOG --output-directory=C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ddr_controller --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: ddr_controller.emif_c10_0.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
Info: ddr_controller.emif_c10_0.arch: Placement of address/command pins must follow "DDR3 Scheme 2: Component/UDIMM/SODIMM".
Info: ddr_controller.emif_c10_0.arch: Interface estimated to require 2 I/O Bank(s) and 2 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: ddr_controller.emif_c10_0.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1066.66, 533.33
Info: ddr_controller.emif_c10_0.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: ddr_controller: "Transforming system: ddr_controller"
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has address signal 16 bit wide, but the slave is 12 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: ddr_controller: "Naming system components in system: ddr_controller"
Info: ddr_controller: "Processing generation queue"
Info: ddr_controller: "Generating: ddr_controller"
Info: ddr_controller: "Generating: ddr_controller_altera_emif_c10_181_dw5di3a"
Info: ddr_controller: "Generating: ddr_controller_altera_emif_arch_nf_181_ygvy23y"
Info: ddr_controller: "Generating: ddr_controller_altera_emif_cal_slave_nf_181_34trbdq"
Info: ddr_controller: "Generating: ddr_controller_altera_avalon_mm_bridge_181_osihcfi"
Info: ddr_controller: "Generating: ddr_controller_altera_avalon_onchip_memory2_181_fwqs2dy"
Info: ioaux_soft_ram: Starting RTL generation for module 'ddr_controller_altera_avalon_onchip_memory2_181_fwqs2dy'
Info: ioaux_soft_ram:   Generation command is [exec C:/intelFPGA_pro/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA_pro/18.1/quartus/bin64/perl/lib -I C:/intelFPGA_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA_pro/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA_pro/18.1/quartus/sopc_builder/bin -I C:/intelFPGA_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ddr_controller_altera_avalon_onchip_memory2_181_fwqs2dy --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8101_3204819312668535289.dir/0015_ioaux_soft_ram_gen/ --quartus_dir=C:/intelFPGA_pro/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8101_3204819312668535289.dir/0015_ioaux_soft_ram_gen//ddr_controller_altera_avalon_onchip_memory2_181_fwqs2dy_component_configuration.pl  --do_build_sim=0  ]
Info: ioaux_soft_ram: Done RTL generation for module 'ddr_controller_altera_avalon_onchip_memory2_181_fwqs2dy'
Info: ddr_controller: "Generating: ddr_controller_altera_mm_interconnect_181_p7jgxoq"
Info: ddr_controller: "Generating: altera_reset_controller"
Info: ddr_controller: "Generating: ddr_controller_altera_merlin_master_translator_181_mhudjri"
Info: ddr_controller: "Generating: ddr_controller_altera_merlin_slave_translator_181_5aswt6a"
Info: ddr_controller: Done "ddr_controller" with 10 modules, 63 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
