[
  {
    "author": [
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Gamal",
        "given": "A.E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1993-07"
    ],
    "issue": [
      "7"
    ],
    "title": [
      "Architecture of field-programmable gate arrays"
    ],
    "type": "article-journal",
    "volume": [
      "81"
    ]
  },
  {
    "author": [
      {
        "family": "Chow",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1999-06"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "The design of an SRAM-based field-programmable gate array—Part 1: Architecture"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Fan",
        "given": "H."
      },
      {
        "family": "Liu",
        "given": "J."
      },
      {
        "family": "Wu",
        "given": "Y.L."
      },
      {
        "family": "Cheung",
        "given": "C.C."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of the 38th ACM/SIGDA Design Automation Conference (DAC"
    ],
    "date": [
      "2001-06"
    ],
    "title": [
      "On optimum switch box designs for 2-D FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fan",
        "given": "H."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2003-12"
    ],
    "issue": [
      "12"
    ],
    "title": [
      "On optimal hyperuniversal and rearrangeable switch box designs"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Schmidt",
        "given": "H."
      },
      {
        "family": "Chandra",
        "given": "V."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2002-02"
    ],
    "title": [
      "FPGA switch block layout and evaluation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Xilinx",
        "given": "Inc"
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "1999-05-01~"
    ],
    "title": [
      "Xilinx XC4000E and XC4000X Series Field-Programmable Gate Arrays, Product Specification"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "Altera"
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "2005-07"
    ],
    "title": [
      "Altera StratixTM Device Handbook"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Xilinx",
        "given": "Inc"
      }
    ],
    "citation-number": [
      "8"
    ],
    "date": [
      "2005-10"
    ],
    "note": [
      "This page intentionally left blank"
    ],
    "title": [
      "Xilinx Virtex-II ProTM and Virtex-II ProTM Platform FPGA Handbook"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Arnold",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "1993-04"
    ],
    "title": [
      "The Splash 2 software environment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wazlowski",
        "given": "M."
      },
      {
        "family": "Agarwal",
        "given": "L."
      },
      {
        "family": "Lee",
        "given": "T."
      },
      {
        "family": "Smith",
        "given": "A."
      },
      {
        "family": "Lam",
        "given": "E."
      },
      {
        "family": "Athanas",
        "given": "P."
      },
      {
        "family": "Silverman",
        "given": "H."
      },
      {
        "family": "Ghosh",
        "given": "S."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "1993-04"
    ],
    "title": [
      "PRISM-II compiler and architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wirthlin",
        "given": "M.J."
      },
      {
        "family": "Hutchings",
        "given": "B.L."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "1995-04"
    ],
    "title": [
      "A dynamic instruction set computer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ebeling",
        "given": "C."
      },
      {
        "family": "Cronquist",
        "given": "D.C."
      },
      {
        "family": "Franklin",
        "given": "P."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceedings of the Sixth International Workshop on Field-Programmable Logic and Applications"
    ],
    "date": [
      "1996-09"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "RaPiD: Reconfigurable Pipelined Datapath"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cronquist",
        "given": "D."
      },
      {
        "family": "Franklin",
        "given": "P."
      },
      {
        "family": "Fisher",
        "given": "C."
      },
      {
        "family": "Figueroa",
        "given": "M."
      },
      {
        "family": "Ebeling",
        "given": "C."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of the 20th Anniversary Conference on Advanced Research in VLSI"
    ],
    "date": [
      "1999-03"
    ],
    "title": [
      "Architecture design of reconfigurable pipelined datapaths"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goldstein",
        "given": "S."
      },
      {
        "family": "Schmit",
        "given": "H."
      },
      {
        "family": "Moe",
        "given": "M."
      },
      {
        "family": "Budiu",
        "given": "M."
      },
      {
        "family": "Cadambi",
        "given": "S."
      },
      {
        "family": "Taylor",
        "given": "R.R."
      },
      {
        "family": "Laufer",
        "given": "R."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of the 26th International Symposium on Computer Architecture"
    ],
    "date": [
      "1999-05"
    ],
    "title": [
      "PipeRench: A coprocessor for streaming multimedia acceleration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schmit",
        "given": "H."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "1997-04"
    ],
    "title": [
      "Incremental reconfiguration for pipelined applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chou",
        "given": "Y."
      },
      {
        "family": "Pillai",
        "given": "P."
      },
      {
        "family": "Schmit",
        "given": "H."
      },
      {
        "family": "Shen",
        "given": "J."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the 33rd International Symposium on Microarchitecture"
    ],
    "date": [
      "2000-12"
    ],
    "title": [
      "PipeRench implementation of the instruction path coprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wirthlin",
        "given": "M.J."
      },
      {
        "family": "Hutchings",
        "given": "B.L."
      },
      {
        "family": "Gilson",
        "given": "K.L."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "1994-04"
    ],
    "title": [
      "The nano processor: A low resource reconfigurable processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Budiu",
        "given": "M."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Fourth CMU Symposium on Computer Systems"
    ],
    "date": [
      "2001-10"
    ],
    "title": [
      "Application-specific hardware: Computing without CPUs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Razdan",
        "given": "R."
      },
      {
        "family": "Smith",
        "given": "M."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the 27th Annual IEEE/ACM International Symposium on Microarchitecture"
    ],
    "date": [
      "1994-11"
    ],
    "title": [
      "A high-performance microarchitecture with hardwareprogrammable functional units"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kastrup",
        "given": "B."
      },
      {
        "family": "Bink",
        "given": "A."
      },
      {
        "family": "Hoogerbrugge",
        "given": "J."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "1999-04"
    ],
    "title": [
      "ConCISe: A compiler-driven CPLD-based instruction set accelerator"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hauser",
        "given": "J."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "1997-04"
    ],
    "title": [
      "Garp: A MIPS processor with a reconfigurable coprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Callahan",
        "given": "T.J."
      },
      {
        "family": "Hauser",
        "given": "J.R."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "2000-04"
    ],
    "title": [
      "The Garp architecture and C compiler"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Wittig",
        "given": "R.D."
      },
      {
        "family": "Chow",
        "given": "P."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "1996-03"
    ],
    "title": [
      "OneChip: An FPGA processor with reconfigurable logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Carrillo",
        "given": "J.E."
      },
      {
        "family": "Chow",
        "given": "E.P."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Proceedings of the Ninth ACM International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2001-02"
    ],
    "title": [
      "The effect of reconfigurable units in superscalar processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rupp",
        "given": "C.R."
      },
      {
        "family": "Landguth",
        "given": "M."
      },
      {
        "family": "Garverick",
        "given": "T."
      },
      {
        "family": "Gomersall",
        "given": "E."
      },
      {
        "family": "Holt",
        "given": "H."
      },
      {
        "family": "Arnold",
        "given": "J.A."
      },
      {
        "family": "Gokhale",
        "given": "M."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "1998-04"
    ],
    "title": [
      "The NAPA adaptive processing architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hauck",
        "given": "S."
      },
      {
        "family": "Fry",
        "given": "T.W."
      },
      {
        "family": "Hosier",
        "given": "M."
      },
      {
        "family": "Kao",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "1997-04"
    ],
    "title": [
      "The Chimaera reconfigurable functional unit"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ye",
        "given": "Z.A."
      },
      {
        "family": "Moshovos",
        "given": "A."
      },
      {
        "family": "Hauck",
        "given": "S."
      },
      {
        "family": "Banerjee",
        "given": "P."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceedings of the 27th International Symposium on Computer Architecture"
    ],
    "date": [
      "2000-06"
    ],
    "title": [
      "CHIMAERA: A high-performance architecture with a tightly coupled reconfigurable functional unit"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wilson",
        "given": "D."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Electronic Business Asia, EDN Online Magazine"
    ],
    "date": [
      "2000-10"
    ],
    "issue": [
      "ttp://www.edn.com/article/CA50551.html?partner=enews)"
    ],
    "title": [
      "Chameleon takes on FPGAs, ASICs"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Graham",
        "given": "P."
      },
      {
        "family": "Nelson",
        "given": "B."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proceedings of the Ninth International Workshop on Field-Programmable Logic and Applications"
    ],
    "date": [
      "1999-08"
    ],
    "title": [
      "Reconfigurable processors for high-performance, embedded digital signal processing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Salefski",
        "given": "B."
      },
      {
        "family": "Caglar",
        "given": "L."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2001-06"
    ],
    "title": [
      "Reconfigurable computing in wireless"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bijlsma",
        "given": "T."
      },
      {
        "family": "Wolkotte",
        "given": "P.T."
      },
      {
        "family": "Smit",
        "given": "G.J.M."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Proceedings of the 20th IEEE International Parallel and Distributed Processing Symposium (IPDPS’06)—12th Reconfigurable Architecture Workshop (RAW 2006"
    ],
    "date": [
      "2006-04"
    ],
    "title": [
      "An optimal architecture for a DDC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chien",
        "given": "A.A."
      },
      {
        "family": "Byun",
        "given": "J.H."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "1999-04"
    ],
    "title": [
      "Safe and protected execution for the Morph/AMRM reconfigurable processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "Standard Performance Evaluation"
      }
    ],
    "citation-number": [
      "25"
    ],
    "title": [
      "Spec Benchmarks"
    ],
    "type": null,
    "url": [
      "http://www.spec.org"
    ]
  },
  {
    "author": [
      {
        "family": "Algotronix",
        "given": "Ltd CAL1024 Datasheet"
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "1990"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Amerson",
        "given": "R."
      },
      {
        "family": "Carter",
        "given": "R."
      },
      {
        "family": "Culbertson",
        "given": "W."
      },
      {
        "family": "Kuekes",
        "given": "P."
      },
      {
        "family": "Snider",
        "given": "G."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of the ACM/SIGDA Fourth International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1996-02"
    ],
    "title": [
      "Plasma: An FPGA for million gate systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Amerson",
        "given": "R."
      },
      {
        "family": "Carter",
        "given": "R."
      },
      {
        "family": "Culbertson",
        "given": "W."
      },
      {
        "family": "Kuekes",
        "given": "P."
      },
      {
        "family": "Snider",
        "given": "G."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1995-04"
    ],
    "title": [
      "Teramac-configurable custom computing"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Arnold",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1993-04"
    ],
    "title": [
      "The Splash 2 software environment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Athanas",
        "given": "P.M."
      },
      {
        "family": "Silverman",
        "given": "H.F."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1993-03"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Processor reconfiguration through instruction-set metamorphosis"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Babb",
        "given": "J.A."
      },
      {
        "family": "Tessier",
        "given": "R."
      },
      {
        "family": "Agarwal",
        "given": "A."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1993-04"
    ],
    "title": [
      "Virtual wires: Overcoming pin limitations in FPGA-based logic emulators"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Baumgarten",
        "given": "V."
      },
      {
        "family": "May",
        "given": "F."
      },
      {
        "family": "Nuckel",
        "given": "A."
      },
      {
        "family": "Vorbach",
        "given": "M."
      },
      {
        "family": "Weinhardt",
        "given": "M."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "First International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA), Las Vegas"
    ],
    "date": [
      "June 25–28, 2001"
    ],
    "title": [
      "PACT XPP—A selfreconfigurable data processing architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bertin",
        "given": "P."
      },
      {
        "family": "Roncin",
        "given": "D."
      },
      {
        "family": "Vuillemin",
        "given": "J."
      }
    ],
    "citation-number": [
      "8"
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "Technical Report 3,"
    ],
    "publisher": [
      "DEC Paris Research Laboratory"
    ],
    "title": [
      "Introduction to programmable active memories"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Assoc",
        "given": "D.H.Brown"
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "October"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Cray XD1 brings high-bandwidth supercomputing to the mid-market (http://www.cray.com/downloads/dhbrown crayxd1 oct2004.pdf"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Buell",
        "given": "D.A."
      },
      {
        "given": "K."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1993"
    ],
    "editor": [
      {
        "given": "Pocek"
      }
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "L"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Casselman",
        "given": "S."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE Workshop on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1993-04"
    ],
    "title": [
      "Virtual computing and the virtual computer"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Churcher",
        "given": "S."
      },
      {
        "family": "Kean",
        "given": "T."
      },
      {
        "family": "Wilkie",
        "given": "B."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of the Fifth International Workshop on Field-Programmable Logic and Applications, FPL 1995"
    ],
    "date": [
      "August/September 1995"
    ],
    "title": [
      "XC6200 FASTMAPTM processor interface"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cuccaro",
        "given": "S.A."
      },
      {
        "family": "Reese",
        "given": "C.F."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE Workshop of FPGAs for Custom Computing"
    ],
    "date": [
      "1993-04"
    ],
    "title": [
      "The CM-2X: A hybrid CM-2/Xilinx prototype"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Culbertson",
        "given": "W.B."
      },
      {
        "family": "Amerson",
        "given": "R."
      },
      {
        "family": "Carter",
        "given": "R.J."
      },
      {
        "family": "Kuekes",
        "given": "P.J."
      },
      {
        "family": "Snider",
        "given": "G."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of International Society of Optical Engineering"
    ],
    "date": [
      "1995-10"
    ],
    "title": [
      "Teramac configurable custom computer. Field-Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ebeling",
        "given": "C."
      },
      {
        "family": "Cronquist",
        "given": "D.C."
      },
      {
        "family": "Franklin",
        "given": "P."
      }
    ],
    "citation-number": [
      "15"
    ],
    "date": [
      "1996-09"
    ],
    "editor": [
      {
        "family": "Hartenstein",
        "given": "R.W."
      },
      {
        "family": "Glesner",
        "given": "M."
      }
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "RaPiD—Reconfigurable pipelined datapath. Field-Programmable Logic: Smart Applications, New Paradigms and Compilers"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ebeling",
        "given": "C."
      },
      {
        "family": "Cronquist",
        "given": "D.C."
      },
      {
        "family": "Franklin",
        "given": "P."
      },
      {
        "family": "Secosky",
        "given": "J."
      },
      {
        "family": "Berg",
        "given": "S.G."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1997-04"
    ],
    "title": [
      "Mapping applications to the rapid configurable architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Estrin",
        "given": "G."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings of the Western Joint Computer Conference"
    ],
    "date": [
      "1960-05"
    ],
    "title": [
      "Organization of computer systems—The fixed plus variable structure computer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Estrin",
        "given": "G."
      },
      {
        "family": "Bussell",
        "given": "B."
      },
      {
        "family": "Turn",
        "given": "R."
      },
      {
        "family": "Bibb",
        "given": "J."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "IEEE Transactions on Electronic Computers"
    ],
    "date": [
      "1963-12"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "Parallel processing in a restructurable computer system"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Estrin",
        "given": "G."
      },
      {
        "family": "Turn",
        "given": "R."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "IEEE Transactions on Electronic Computers"
    ],
    "date": [
      "1963-12"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "Automatic assignment of computations in a variable structure computer system"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Estrin",
        "given": "G."
      },
      {
        "family": "Viswanathan",
        "given": "C.R."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Journal of the ACM"
    ],
    "date": [
      "1962-01"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Organization of a “fixed-plus-variable” structure computer for eigenvalues and eigenvectors of real symmetric matrices"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Fidanci",
        "given": "O.D."
      },
      {
        "family": "Poznanovic",
        "given": "D."
      },
      {
        "family": "Gaj",
        "given": "K."
      },
      {
        "family": "El-Ghazawi",
        "given": "T."
      },
      {
        "family": "Alexandritis",
        "given": "N."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Reconfigurable Architecture Workshop"
    ],
    "date": [
      "2003-04"
    ],
    "title": [
      "Performance overhead in a hybrid reconfigurable computer"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Gokhale",
        "given": "M."
      },
      {
        "family": "Holmes",
        "given": "W."
      },
      {
        "family": "Kosper",
        "given": "A."
      },
      {
        "family": "Kunze",
        "given": "D."
      },
      {
        "family": "Lopresti",
        "given": "D."
      },
      {
        "family": "Lucas",
        "given": "S."
      },
      {
        "family": "Minnich",
        "given": "R."
      },
      {
        "family": "Olsen",
        "given": "P."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "International Conference on Parallel Processing"
    ],
    "date": [
      "1990"
    ],
    "title": [
      "SPLASH: A reconfigurable linear logic array"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gokhale",
        "given": "M."
      },
      {
        "family": "Kosper",
        "given": "A."
      },
      {
        "family": "Lucas",
        "given": "S."
      },
      {
        "family": "Minnich",
        "given": "R."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Proceedings of the International Conference on Application Specific Array Processing"
    ],
    "date": [
      "1990"
    ],
    "title": [
      "The logic description generator"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goldstein",
        "given": "S.C."
      },
      {
        "family": "Schmit",
        "given": "H."
      },
      {
        "family": "Budiu",
        "given": "M."
      },
      {
        "family": "Cadambi",
        "given": "S."
      },
      {
        "family": "Moe",
        "given": "M."
      },
      {
        "family": "Taylor",
        "given": "R."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2000-04"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "PipeRench: A reconfigurable architecture and compiler"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Guccione",
        "given": "S.A."
      }
    ],
    "citation-number": [
      "25"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "List of FPGA-based computing machines"
    ],
    "type": null,
    "url": [
      "http://www.io.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Hartenstein",
        "given": "R.W."
      },
      {
        "family": "Herz",
        "given": "M."
      },
      {
        "family": "Hoffmann",
        "given": "T."
      },
      {
        "family": "Nageldinger",
        "given": "U."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Proceedings of the International Society of Optical Engineering Conference on Configurable Computing: Technology and Applications"
    ],
    "date": [
      "1998-11"
    ],
    "title": [
      "Using the KressArray for configurable computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Holmes",
        "given": "M.W."
      },
      {
        "family": "Kosper",
        "given": "A."
      },
      {
        "family": "Lucas",
        "given": "S."
      },
      {
        "family": "Minnich",
        "given": "R."
      },
      {
        "family": "Sweely",
        "given": "D."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1991-01"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Building and using a highly parallel programmable logic array"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Kean",
        "given": "T.A."
      }
    ],
    "citation-number": [
      "28"
    ],
    "date": [
      "1989-01"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "publisher": [
      "University of Edinburgh"
    ],
    "title": [
      "Configurable Logic: A Dynamically Programmable Cellular Architecture and Its VLSI Implementation"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Kean",
        "given": "T.A."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "March/April 2005"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Deja vu, all over again"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "McHenry",
        "given": "J.T."
      },
      {
        "family": "Donaldson",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "Proceedings of the International Society of Optical Engineering"
    ],
    "date": [
      "1995-10"
    ],
    "title": [
      "WILDFIRE custom configurable computer. Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Miyazaki",
        "given": "T."
      },
      {
        "family": "Murooka",
        "given": "T."
      },
      {
        "family": "Katayama",
        "given": "M."
      },
      {
        "family": "Takahara",
        "given": "A."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1999-04"
    ],
    "title": [
      "Transmutable telecom system and its application"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Miyazaki",
        "given": "T."
      },
      {
        "family": "Shirakawa",
        "given": "K."
      },
      {
        "family": "Katayama",
        "given": "M."
      },
      {
        "family": "Murooka",
        "given": "T."
      },
      {
        "family": "Takahara",
        "given": "A."
      }
    ],
    "citation-number": [
      "32"
    ],
    "date": [
      "August/September 1998"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "A transmutable telecom system. Field-Programmable Logic: From FPGAs to Computing Paradigms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Moe",
        "given": "M."
      },
      {
        "family": "Schmit",
        "given": "H."
      },
      {
        "family": "Goldstein",
        "given": "S.Copen"
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1998-04"
    ],
    "title": [
      "Characterization and parameterization of a pipeline reconfigurable FPGA"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Poznanovic",
        "given": "D.S."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "systems. Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Application development on the SRC Computers, Inc"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schmit",
        "given": "H."
      },
      {
        "family": "Whelihan",
        "given": "D."
      },
      {
        "family": "Tsai",
        "given": "A."
      },
      {
        "family": "Moe",
        "given": "M."
      },
      {
        "family": "Levine",
        "given": "B."
      },
      {
        "family": "Taylor",
        "given": "R.Reed"
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "Proceedings of the IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "PipeRench: A virtualized programmable datapath in 0.18 micron technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Graphics",
        "given": "Silicon"
      },
      {
        "given": "Inc"
      }
    ],
    "citation-number": [
      "36"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Extraordinary acceleration of workflows with reconfigurable application-specific computing from SGI"
    ],
    "type": null,
    "url": [
      "http://www.sgi.com/pdfs/3721.pdf"
    ]
  },
  {
    "author": [
      {
        "family": "Abnous",
        "given": "A."
      },
      {
        "family": "Zhang",
        "given": "H."
      },
      {
        "family": "Wan",
        "given": "M."
      },
      {
        "family": "Varghese",
        "given": "G."
      },
      {
        "family": "Prabhu",
        "given": "V."
      },
      {
        "family": "Rabaey",
        "given": "J."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Application of Programmable DSPs in Mobile Communications"
    ],
    "date": [
      "2002"
    ],
    "editor": [
      {
        "family": "Gatherer",
        "given": "A."
      },
      {
        "family": "Auslander",
        "given": "A."
      }
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "The Pleiades architecture"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "Actel"
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Mountain View, CA"
    ],
    "publisher": [
      "Actel Corp"
    ],
    "title": [
      "ProASIC3 Flash Family FPGAs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Altera"
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Stratix-IITM Device Handbook"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Jose"
    ],
    "publisher": [
      "Altera, Inc"
    ],
    "title": [
      "Inc"
    ],
    "type": "article-journal",
    "volume": [
      "Volumes 1 and 2"
    ]
  },
  {
    "author": [
      {
        "family": "Andrews",
        "given": "D."
      },
      {
        "family": "Niehaus",
        "given": "D."
      },
      {
        "family": "Jidin",
        "given": "R."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Workshop on Embedded Processor Architectures of the International Symposium on Computer Architecture"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Implementing the thread programming model on hybrid FPGA/CPU computational components"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "Atmel"
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "San Jose"
    ],
    "publisher": [
      "Atmel Corp"
    ],
    "title": [
      "AT40K Series FPGA Interactive Architecture Guide"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bazargan",
        "given": "K."
      },
      {
        "family": "Kastner",
        "given": "R."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Design and Test"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "1"
    ],
    "note": [
      "Special Issue on Reconfigurable Computing"
    ],
    "title": [
      "Fast template placement for reconfigurable computing systems"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Brebner",
        "given": "G."
      },
      {
        "family": "Diessel",
        "given": "O."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "International Conference on Field Programmable Logic and Applications"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Chip-based reconfigurable task management"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Burns",
        "given": "J."
      },
      {
        "family": "Donlin",
        "given": "A."
      },
      {
        "family": "Hogg",
        "given": "J."
      },
      {
        "family": "Singh",
        "given": "S."
      },
      {
        "family": "Wit",
        "given": "M.",
        "particle": "de"
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "A dynamic reconfiguration runtime system"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Cardoso",
        "given": "J.M.P."
      },
      {
        "family": "Weinhardt",
        "given": "M."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Design, Automation, and Test in Europe"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "From C programs to the Configure-Execute model"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Caspi",
        "given": "E."
      },
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Third Workshop on Media and Stream Processors"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "A streaming multithreaded model"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "D."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "Partitioning sequential circuits on dynamically reconfigurable FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Chao",
        "given": "M.C.-T."
      },
      {
        "family": "Wu",
        "given": "G.-M."
      },
      {
        "family": "Jiang",
        "given": "I.-H.-R."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "A clustering- and probabilitybased approach for time-multiplexed FPGA partitioning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chu",
        "given": "M.M."
      }
    ],
    "citation-number": [
      "13"
    ],
    "date": [
      "2000"
    ],
    "genre": [
      "Master’s thesis,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "Dynamic Runtime Scheduler Support for SCORE"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Compton",
        "given": "K."
      },
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Cooley",
        "given": "J."
      },
      {
        "family": "Knol",
        "given": "S."
      },
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE Transactions on VLSI"
    ],
    "date": [
      "2002-06"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Configuration relocation and defragmentation for runtime reconfigurable systems"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Dandalis",
        "given": "A."
      },
      {
        "family": "Prasanna",
        "given": "V.K."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Configuration compression for FPGA-based embedded systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dales",
        "given": "M."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Conference on Design, Automation, and Test in Europe"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Managing a reconfigurable processor in a general purpose workstation environment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "DPGA utilization and application"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Diessel",
        "given": "O."
      },
      {
        "family": "Gindy",
        "given": "H.E."
      },
      {
        "family": "Middendorf",
        "given": "M."
      },
      {
        "family": "Schmeck",
        "given": "H."
      },
      {
        "family": "Schmidt",
        "given": "B."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "IEE Proceedings—Computers and Digital Techniques"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "3"
    ],
    "note": [
      "Special Issue on Reconfigurable Systems"
    ],
    "title": [
      "Dynamic scheduling of tasks on partially reconfigurable FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "147"
    ]
  },
  {
    "author": [
      {
        "family": "Goldstein",
        "given": "S.C."
      },
      {
        "family": "Schmit",
        "given": "H."
      },
      {
        "family": "Budiu",
        "given": "M."
      },
      {
        "family": "Cadambi",
        "given": "S."
      },
      {
        "family": "Moe",
        "given": "M."
      },
      {
        "family": "Taylor",
        "given": "R.R."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2000-04"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "PipeRench: A reconfigurable architecture and compiler"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Hadley",
        "given": "J.D."
      },
      {
        "family": "Hutchings",
        "given": "B.L."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "Design methodologies for partially reconfigured systems"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Handa",
        "given": "M."
      },
      {
        "family": "Vemuri",
        "given": "R."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "An efficient algorithm for finding empty space for online FPGA placement"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hauck",
        "given": "S."
      },
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Schwabe",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Configuration compression for the Xilinx XC6200 FPGA"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "ACM/SIGDA International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Configuration prefetch for single context reconfigurable coprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hauser",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "24"
    ],
    "date": [
      "2000"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "Augmenting a Microprocessor with Reconfigurable Hardware"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "Z."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Design, Automation, and Test in Europe"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Managing dynamic reconfiguration overhead in systemson-a-chip design using reconfigurable datapaths and optimized interconnection networks"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kean",
        "given": "T."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Cryptographic rights management of FPGA intellectual property cores"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Khan",
        "given": "A."
      },
      {
        "family": "Miyamoto",
        "given": "N."
      },
      {
        "family": "Ohkawa",
        "given": "T."
      },
      {
        "family": "Jamak",
        "given": "A."
      },
      {
        "family": "Kita",
        "given": "S."
      },
      {
        "family": "Kotani",
        "given": "K."
      },
      {
        "family": "Ohmi",
        "given": "T."
      }
    ],
    "citation-number": [
      "27"
    ],
    "date": [
      "2004"
    ],
    "publisher": [
      "IEEE International Conference on Field-Programmable Technology"
    ],
    "title": [
      "An approach to realize time-sharing of flip-flops in time-multiplexed FPGAs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lach",
        "given": "J."
      },
      {
        "family": "Mangione-Smith",
        "given": "W.H."
      },
      {
        "family": "Potkonjak",
        "given": "M."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "10"
    ],
    "title": [
      "Fingerprinting techniques for fieldprogrammable gate array intellectual property protection"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "Lattice Semiconductor"
      }
    ],
    "citation-number": [
      "29"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Hillsboro, OR"
    ],
    "publisher": [
      "Lattice Semiconductor Corp"
    ],
    "title": [
      "LatticeECP2 Family Data Sheet"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "ACM/SIGDA International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Don’t care discovery for FPGA configuration compression"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Compton",
        "given": "K."
      },
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Configuration caching for FPGAs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Configuration compression for Virtex FPGAs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "ACM/SIGDA International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lysecky",
        "given": "R."
      },
      {
        "family": "Valid",
        "given": "F."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Design, Automation, and Test in Europe"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "A configurable logic architecture for dynamic hardware/ software partitioning"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Malik",
        "given": "U."
      },
      {
        "family": "Diessel",
        "given": "O."
      }
    ],
    "citation-number": [
      "35"
    ],
    "date": [
      "2004"
    ],
    "publisher": [
      "IEEE International Conference on Field-Programmable Technology"
    ],
    "title": [
      "On the placement and granularity of FPGA configurations"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Mangione-Smith",
        "given": "W.H."
      }
    ],
    "citation-number": [
      "36"
    ],
    "date": [
      "1999"
    ],
    "genre": [
      "Personal communication,"
    ],
    "title": [
      "ATR from UCLA"
    ],
    "type": "personal_communication"
  },
  {
    "author": [
      {
        "family": "Markovskiy",
        "given": "Y."
      },
      {
        "family": "Caspi",
        "given": "E."
      },
      {
        "family": "Huang",
        "given": "R."
      },
      {
        "family": "Yeh",
        "given": "J."
      },
      {
        "family": "Chu",
        "given": "M."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "ACM/SIGDA International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Analysis of quasi-static scheduling techniques in a virtualized reconfigurable machine"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Noguera",
        "given": "J."
      },
      {
        "family": "Badia",
        "given": "R.M."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "HW/SW codesign techniques for dynamically reconfigurable architectures"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Noguera",
        "given": "J."
      },
      {
        "family": "Badia",
        "given": "R.M."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "ACM Transactions on Embedded Computing Systems"
    ],
    "date": [
      "2004-05"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Multitasking on reconfigurable architectures: Microarchitecture support and dynamic scheduling"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Nollet",
        "given": "V."
      },
      {
        "family": "Coene",
        "given": "P."
      },
      {
        "family": "Verkest",
        "given": "D."
      },
      {
        "family": "Vernalde",
        "given": "S."
      },
      {
        "family": "Lauwereins",
        "given": "R."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "Reconfigurable Architecture Workshop"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Designing an operating system for a heterogeneous reconfigurable SoC"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Quinn",
        "given": "H."
      },
      {
        "family": "King",
        "given": "L.S."
      },
      {
        "family": "Leeser",
        "given": "M."
      },
      {
        "family": "Meleis",
        "given": "W."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Runtime assignment of reconfigurable hardware components for image processing pipelines"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Resano",
        "given": "J."
      },
      {
        "family": "Mozos",
        "given": "D."
      },
      {
        "family": "Catthoor",
        "given": "F."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "Design, Automation, and Test in Europe"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "A hybrid prefetch scheduling heuristic to minimize at runtime the reconfiguration overhead of dynamically reconfigurable hardware"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rupp",
        "given": "C.R."
      },
      {
        "family": "Landguth",
        "given": "M."
      },
      {
        "family": "Garverick",
        "given": "T."
      },
      {
        "family": "Gomersall",
        "given": "E."
      },
      {
        "family": "Holt",
        "given": "H."
      },
      {
        "family": "Arnold",
        "given": "J.M."
      },
      {
        "family": "Gokhale",
        "given": "M."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "The NAPA adaptive processing architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Simmler",
        "given": "H."
      },
      {
        "family": "Levinson",
        "given": "L."
      },
      {
        "family": "Manner",
        "given": "R."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Multitasking on FPGA coprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "H."
      },
      {
        "family": "Lu",
        "given": "G."
      },
      {
        "family": "Lee",
        "given": "M.-H."
      },
      {
        "family": "Kurdahi",
        "given": "F."
      },
      {
        "family": "Bagherzadeh",
        "given": "N."
      },
      {
        "family": "Filho",
        "given": "E."
      },
      {
        "family": "Mastre",
        "given": "R."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "MorphoSys: Case study of a reconfigurable computing system targeting multimedia applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Steiger",
        "given": "C."
      },
      {
        "family": "Walder",
        "given": "H."
      },
      {
        "family": "Platzner",
        "given": "M."
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "11"
    ],
    "title": [
      "Operating systems for reconfigurable embedded platforms: Online scheduling of real-time tasks"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Trimberger",
        "given": "S."
      },
      {
        "family": "Carberry",
        "given": "D."
      },
      {
        "family": "Johnson",
        "given": "A."
      },
      {
        "family": "Wong",
        "given": "J."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "A time-multiplexed FPGA"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Walder",
        "given": "H."
      },
      {
        "family": "Platzner",
        "given": "M."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "International Conference on Engineering of Reconfigurable Systems and Architectures"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Non-preemptive multitasking on FPGAs: Task placement and footprint transform"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wigley",
        "given": "G."
      },
      {
        "family": "Kearney",
        "given": "D."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "Australasian Computer Systems Architecture Conference"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "The first real operating system for reconfigurable computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wirthlin",
        "given": "M.J."
      },
      {
        "family": "Hutchings",
        "given": "B.L."
      }
    ],
    "citation-number": [
      "50"
    ],
    "container-title": [
      "IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "A dynamic instruction set computer"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Wirthlin",
        "given": "M.J."
      },
      {
        "family": "Hutchings",
        "given": "B.L."
      }
    ],
    "citation-number": [
      "51"
    ],
    "container-title": [
      "ACM/SIGDA International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Sequencing run-time reconfigured hardware with software"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "G.-M."
      },
      {
        "family": "Lin",
        "given": "J.-M."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      }
    ],
    "citation-number": [
      "52"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "10"
    ],
    "title": [
      "Generic ILP-based approaches for timemultiplexed FPGA partitioning"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Xilinx",
        "given": "Inc"
      }
    ],
    "citation-number": [
      "53"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "San Jose"
    ],
    "publisher": [
      "Inc"
    ],
    "title": [
      "XC6200 Field Programmable Gate Arrays Product Description, Xilinx"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Xilinx",
        "given": "Inc"
      }
    ],
    "citation-number": [
      "54"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Jose"
    ],
    "publisher": [
      "Xilinx, Inc"
    ],
    "title": [
      "Virtex-II Platform FPGAs: Complete Data Sheet"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Xilinx",
        "given": "Inc"
      }
    ],
    "citation-number": [
      "55"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Jose"
    ],
    "publisher": [
      "Inc"
    ],
    "title": [
      "Virtex-5 FPGA Configuration User Guide, Xilinx"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Brebner",
        "given": "G."
      }
    ],
    "citation-number": [
      "56"
    ],
    "container-title": [
      "IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "The swappable logic unit: A paradigm for virtual hardware"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Fu",
        "given": "W."
      },
      {
        "family": "Compton",
        "given": "K."
      }
    ],
    "citation-number": [
      "57"
    ],
    "container-title": [
      "IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "An execution environment for reconfigurable computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wirthlin",
        "given": "M."
      },
      {
        "family": "Hutchings",
        "given": "B."
      }
    ],
    "citation-number": [
      "58"
    ],
    "container-title": [
      "ACM/SIGDA International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "86–92,"
    ],
    "title": [
      "Improving functional density through run-time constant propagation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shaw",
        "given": "M."
      },
      {
        "family": "Garlan",
        "given": "D."
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "1996"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Software Architecture: Perspectives on an Emerging Discipline"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hoare",
        "given": "C.A.R."
      }
    ],
    "citation-number": [
      "2"
    ],
    "collection-title": [
      "International Series in Computer Science"
    ],
    "date": [
      "1985"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Communicating Sequential Processes"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tomasulo",
        "given": "R.M."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1967"
    ],
    "title": [
      "An efficient algorithm for exploiting multiple arithmetic units"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "E.A."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2006-05"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "The problem with threads"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Kleene",
        "given": "S."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Transactions of the American Mathematical Society"
    ],
    "date": [
      "1943"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Recursive predicates and quantifiers"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Turing",
        "given": "A.M."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of the London Mathematical Society"
    ],
    "date": [
      "1937"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "On computable numbers, with an application to the entscheidungs problem"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Church",
        "given": "A."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "American Journal of Mathematics"
    ],
    "date": [
      "1936"
    ],
    "title": [
      "An unsolvable problem of elementary number theory"
    ],
    "type": "article-journal",
    "volume": [
      "58"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "E.A."
      },
      {
        "family": "Messerschmitt",
        "given": "D.G."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1987-09"
    ],
    "issue": [
      "9"
    ],
    "title": [
      "Synchronous dataflow"
    ],
    "type": "article-journal",
    "volume": [
      "75"
    ]
  },
  {
    "author": [
      {
        "family": "Bhattacharyya",
        "given": "S.S."
      },
      {
        "family": "Murthy",
        "given": "P.K."
      },
      {
        "family": "Lee",
        "given": "E.A."
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "1996"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Software Synthesis from Dataflow Graphs (Synchronous Dataflow chapter"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Parks",
        "given": "T.M."
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "1995"
    ],
    "genre": [
      "UCB/ERLl95-105,"
    ],
    "publisher": [
      "University of California at Berkeley"
    ],
    "title": [
      "Bounded Scheduling of Process Networks"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Arvind",
        "given": "R.S.Nikhil"
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1990-03"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Executing a program on the MIT tagged-token dataflow architecture"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Culler",
        "given": "D.E."
      },
      {
        "family": "Goldstein",
        "given": "S.C."
      },
      {
        "family": "Schauser",
        "given": "K.E."
      },
      {
        "family": "Eicken",
        "given": "T.",
        "particle": "von"
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Journal of Parallel and Distributed Computing"
    ],
    "date": [
      "1993-06"
    ],
    "title": [
      "TAM—a compilercontrolled threaded abstract machine"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hennessy",
        "given": "J."
      },
      {
        "family": "Patterson",
        "given": "D."
      }
    ],
    "citation-number": [
      "13"
    ],
    "date": [
      "2002"
    ],
    "edition": [
      "3rd"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Computer Architecture: A Quantitative Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Ma",
        "given": "Hi-K.T."
      },
      {
        "family": "Newton",
        "given": "R."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1988-06"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "On the verification of sequential machines at differing levels of abstraction"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Babb",
        "given": "J."
      },
      {
        "family": "Rinard",
        "given": "M."
      },
      {
        "family": "Moriz",
        "given": "C.A."
      },
      {
        "family": "Lee",
        "given": "W."
      },
      {
        "family": "Frank",
        "given": "M."
      },
      {
        "family": "Barua",
        "given": "R."
      },
      {
        "family": "Amarasinghe",
        "given": "S."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Parallelizing applications into silicon"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1998-12"
    ],
    "issue": [
      "12"
    ],
    "title": [
      "A framework for comparing models of computation"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "E."
      },
      {
        "family": "Neuendorffer",
        "given": "S."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Proceedings—Computers and Digital Techniques"
    ],
    "date": [
      "2005-03"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Concurrent models of computation for embedded software"
    ],
    "type": "article-journal",
    "volume": [
      "152"
    ]
  },
  {
    "author": [
      {
        "family": "Gajski",
        "given": "D."
      },
      {
        "family": "Ramachandran",
        "given": "L."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Introduction to high-level synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Fisher",
        "given": "J."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1981"
    ],
    "issue": [
      "7"
    ],
    "title": [
      "Trace scheduling: A technique for global microcode compaction"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Ellis",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "20"
    ],
    "date": [
      "1986"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Bulldog: A Compiler for VLIW Architectures"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Razdan",
        "given": "R."
      },
      {
        "family": "Smith",
        "given": "M.D."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proceedings of the 27th Annual International Symposium on Microarchitecture"
    ],
    "date": [
      "1994-11"
    ],
    "title": [
      "A high-performance microarchitecture with hardwareprogrammable functional units"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hauck",
        "given": "S."
      },
      {
        "family": "Fry",
        "given": "T."
      },
      {
        "family": "Hosler",
        "given": "M."
      },
      {
        "family": "Kao",
        "given": "J."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1997-04"
    ],
    "title": [
      "The chimaera reconfigurable functional unit"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Callahan",
        "given": "T."
      },
      {
        "family": "Hauser",
        "given": "J."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2000-04"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "The Garp architecture and C compiler"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Baalbergen",
        "given": "E.H."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Computing Systems"
    ],
    "date": [
      "1988"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Design and implementation of parallel make"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Valliant",
        "given": "L.G."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1990-08"
    ],
    "issue": [
      "8"
    ],
    "title": [
      "A bridging model for parallel computation"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "deLorimier",
        "given": "M."
      },
      {
        "family": "Kapre",
        "given": "N."
      },
      {
        "family": "Mehta",
        "given": "N."
      },
      {
        "family": "Rizzo",
        "given": "D."
      },
      {
        "family": "Eslick",
        "given": "I."
      },
      {
        "family": "Rubin",
        "given": "R."
      },
      {
        "family": "Uribe",
        "given": "T.E."
      },
      {
        "family": "T. F. Knight",
        "given": "A.DeHon",
        "suffix": "Jr."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "GraphStep: A system architecture for sparse-graph algorithms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wawrzynek",
        "given": "J."
      },
      {
        "family": "Asanovic",
        "given": "K."
      },
      {
        "family": "Kingsbury",
        "given": "B."
      },
      {
        "family": "Beck",
        "given": "J."
      },
      {
        "family": "Johnson",
        "given": "D."
      },
      {
        "family": "Morgan",
        "given": "N."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1996-03"
    ],
    "title": [
      "Spert-II: A vector microprocessor system"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Jacob",
        "given": "J.A."
      },
      {
        "family": "Chow",
        "given": "P."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1999-02"
    ],
    "title": [
      "Memory interfacing and instruction specification for reconfigurable processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gardner",
        "given": "M."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Scientific American"
    ],
    "date": [
      "1970-10"
    ],
    "title": [
      "The fantastic combinations of John Conway’s new solitaire game “Life"
    ],
    "type": "article-journal",
    "volume": [
      "223"
    ]
  },
  {
    "author": [
      {
        "family": "Wrighton",
        "given": "M."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2003-02"
    ],
    "title": [
      "Hardware-assisted simulated annealing with application for fast FPGA placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Margolus",
        "given": "N."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "An FPGA architecture for DRAM-based systolic computations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kobori",
        "given": "T."
      },
      {
        "family": "Maruyama",
        "given": "T."
      },
      {
        "family": "Hoshino",
        "given": "T."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "A cellular automata system with FPGA"
    ],
    "type": "paper-conference"
  },
  {
    "title": [
      "This page intentionally left blank"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ashenden",
        "given": "P."
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "2002"
    ],
    "edition": [
      "2nd"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "The Designer’s Guide to VHDL"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ashenden",
        "given": "P."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "The Student’s Guide to VHDL"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "3"
    ],
    "publisher": [
      "Inc"
    ],
    "title": [
      "Development System Reference Guide, Xilinx"
    ],
    "type": "book"
  },
  {
    "title": [
      "This page intentionally left blank"
    ],
    "type": null
  },
  {
    "author": [
      {
        "literal": "References [1] A. V. Aho, R. Sethi, J. D. Ullman."
      }
    ],
    "date": [
      "1986"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Compilers, Principles, Techniques, and Tools"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Budiu",
        "given": "M."
      },
      {
        "family": "Goldstein",
        "given": "S.Copen"
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "International ACM/IEEE Symposium on Code Generation and Optimization"
    ],
    "date": [
      "2003-03"
    ],
    "title": [
      "Optimizing memory accesses for spatial computation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Budiu",
        "given": "M."
      },
      {
        "family": "Sakr",
        "given": "M."
      },
      {
        "family": "Walker",
        "given": "K."
      },
      {
        "family": "Goldstein",
        "given": "S.Copen"
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "European Conference on Parallel Processing"
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "Bit value inference: Detecting and exploiting narrow bit-width computations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Budiu",
        "given": "M."
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "2003-12"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "note": [
      "technical report CMU-CS-03-217)."
    ],
    "publisher": [
      "Carnegie-Mellon University"
    ],
    "title": [
      "Spatial Computation"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Callahan",
        "given": "T.J."
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "2002-12"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "Automatic Compilation of C for Hybrid Reconfigurable Architectures"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Callahan",
        "given": "T.J."
      },
      {
        "family": "Chong",
        "given": "P."
      },
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Rapid module mapping and placement for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Callahan",
        "given": "T."
      },
      {
        "family": "Hauser",
        "given": "J."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2000-04"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "The Garp architecture and C compiler"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Callahan",
        "given": "T."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Adapting software pipelining for reconfigurable computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Harbison",
        "given": "P."
      },
      {
        "family": "C",
        "given": "G.L.Steele"
      },
      {
        "family": "Manual",
        "given": "A.Reference"
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "1995"
    ],
    "edition": [
      "4th"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Koch",
        "given": "A."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Journal of Supercomputing"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Compilation for adaptive computing systems using complex parameterized hardware objects"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Lau",
        "given": "D."
      },
      {
        "family": "Pritchard",
        "given": "O."
      },
      {
        "family": "Molson",
        "given": "P."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2006-04"
    ],
    "title": [
      "Automated generation of hardware accelerators with direct memory access from ANSI/ISO standard C functions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mahlke",
        "given": "S.A."
      },
      {
        "family": "Lin",
        "given": "D.C."
      },
      {
        "family": "Chen",
        "given": "W.Y."
      },
      {
        "family": "Hank",
        "given": "R.E."
      },
      {
        "family": "Bringmann",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of the 25th Annual International Symposium on Microarchitecture"
    ],
    "date": [
      "1992"
    ],
    "title": [
      "Effective compiler support for predicated execution using the hyperblock"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Muchnick",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "13"
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Advanced Compiler Design and Implementation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Computers",
        "given": "S.R.C."
      }
    ],
    "citation-number": [
      "14"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Colorado Springs"
    ],
    "title": [
      "SRC Carte C Programming Environment v2.2 Guide"
    ],
    "type": null
  },
  {
    "title": [
      "This page intentionally left blank"
    ],
    "type": null
  },
  {
    "citation-number": [
      "3"
    ],
    "type": null,
    "url": [
      "http://www.synplicity.com."
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "C."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      },
      {
        "family": "Brodersen",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "March/April 2005"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "BEE2: A high-end reconfigurable computing system"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "C."
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "2005"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "Design and Applications of a Reconfigurable Computing System for High Performance Digital Signal Processing"
    ],
    "type": "thesis"
  },
  {
    "citation-number": [
      "6"
    ],
    "type": null,
    "url": [
      "http://www.mentor.com."
    ]
  },
  {
    "author": [
      {
        "family": "Camera",
        "given": "K."
      },
      {
        "family": "So",
        "given": "H.K.-H."
      },
      {
        "family": "Brodersen",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Sixth International Symposium on Automated and Analysis-Driven Debugging"
    ],
    "date": [
      "2005-09"
    ],
    "title": [
      "An integrated debugging environment for reprogrammble hardware systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Parsons",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Asilomar Conference on Signals, Systems, and Computers"
    ],
    "date": [
      "2006-11"
    ],
    "title": [
      "PetaOp/Second FPGA signal processing for SETI and radio astronomy"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "9"
    ],
    "type": null,
    "url": [
      "http://casper.berkeley.edu/papers/asilomar"
    ]
  },
  {
    "citation-number": [
      "1"
    ],
    "note": [
      "System C 2.1 Language Reference Manual, May 2005 (http://www.systemc.org)."
    ],
    "title": [
      "Open System C Initiative"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Genin",
        "given": "D."
      },
      {
        "family": "Rabaey",
        "given": "J."
      },
      {
        "family": "Hilfinger",
        "given": "P."
      },
      {
        "family": "Scheers",
        "given": "C."
      },
      {
        "family": "DeMan",
        "given": "H."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of the IEEE ICASSP Conference"
    ],
    "date": [
      "1990-04"
    ],
    "title": [
      "DSP specification using the SILAGE language"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Adams",
        "given": "J."
      },
      {
        "family": "deLorimier",
        "given": "M."
      },
      {
        "family": "Kapre",
        "given": "N."
      },
      {
        "family": "Matsuda",
        "given": "Y."
      },
      {
        "family": "Naeimi",
        "given": "H."
      },
      {
        "family": "Vanier",
        "given": "M."
      },
      {
        "family": "Wrighton",
        "given": "M."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2004-04"
    ],
    "title": [
      "Design patterns for reconfigurable computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Parks",
        "given": "T.M."
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "1995"
    ],
    "genre": [
      "UCB/ERL95–105,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "Bounded Scheduling of Process Networks"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Bazargan",
        "given": "K."
      },
      {
        "family": "Kastner",
        "given": "R."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2000-01"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Fast template placement for reconfigurable computing systems"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Brebner",
        "given": "G."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1997-04"
    ],
    "title": [
      "The swapable logic unit: A paradigm for virtual hardware"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Caspi",
        "given": "E."
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "2005"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "Design Automation for Streaming Systems"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Compton",
        "given": "K."
      },
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Configuration caching techniques for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chu",
        "given": "M."
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "2000-12"
    ],
    "genre": [
      "Master’s thesis,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "Dynamic Runtime Scheduler Support for SCORE"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Markovskiy",
        "given": "Y."
      },
      {
        "family": "Caspi",
        "given": "E."
      },
      {
        "family": "Huang",
        "given": "R."
      },
      {
        "family": "Yeh",
        "given": "J."
      },
      {
        "family": "Chu",
        "given": "M."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2002-02"
    ],
    "title": [
      "Analysis of quasi-static scheduling techniques in a virtualized reconfigurable machine"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Markovskiy",
        "given": "Y."
      }
    ],
    "citation-number": [
      "11"
    ],
    "date": [
      "2004-12"
    ],
    "genre": [
      "Master’s thesis,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "Quasi-Static Scheduling for SCORE"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Markovskiy",
        "given": "Y."
      },
      {
        "family": "Caspi",
        "given": "E."
      },
      {
        "family": "Chu",
        "given": "M."
      },
      {
        "family": "Huang",
        "given": "R."
      },
      {
        "family": "Perissakis",
        "given": "S."
      },
      {
        "family": "Pozzi",
        "given": "L."
      },
      {
        "family": "Yeh",
        "given": "J."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Journal of Microprocessors and Microsystems"
    ],
    "date": [
      "2006-09"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "Stream computations organized for reconfigurable execution"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Wrighton",
        "given": "M."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2003-02"
    ],
    "title": [
      "Hardware-assisted simulated annealing with application for fast FPGA placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wrighton",
        "given": "M."
      }
    ],
    "citation-number": [
      "14"
    ],
    "date": [
      "2003-06"
    ],
    "genre": [
      "Master’s thesis,"
    ],
    "publisher": [
      "California Institute of Technology"
    ],
    "title": [
      "A Spatial Approach to FPGA Cell Placement by Simulated Annealing"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Xilinx",
        "given": "Inc"
      }
    ],
    "citation-number": [
      "15"
    ],
    "date": [
      "2002-07"
    ],
    "location": [
      "San Jose"
    ],
    "title": [
      "Xilinx Virtex-II 1.5V Platform FPGAs Data Sheet"
    ],
    "type": null
  },
  {
    "citation-number": [
      "218"
    ],
    "title": [
      "Chapter 9 I Stream Computations Organized for Reconfigurable Execution"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Huang",
        "given": "R."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2002-04"
    ],
    "title": [
      "Hardware-assisted fast routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McMurchie",
        "given": "L."
      },
      {
        "family": "Ebeling",
        "given": "C."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1995-02"
    ],
    "title": [
      "PathFinder: A negotiation-based performance-driven router for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "R."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2003-02"
    ],
    "title": [
      "Stochastic, spatial routing for hypergraphs, trees, and meshes"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Huang",
        "given": "R."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Journal of Microprocessors and Microsystems"
    ],
    "date": [
      "2006-09"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "Stochastic spatial routing for reconfigurable networks"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Marescaux",
        "given": "T."
      },
      {
        "family": "Nollet",
        "given": "V."
      },
      {
        "family": "Mignolet",
        "given": "J.-Y."
      },
      {
        "family": "Bartic",
        "given": "A."
      },
      {
        "family": "Moffat",
        "given": "W."
      },
      {
        "family": "Avasare",
        "given": "P."
      },
      {
        "family": "Coene",
        "given": "P."
      },
      {
        "family": "Verkest",
        "given": "D."
      },
      {
        "family": "Vernalde",
        "given": "S."
      },
      {
        "family": "Lauwereins",
        "given": "R."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "INTEGRATION, The VLSI Journal"
    ],
    "date": [
      "2004-10"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Run-time support for heterogeneous multitasking on reconfigurable SOCs"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Kapre",
        "given": "N."
      },
      {
        "family": "Mehta",
        "given": "N."
      },
      {
        "family": "deLorimier",
        "given": "M."
      },
      {
        "family": "Rubin",
        "given": "R."
      },
      {
        "family": "Barnor",
        "given": "H."
      },
      {
        "family": "Wilson",
        "given": "M.J."
      },
      {
        "family": "Wrighton",
        "given": "M."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2006-04"
    ],
    "title": [
      "Packet-switched vs. time-multiplexed FPGA overlay networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Caspi",
        "given": "E."
      },
      {
        "family": "Chu",
        "given": "M."
      },
      {
        "family": "Huang",
        "given": "R."
      },
      {
        "family": "Weaver",
        "given": "N."
      },
      {
        "family": "Yeh",
        "given": "J."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "22"
    ],
    "note": [
      "SCORE): Introduction and tutorial (http://www.cs.berkeley.edu/projects/brass/documents/score_ tutorial.html); a short version appears in FPL ’2000 (Lecture Notes in Computer Science, 1896), 2000."
    ],
    "title": [
      "Stream Computations Organized for Reconfigurable Execution"
    ],
    "type": null
  },
  {
    "author": [
      {
        "literal": "References [1] W. D. Hillis."
      }
    ],
    "date": [
      "1989"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "The Connection Machine"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hord",
        "given": "R.M."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "1990"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Parallel Supercomputing in SIMD Architectures"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gokhale",
        "given": "M."
      },
      {
        "family": "Holmes",
        "given": "B."
      },
      {
        "family": "Iobst",
        "given": "K."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "23–31,"
    ],
    "publisher": [
      "IEEE Computer"
    ],
    "title": [
      "Processing in memory: The Terasys massively parallel PIM array"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Clearspeed"
      }
    ],
    "citation-number": [
      "4"
    ],
    "type": null,
    "url": [
      "http://www.clearspeed.com/."
    ]
  },
  {
    "author": [
      {
        "family": "August",
        "given": "D.I."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "International Symposium on Computer Architecture"
    ],
    "title": [
      "Integrated predicated and speculative execution in the IMPACT EPIC architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gokhale",
        "given": "M."
      },
      {
        "family": "Schott",
        "given": "B."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Journal of Supercomputing"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Data parallel C on a reconfigurable logic array"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Buell",
        "given": "D.A."
      },
      {
        "family": "Arnold",
        "given": "J.M."
      },
      {
        "given": "W."
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "1996"
    ],
    "editor": [
      {
        "given": "Kleinfelder"
      }
    ],
    "publisher": [
      "Wiley-IEEE Computer Society Press"
    ],
    "title": [
      "J",
      "Splash 2: FPGAs in a Custom Computing Machine"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Allen",
        "given": "J.R."
      },
      {
        "family": "Kennedy",
        "given": "K."
      },
      {
        "family": "Porterfield",
        "given": "C."
      },
      {
        "family": "Warren",
        "given": "J."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the 10th ACM SIGACT-SIGPLAN Symposium on Principles of Programming Languages"
    ],
    "date": [
      "1983"
    ],
    "title": [
      "Conversion of control dependence to data dependence"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wolinski",
        "given": "C."
      },
      {
        "family": "Gokhale",
        "given": "M."
      },
      {
        "family": "McCabe",
        "given": "K."
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "2003"
    ],
    "publisher": [
      "Elsevier Science"
    ],
    "title": [
      "Polymorphous Fabric-based Systems: Model, Tools, Applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Leeser",
        "given": "M."
      },
      {
        "family": "Belanovic",
        "given": "P."
      },
      {
        "family": "Estlick",
        "given": "M."
      },
      {
        "family": "Gokhale",
        "given": "M."
      },
      {
        "family": "Szymanski",
        "given": "J."
      },
      {
        "family": "Theiler",
        "given": "J."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings SPIE 4480"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Applying reconfigurable hardware to the analysis of multispectral and hyperspectral imagery"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "H."
      },
      {
        "family": "Lee",
        "given": "M.-H."
      },
      {
        "family": "Lu",
        "given": "G."
      },
      {
        "family": "Kurdahi",
        "given": "F.J."
      },
      {
        "family": "Bagherzadeh",
        "given": "N."
      },
      {
        "family": "Filho",
        "given": "E.M.C."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "Morphosys: An integrated reconfigurable system for data-parallel and computation-intensive applications"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Mattson",
        "given": "T.G."
      },
      {
        "family": "Sanders",
        "given": "B.A."
      },
      {
        "family": "Massingill",
        "given": "B."
      }
    ],
    "citation-number": [
      "12"
    ],
    "date": [
      "2004"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Patterns for Parallel Programming"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hoare",
        "given": "C.A.R."
      }
    ],
    "citation-number": [
      "13"
    ],
    "date": [
      "1985"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Communicating Sequential Processes"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gokhale",
        "given": "M.B."
      },
      {
        "family": "Stone",
        "given": "J.M."
      },
      {
        "family": "Arnold",
        "given": "J."
      },
      {
        "family": "Kalinowski",
        "given": "M."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE International Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "2000-04"
    ],
    "title": [
      "Stream-oriented FPGA computing in the Streams-C high level language"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Gokhale",
        "given": "M."
      },
      {
        "family": "Frigo",
        "given": "J."
      },
      {
        "family": "Ahrens",
        "given": "C."
      },
      {
        "family": "Tripp",
        "given": "J.L."
      },
      {
        "family": "Minnich",
        "given": "R."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings Field-Programmable Logic and Applications (FPL"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Monte Carlo radiative heat transfer simulation on a reconfigurable computer: An evaluation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "V."
      },
      {
        "family": "Hrishikesh",
        "given": "M.S."
      },
      {
        "family": "Keckler",
        "given": "S.W."
      },
      {
        "family": "Buger",
        "given": "D."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "International Conference on Computer Architecture"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Clock rate versus IPC: The end of the road for conventional microarchitectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ahmadinia",
        "given": "A."
      },
      {
        "family": "Bobda",
        "given": "C."
      },
      {
        "family": "Koch",
        "given": "D."
      },
      {
        "family": "Majer",
        "given": "M."
      },
      {
        "family": "Teich",
        "given": "J."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Symposium on Integrated Circuits and System Design"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Task scheduling for heterogeneous reconfigurable computers"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Amerson",
        "given": "R."
      },
      {
        "family": "Carter",
        "given": "R."
      },
      {
        "family": "Culbertson",
        "given": "W."
      },
      {
        "family": "Kuekes",
        "given": "P."
      },
      {
        "family": "Snider",
        "given": "G."
      },
      {
        "family": "Albertson",
        "given": "L."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "ACM International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Plasma: An FPGA for million gate systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Andrews",
        "given": "D."
      },
      {
        "family": "Niehaus",
        "given": "D."
      },
      {
        "family": "Jidin",
        "given": "R."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Workshop on Embedded Processor Architectures, International Symposium on Computer Architecture"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Implementing the thread programming model on hybrid FPGA/CPU computational components"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Arvind",
        "given": "R.S.Nikhil"
      },
      {
        "family": "Pingali",
        "given": "K."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of the Workshop on Graph Reduction"
    ],
    "date": [
      "1986"
    ],
    "title": [
      "I-Structures: Data structures for parallel computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brebner",
        "given": "G."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "International Workshop on Field-Programmable Logic and Applications"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "A virtual hardware operating system for the Xilinx XC6200"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Brebner",
        "given": "G."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Multithreading for logic-centric systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Budiu",
        "given": "M."
      },
      {
        "family": "Mishra",
        "given": "M."
      },
      {
        "family": "Bharambe",
        "given": "A."
      },
      {
        "family": "Goldstein",
        "given": "S.C."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Peer-to-peer hardware–software interfaces for reconfigurable fabrics"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Butts",
        "given": "M."
      },
      {
        "family": "Jones",
        "given": "A.M."
      },
      {
        "family": "Wasson",
        "given": "P."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "A structural object programming model, architecture, chip and tools for reconfigurable computing"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Machines",
        "given": "Commodore Business"
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "1982"
    ],
    "publisher": [
      "H. W. Sams"
    ],
    "title": [
      "Commodore 64: Programmer’s Reference Guide"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "C."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      },
      {
        "family": "Brodersen",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "BEE2: A high-end reconfigurable computing system"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Dales",
        "given": "M."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Design, Automation and Test in Europe"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Managing a reconfigurable processor in a general purpose workstation environment"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Markovskiy",
        "given": "Y."
      },
      {
        "family": "Caspi",
        "given": "E."
      },
      {
        "family": "Chu",
        "given": "M."
      },
      {
        "family": "Huang",
        "given": "R."
      },
      {
        "family": "Perissakis",
        "given": "S."
      },
      {
        "family": "Pozzi",
        "given": "L."
      },
      {
        "family": "Yeh",
        "given": "J."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Microprocessors and Microsystems"
    ],
    "date": [
      "2006-09"
    ],
    "title": [
      "Stream computations organized for reconfigurable execution"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Fu",
        "given": "W."
      },
      {
        "family": "Compton",
        "given": "K."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "An execution environment for reconfigurable computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fu",
        "given": "W."
      },
      {
        "family": "Compton",
        "given": "K."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2006-08"
    ],
    "title": [
      "A simulation platform for reconfigurable computing research"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Garcia",
        "given": "P."
      },
      {
        "family": "Compton",
        "given": "K."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "A reconfigurable hardware interface for a modern computing system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goldstein",
        "given": "S.C."
      },
      {
        "family": "Schmit",
        "given": "H."
      },
      {
        "family": "Moe",
        "given": "M."
      },
      {
        "family": "Budiu",
        "given": "M."
      },
      {
        "family": "Cadambi",
        "given": "S."
      },
      {
        "family": "Taylor",
        "given": "R.R."
      },
      {
        "family": "Laufer",
        "given": "R."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "International Symposium on Computer Architecture"
    ],
    "date": [
      "1999-05"
    ],
    "title": [
      "PipeRench: A coprocessor for streaming multimedia acceleration"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hauser",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "18"
    ],
    "date": [
      "2000"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "Augmenting a Microprocessor with Reconfigurable Hardware"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Jacob",
        "given": "J.A."
      },
      {
        "family": "Chow",
        "given": "P."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "ACM/SIGDA International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Memory interfacing and instruction specification for reconfigurable processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Koptez",
        "given": "H."
      }
    ],
    "citation-number": [
      "20"
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Real-Time Systems: Design Principles for Distributed Embedded Applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "E."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "2006-05"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "The problem with threads"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Levine",
        "given": "B."
      },
      {
        "family": "Schmit",
        "given": "H."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Efficient application representation for HASTE: Hybrid architectures with a single, transformable executable"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Compton",
        "given": "K."
      },
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Configuration caching management techniques for reconfigurable computing"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "ACM/SIGDA Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "J.W.S."
      }
    ],
    "citation-number": [
      "25"
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Real Time Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Maestre",
        "given": "R."
      },
      {
        "family": "Kurdahi",
        "given": "F.J."
      },
      {
        "family": "Fernandez",
        "given": "M."
      },
      {
        "family": "Hermida",
        "given": "R."
      },
      {
        "family": "Bagherzadeh",
        "given": "N."
      },
      {
        "family": "Singh",
        "given": "H."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "IEEE Transactions on VLSI"
    ],
    "date": [
      "2001-12"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "A framework for reconfigurable computing: Task scheduling and context management"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Markovskiy",
        "given": "Y."
      },
      {
        "family": "Caspi",
        "given": "E."
      },
      {
        "family": "Huang",
        "given": "R."
      },
      {
        "family": "Yeh",
        "given": "J."
      },
      {
        "family": "Chu",
        "given": "M."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "ACM/SIGDA International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Analysis of quasi-static scheduling techniques in a virtualized reconfigurable machine"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mealy",
        "given": "G.H."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "IBM Systems Journal"
    ],
    "date": [
      "1966"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "The functional structure of OS/360, Part I: Introductory survey"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Moore",
        "given": "N."
      },
      {
        "family": "Conti",
        "given": "A."
      },
      {
        "family": "Leeser",
        "given": "M."
      },
      {
        "family": "King",
        "given": "L.S."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "Writing portable applications that dynamically bind at run time to reconfigurable hardware"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Nelson",
        "given": "B.J."
      }
    ],
    "citation-number": [
      "30"
    ],
    "date": [
      "1981"
    ],
    "title": [
      "Remote Procedure Call, Xerox Palo Alto Research Center technical report"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Nollet",
        "given": "V."
      },
      {
        "family": "Coene",
        "given": "P."
      },
      {
        "family": "Verkest",
        "given": "D."
      },
      {
        "family": "Vernalde",
        "given": "S."
      },
      {
        "family": "Lauwereins",
        "given": "R."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Proceedings of the Reconfigurable Architectures Workshop"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Designing an operating system for a heterogeneous reconfigurable SoC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Patel",
        "given": "A."
      },
      {
        "family": "Madill",
        "given": "C.A."
      },
      {
        "family": "Saldana",
        "given": "M."
      },
      {
        "family": "Comis",
        "given": "C."
      },
      {
        "family": "Pomes",
        "given": "R."
      },
      {
        "family": "Chow",
        "given": "P."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "A scalable FPGA-based multiprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Qadeer",
        "given": "S."
      },
      {
        "family": "Wu",
        "given": "D."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "ACM SIGPLAN Conference on Programming Language Design and Implementation"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "KISS: Keep It Simple and Sequential"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rabaey",
        "given": "J."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Proceedings of ICASSP"
    ],
    "date": [
      "1997-04"
    ],
    "title": [
      "Reconfigurable processing: The solution to low-power programmable DSP"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Resano",
        "given": "J."
      },
      {
        "family": "Mozos",
        "given": "D."
      },
      {
        "family": "Catthoor",
        "given": "F."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "Design, Automation, and Test in Europe"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "A hybrid prefetch scheduling heuristic to minimize at runtime the reconfiguration overhead of dynamically reconfigurable hardware"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "S."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "ACM/SIGDA International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "Integrating FPGAs in high-performance computing: Programming models for parallel systems—the programmer’s perspective"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Snider",
        "given": "G."
      },
      {
        "family": "Shackleford",
        "given": "B."
      },
      {
        "family": "Carter",
        "given": "R.J."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Attacking the semantic gap between application programming languages and configurable hardware"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Snir",
        "given": "M."
      },
      {
        "family": "Gropp",
        "given": "W."
      }
    ],
    "citation-number": [
      "38"
    ],
    "date": [
      "1998"
    ],
    "edition": [
      "2nd"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "MPI: The Complete Reference"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Steiger",
        "given": "C."
      },
      {
        "family": "Walder",
        "given": "H."
      },
      {
        "family": "Platzner",
        "given": "M."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "11"
    ],
    "title": [
      "Operating systems for reconfigurable embedded platforms: Online scheduling of real-time tasks"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Tanenbaum",
        "given": "A.S."
      }
    ],
    "citation-number": [
      "40"
    ],
    "date": [
      "1992"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Modern Operating Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tessier",
        "given": "R."
      },
      {
        "family": "Burleson",
        "given": "W."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "Journal of VLSI Signal Processing"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "1–2"
    ],
    "title": [
      "Reconfigurable computing and digital signal processing: A survey"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Vuletic",
        "given": "M."
      },
      {
        "family": "Pozzi",
        "given": "L."
      },
      {
        "family": "Hauck",
        "given": "P."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "2 N"
    ],
    "title": [
      "Seamless hardware-software integration in reconfigurable computing systems"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Walder",
        "given": "H."
      },
      {
        "family": "Platzner",
        "given": "M."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "Design, Automation and Test in Europe"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Online scheduling for block-partitioned reconfigurable devices"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Wigley",
        "given": "G."
      },
      {
        "family": "Kearney",
        "given": "D."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "The development of an operating system for reconfigurable computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wirthlin",
        "given": "M.J."
      },
      {
        "family": "Hutchings",
        "given": "B.L."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "A dynamic instruction set computer"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "46"
    ],
    "date": [
      "1996-06"
    ],
    "title": [
      "XC6200 FPGA Advanced Product Specification"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ylvisaker",
        "given": "B."
      },
      {
        "family": "Essen",
        "given": "B.",
        "particle": "Van"
      },
      {
        "family": "Ebeling",
        "given": "C."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "A type architecture for hybrid microparallel computers"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Bellows",
        "given": "P."
      },
      {
        "family": "Hutchings",
        "given": "B.L."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1998-04"
    ],
    "title": [
      "JHDL—An HDL for reconfigurable systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bertin",
        "given": "P."
      },
      {
        "family": "Roncin",
        "given": "D."
      },
      {
        "family": "Vuillemin",
        "given": "J."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Research on Integrated Systems: Proceedings of the 1993 Symposium"
    ],
    "date": [
      "1993"
    ],
    "editor": [
      {
        "family": "Borriello",
        "given": "G."
      },
      {
        "family": "Ebeling",
        "given": "C."
      }
    ],
    "title": [
      "Programmable active memories: A performance assessment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bertin",
        "given": "P."
      },
      {
        "family": "Touati",
        "given": "H."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1994-04"
    ],
    "editor": [
      {
        "family": "Buell",
        "given": "D.A."
      },
      {
        "family": "Pocek",
        "given": "K.L."
      }
    ],
    "title": [
      "PAM programming environments: Practice and experience"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Galloway",
        "given": "D."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1995-04"
    ],
    "title": [
      "The transmogrifier C hardware description language and compiler for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Graham",
        "given": "P."
      },
      {
        "family": "Nelson",
        "given": "B."
      },
      {
        "family": "Hutchings",
        "given": "B."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2001-04"
    ],
    "title": [
      "Instrumenting bitstreams for debugging FPGA circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Graham",
        "given": "P.S."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "publisher": [
      "Brigham Young University"
    ],
    "title": [
      "Logical Hardware Debuggers for FPGA-Based Systems"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Hemmert",
        "given": "K.S."
      },
      {
        "family": "Tripp",
        "given": "J.L."
      },
      {
        "family": "Hutchings",
        "given": "B.L."
      },
      {
        "family": "Jackson",
        "given": "P.A."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2003-04"
    ],
    "title": [
      "Source level debugger for the Sea Cucumber synthesizing compiler"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hutchings",
        "given": "B.L."
      },
      {
        "family": "Bellows",
        "given": "P."
      },
      {
        "family": "Hawkins",
        "given": "J."
      },
      {
        "family": "Hemmert",
        "given": "S."
      },
      {
        "family": "Nelson",
        "given": "B."
      },
      {
        "family": "Rytting",
        "given": "M."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1999-04"
    ],
    "title": [
      "A CAD suite for high-performance FPGA design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Iseli",
        "given": "C."
      },
      {
        "family": "Sanchez",
        "given": "E."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1995-04"
    ],
    "title": [
      "A C++ compiler for FPGA custom execution units synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Landaker",
        "given": "W.J."
      },
      {
        "family": "Wirthlin",
        "given": "M.J."
      },
      {
        "family": "Hutchings",
        "given": "B.L."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings of the 12th International Workshop on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2002-09"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "Multitasking hardware on the SLAAC1-V reconfigurable computing system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tripp",
        "given": "J.L."
      },
      {
        "family": "Jackson",
        "given": "P.A."
      },
      {
        "family": "Hutchings",
        "given": "B.L."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the 12th International Workshop on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2002-09"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "Sea Cucumber: A synthesizing compiler for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wheeler",
        "given": "T."
      },
      {
        "family": "Graham",
        "given": "P."
      },
      {
        "family": "Nelson",
        "given": "B."
      },
      {
        "family": "Hutchings",
        "given": "B."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of the 11th International Workshop on Field-Programmable Logic and Applications"
    ],
    "date": [
      "August/September 2001"
    ],
    "note": [
      "This page intentionally left blank"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "Using design-level scan to improve FPGA design observability and controllability for functional verification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "J.H."
      },
      {
        "family": "Brown",
        "given": "S.D."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Technology mapping for large complex PLDs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "J.H."
      },
      {
        "family": "Najm",
        "given": "F.N."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "IEEE International Conference on Field-Programmable Technology"
    ],
    "title": [
      "Power-aware technology mapping for LUT-based FPGAs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bhat",
        "given": "N."
      },
      {
        "family": "Hill",
        "given": "D.D."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1992"
    ],
    "publisher": [
      "IEEE International Conference on Computer Design"
    ],
    "title": [
      "Routable technology mapping for LUT FPGAs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "S.C."
      },
      {
        "family": "Marek-Sodowska",
        "given": "M."
      },
      {
        "family": "Hwang",
        "given": "T."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1996-10"
    ],
    "issue": [
      "10"
    ],
    "title": [
      "Technology mapping for LUT FPGA based on decomposition of binary decision diagrams"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Chatterjee",
        "given": "S."
      },
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Factor cuts"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "C."
      },
      {
        "family": "Tsay",
        "given": "Y."
      },
      {
        "family": "Hwang",
        "given": "Y."
      },
      {
        "family": "Wu",
        "given": "T."
      },
      {
        "family": "Lin",
        "given": "Y."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "Combining technology mapping, placement for delay-optimization in FPGA designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Ercegovac",
        "given": "M."
      },
      {
        "family": "Huang",
        "given": "Z."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2003-10"
    ],
    "issue": [
      "10"
    ],
    "title": [
      "Performance-driven mapping for CPLD architectures"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Li",
        "given": "F."
      },
      {
        "family": "He",
        "given": "L."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2004-02"
    ],
    "title": [
      "Low-power technology mapping for FPGA architectures with dual supply voltages"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen.",
        "given": "D."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "DAOmap: A depth-optimal area optimization mapping algorithm for FPGA designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Lin",
        "given": "J."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Optimal simultaneous mapping, clustering for FPGA delay optimization"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "G."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Simultaneous logic decomposition with technology mapping in FPGA designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "K.C."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Ding",
        "given": "Y."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Trajmar",
        "given": "P."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1992-09"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "DAGmap: Graph-based FPGA technology mapping for delay optimization"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Chikodikar",
        "given": "M."
      },
      {
        "family": "Laddha",
        "given": "S."
      },
      {
        "family": "Sirasao",
        "given": "A."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Tenth International Conference on VLSI Design"
    ],
    "date": [
      "1997-01"
    ],
    "title": [
      "A technology mapper for Xilinx FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Ding",
        "given": "Y."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "1992-11"
    ],
    "title": [
      "An optimal technology-mapping algorithm for delay optimization in lookup table–based FPGA designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Ding",
        "given": "Y."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "Beyond the combinatorial limit in depth minimization for LUT-based FPGA designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Ding",
        "given": "Y."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1994-01"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "FlowMap: An Optimal technology-mapping algorithm for delay optimization in lookup table–based FPGA designs"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Ding",
        "given": "Y."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "On area/depth trade-off in LUT-based FPGA technology mapping"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Ding",
        "given": "Y."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "1996-04"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Combinational logic synthesis for LUT-based field-programmable gate arrays"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Gao",
        "given": "Y.Ding T."
      },
      {
        "family": "Chen",
        "given": "K.C."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Computers and Graphics"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "LUT-base, FPGA technology mapping under arbitrary net-delay model"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Huang",
        "given": "H."
      },
      {
        "family": "Yuan",
        "given": "X."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "2005-01"
    ],
    "title": [
      "Technology mapping and architecture evaluation for k/m-macrocell-based FPGAs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Hwang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1995-02"
    ],
    "title": [
      "Simultaneous depth and area minimization in LUT-based FPGA mapping"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Hwang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Structural gate decomposition for depth-optimal technology mapping in LUT-based FPGA design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Hwang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "9"
    ],
    "title": [
      "Boolean matching for LUT-based logic blocks with applications to architecture evaluation and technology mapping"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Minkovich",
        "given": "K."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2006-02"
    ],
    "title": [
      "Optimality study of logic synthesis for LUT-based FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Minkovich",
        "given": "K."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2007-02"
    ],
    "title": [
      "Improved SAT-based Boolean matching using implicants for LUT-based FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Xu",
        "given": "S."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Technology mapping for FPGAs with embedded memory blocks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Wu",
        "given": "C."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "FPGA Synthesis with retiming and pipelining for clock period minimization of sequential circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Wu",
        "given": "C."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Optimal FPGA mapping, retiming with efficient initial state computation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Wu",
        "given": "C."
      },
      {
        "family": "Ding",
        "given": "Y."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1999-02"
    ],
    "title": [
      "Cut ranking and pruning: Enabling a general, efficient FPGA mapping solution"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Xu",
        "given": "S."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Delay-optimal technology mapping for FPGAs with heterogeneous LUTs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Xu",
        "given": "S."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Delay-oriented technology mapping for heterogeneous FPGAs with bounded resources"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Xu",
        "given": "S."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2000-11"
    ],
    "issue": [
      "11"
    ],
    "title": [
      "Performance-driven technology mapping for heterogeneous FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "33"
    ],
    "date": [
      "1994"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Synthesis: Optimization of Digital Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Farrahi",
        "given": "A.H."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "International Workshop on Field-Programmable Logic and Applications"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "FPGA technology mapping for power minimization"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Farrahi",
        "given": "A."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1994-11"
    ],
    "issue": [
      "11"
    ],
    "title": [
      "Complexity of the lookup-table minimization problem for FPGA technology mapping"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Francis",
        "given": "R.J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "Chortle-CRF: Fast technology mapping for lookup table–based FPGAs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Francis",
        "given": "R.J."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Vranesic",
        "given": "Z."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "1991-11"
    ],
    "title": [
      "Technology mapping for lookup table–based FPGAs for performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hasan",
        "given": "Z."
      },
      {
        "family": "Harrison",
        "given": "D."
      },
      {
        "family": "Ciesielski",
        "given": "M."
      }
    ],
    "citation-number": [
      "38"
    ],
    "date": [
      "1992-12"
    ],
    "publisher": [
      "IEEE Design and Test of Computers"
    ],
    "title": [
      "A fast partition method for PLA-based FPGAs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "He",
        "given": "J."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "Technology mapping for heterogeneous FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Inuani",
        "given": "M."
      },
      {
        "family": "Saul",
        "given": "J."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Resynthesis in technology mapping for heterogeneous FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kaviani",
        "given": "A."
      },
      {
        "family": "Brown",
        "given": "S."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Technology-mapping issues for an FPGA with lookup tables, PLA-like blocks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kouloheris",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "42"
    ],
    "date": [
      "1993"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "Empirical Study of the Effect of Cell Granularity on FPGA Density, Performance"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Korupolu",
        "given": "M.R."
      },
      {
        "family": "Lee",
        "given": "K.K."
      },
      {
        "family": "Wong",
        "given": "D.F."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Exact tree-based FPGA technology mapping for logic blocks with independent LUTs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krishnamoorthy",
        "given": "S."
      },
      {
        "family": "Tessier",
        "given": "R."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2003-05"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "Technology-mapping algorithms for Hybrid FPGAs containing lookup tables, PLAs"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Lamoureux",
        "given": "J."
      },
      {
        "family": "Wilton",
        "given": "S.J.E."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2003-11"
    ],
    "title": [
      "On the interaction between power-aware FPGA CAD algorithms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lawler",
        "given": "E.L."
      },
      {
        "family": "Levitt",
        "given": "K.N."
      },
      {
        "family": "Turner",
        "given": "J."
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "Transactions on Computers"
    ],
    "date": [
      "1969"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Module clustering to minimize delay in digital networks"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "K."
      },
      {
        "family": "Wong",
        "given": "D."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "An exact tree-based, structural technology-mapping algorithm for configurable logic blocks in FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Legl",
        "given": "C."
      },
      {
        "family": "Wurth",
        "given": "B."
      },
      {
        "family": "Eckl",
        "given": "K."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1996-06"
    ],
    "title": [
      "A Boolean approach to performance-directed technology mapping for LUT-based FPGA designs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Lehman",
        "given": "E."
      },
      {
        "family": "Watanabe",
        "given": "Y."
      },
      {
        "family": "Grodstein",
        "given": "J."
      },
      {
        "family": "Harkness",
        "given": "H."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "8"
    ],
    "title": [
      "Logic decomposition during technology mapping"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Leiserson",
        "given": "C.E."
      },
      {
        "family": "Saxe",
        "given": "J.B."
      }
    ],
    "citation-number": [
      "50"
    ],
    "container-title": [
      "Algorithmica"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "Retiming synchronous circuitry"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "F."
      },
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "He",
        "given": "L."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "51"
    ],
    "container-title": [
      "International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2003-02"
    ],
    "title": [
      "Architecture evaluation for power-efficient FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "H."
      },
      {
        "family": "Katkoori",
        "given": "S."
      },
      {
        "family": "Mak",
        "given": "W.K."
      }
    ],
    "citation-number": [
      "52"
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "2004-01"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Power minimization algorithms for LUT-based FPGA technology mapping"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "J."
      },
      {
        "family": "Jagannathan",
        "given": "A."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "53"
    ],
    "container-title": [
      "International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2003-02"
    ],
    "title": [
      "Placement-driven technology mapping for LUT-based FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ling",
        "given": "A."
      },
      {
        "family": "Singh",
        "given": "D."
      },
      {
        "family": "Brown",
        "given": "S."
      }
    ],
    "citation-number": [
      "54"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "FPGA technology mapping: A study of optimality"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Manohararajah",
        "given": "V."
      },
      {
        "family": "Brown",
        "given": "S.D."
      },
      {
        "family": "Vranesic",
        "given": "Z.G."
      }
    ],
    "citation-number": [
      "55"
    ],
    "container-title": [
      "International Workshop on Logic Synthesis"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Heuristics for area minimization in LUT-based FPGA technology mapping"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Mathur",
        "given": "A."
      },
      {
        "family": "Liu",
        "given": "C.L."
      }
    ],
    "citation-number": [
      "56"
    ],
    "container-title": [
      "International Workshop on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1994-02"
    ],
    "title": [
      "Performance-driven technology mapping for lookup table–based FPGAs using the general delay model"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Chatterjee",
        "given": "S."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "57"
    ],
    "container-title": [
      "International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Improvements to technology mapping for LUT-based FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Moskewicz",
        "given": "M."
      },
      {
        "family": "Madigan",
        "given": "C."
      },
      {
        "family": "Zhao",
        "given": "Y."
      },
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "58"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Chaff: Engineering an efficient SAT solver"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Murgai",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "59"
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "1991-11"
    ],
    "title": [
      "Improved logic synthesis algorithms for table lookup architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Murgai",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "60"
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "1991-11"
    ],
    "title": [
      "Performance directed synthesis for table lookup programmable gate arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pan",
        "given": "P."
      },
      {
        "family": "Lin",
        "given": "C.C."
      }
    ],
    "citation-number": [
      "61"
    ],
    "container-title": [
      "International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "A new retiming-based technology-mapping algorithm for LUT-based FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pan",
        "given": "P."
      },
      {
        "family": "Liu",
        "given": "C.L."
      }
    ],
    "citation-number": [
      "62"
    ],
    "container-title": [
      "International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Technology mapping of sequential circuits for LUT-based FPGAs for performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pan",
        "given": "P."
      },
      {
        "family": "Liu",
        "given": "C.L."
      }
    ],
    "citation-number": [
      "63"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1996-06"
    ],
    "title": [
      "Optimal clock period FPGA technology mapping for sequential circuits"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Pan",
        "given": "P."
      },
      {
        "family": "Liu",
        "given": "C.L."
      }
    ],
    "citation-number": [
      "64"
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Optimal clock period FPGA technology mapping for sequential circuits"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Safarpour",
        "given": "S."
      },
      {
        "family": "Veneris",
        "given": "A."
      },
      {
        "family": "Baeckler",
        "given": "G."
      },
      {
        "family": "Yuan",
        "given": "R."
      }
    ],
    "citation-number": [
      "65"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2006-07"
    ],
    "title": [
      "Efficient SAT-based Boolean matching for FPGA technology mapping"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sawkar",
        "given": "P."
      },
      {
        "family": "Thomas",
        "given": "D."
      }
    ],
    "citation-number": [
      "66"
    ],
    "container-title": [
      "ACM/SIGDA Workshop on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1992-02"
    ],
    "title": [
      "Technology mapping for table lookup–based fieldprogrammable gate arrays"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Schlag",
        "given": "M."
      },
      {
        "family": "Kong",
        "given": "J."
      },
      {
        "family": "Chan",
        "given": "P.K."
      }
    ],
    "citation-number": [
      "67"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Routability-driven technology mapping for lookup table–based FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Shang",
        "given": "L."
      },
      {
        "family": "Kaviani",
        "given": "A."
      },
      {
        "family": "Bathala",
        "given": "K."
      }
    ],
    "citation-number": [
      "68"
    ],
    "container-title": [
      "International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2002-02"
    ],
    "title": [
      "Dynamic power consumption in Virtex-II FPGA family"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Togawa",
        "given": "N."
      },
      {
        "family": "Sato",
        "given": "M."
      },
      {
        "family": "Ohtsuki",
        "given": "T."
      }
    ],
    "citation-number": [
      "69"
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "Maple: A simultaneous technology mapping, placement, and global routing algorithm for field-programmable gate arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wilton",
        "given": "S."
      }
    ],
    "citation-number": [
      "70"
    ],
    "container-title": [
      "International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "SMAP: Heterogeneous technology mapping for area reduction in FPGAs with embedded memory arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "Z.H."
      },
      {
        "family": "Liu",
        "given": "E.C."
      },
      {
        "family": "Lai",
        "given": "J."
      },
      {
        "family": "Wang",
        "given": "T.C."
      }
    ],
    "citation-number": [
      "71"
    ],
    "container-title": [
      "Asia South Pacific Design Automation Conference"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Power minimization in LUT-based FPGA technology mapping"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "H."
      },
      {
        "family": "Wong",
        "given": "D.F."
      }
    ],
    "citation-number": [
      "72"
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "1994-11"
    ],
    "title": [
      "Edge-map: Optimal performance-driven technology mapping for iterative LUT-based FPGA designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lewis",
        "given": "D."
      },
      {
        "family": "Ahmed",
        "given": "E."
      },
      {
        "family": "Baeckler",
        "given": "G."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceedings of the 13th ACM International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "The Stratix-II routing and logic architecture"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "2"
    ],
    "note": [
      "The Quartus University Interface Program (www.altera.com/education/univ/research/ unv-quip.html)."
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Betz.",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Marquardt",
        "given": "A."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1999-02"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Architecture and CAD for Deep-Submicron FPGAs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cliff",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceedings of the 21st IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "A next generation architecture optimized for high density system level integration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hitchcock",
        "given": "R."
      },
      {
        "family": "Smith",
        "given": "G."
      },
      {
        "family": "Cheng",
        "given": "D."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1983-01"
    ],
    "title": [
      "Timing analysis of computer hardware"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Peck",
        "given": "J."
      },
      {
        "family": "Ding",
        "given": "Y."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of the Fifth International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "RASP: A general logic synthesis system for SRAM-based FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Marquardt",
        "given": "A."
      },
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proceedings of the Seventh International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "A."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Efficient circuit clustering for area and power reduction in FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lamoureaux",
        "given": "J."
      },
      {
        "family": "Wilton",
        "given": "S."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Computer-Aided Design"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "On the interaction between power-aware FPGA CAD algorithms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kirkpatrick",
        "given": "S."
      },
      {
        "family": "Gelatt",
        "given": "C."
      },
      {
        "family": "Vecchi",
        "given": "M."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1983-05"
    ],
    "issue": [
      "20"
    ],
    "title": [
      "Optimization by simulated annealing"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the Seventh International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "VPR: A new packing, placement and routing tool for FPGA research"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Marquardt",
        "given": "A."
      },
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Timing-driven placement for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hutton",
        "given": "M."
      },
      {
        "family": "Betz",
        "given": "V."
      }
    ],
    "citation-number": [
      "13"
    ],
    "date": [
      "Chapter 13",
      "2006"
    ],
    "editor": [
      {
        "given": "Taylor"
      },
      {
        "given": "Francis"
      }
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Electronic Design Automation for Integrated Circuits Handbook"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lam",
        "given": "J."
      },
      {
        "family": "Delosme",
        "given": "J."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1988"
    ],
    "title": [
      "Performance of a new annealing schedule"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "15"
    ],
    "note": [
      "Virtex Family Datasheet (www.xilinx.com)."
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "C."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "RISA: Accurate and efficient placement routability modeling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kong",
        "given": "T."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "A novel net weighting algorithm for timing-driven placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "G."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceedings of the International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Simultaneous timing driven clustering and placement for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sankar",
        "given": "Y."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Trading quality for compile time: Ultra-fast placement for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nag",
        "given": "S.K."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1998-06"
    ],
    "title": [
      "Performance-driven simultaneous placement and routing for FPGAs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "Y.C."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "IRE Transactions on Electronic Computing"
    ],
    "date": [
      "1961-09"
    ],
    "title": [
      "An algorithm for path connections and applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sharma",
        "given": "A."
      },
      {
        "family": "Ebeling",
        "given": "C."
      },
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Architecture-adaptive routability-driven placement for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McMurchie",
        "given": "L."
      },
      {
        "family": "Ebeling",
        "given": "C."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Proceedings of the Fifth International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "PathFinder: A negotiation-based performance-driven router for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hutton",
        "given": "M."
      },
      {
        "family": "Adibsamii",
        "given": "K."
      },
      {
        "family": "Leaver",
        "given": "A."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE Transactions on VLSI"
    ],
    "date": [
      "2003-02"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Adaptive delay estimation for partitioningdriven PLD placement"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Snelgrove",
        "given": "W."
      },
      {
        "family": "Vranesic",
        "given": "Z."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Proceedings of the Canadian Conference on VLSI"
    ],
    "date": [
      "1985-01"
    ],
    "title": [
      "ALTOR: An automatic standard cell layout program"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dunlop",
        "given": "A."
      },
      {
        "family": "Kernighan",
        "given": "B."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1985-01"
    ],
    "title": [
      "A procedure for placement of standard-cell VLSI circuits"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Maidee",
        "given": "M."
      },
      {
        "family": "Ababei",
        "given": "C."
      },
      {
        "family": "Bazargan",
        "given": "K."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Fast timing-driven partitioning-based placement for island style field-programmable gate arrays"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chan",
        "given": "P."
      },
      {
        "family": "Schlag",
        "given": "M."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proceedings of the 11th International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Parallel placement for field-programmable gate arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Shinnerl",
        "given": "J."
      },
      {
        "family": "Xie",
        "given": "M."
      },
      {
        "family": "Kong",
        "given": "T."
      },
      {
        "family": "Yuan",
        "given": "X."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "2005-04"
    ],
    "note": [
      "This page intentionally left blank"
    ],
    "title": [
      "Large-scale circuit placement"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ababei",
        "given": "C."
      },
      {
        "family": "Bazargan",
        "given": "K."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceedings of the of the Reconfigurable Architectures Workshop"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Non-contiguous linear placement for reconfigurable fabrics"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Marquardt",
        "given": "A."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Architecture and CAD for Deep-Submicron FPGAs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Callahan",
        "given": "T.J."
      },
      {
        "family": "Chong",
        "given": "P."
      },
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of the of the International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Fast module mapping and placement for datapaths in FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Callahan",
        "given": "T."
      },
      {
        "family": "Hauser",
        "given": "R."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "The GARP architecture and C compiler"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Emmert",
        "given": "J.M."
      },
      {
        "family": "Bhati",
        "given": "D."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "A methodology for fast FPGA floorplanning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hutchings",
        "given": "B."
      },
      {
        "family": "Hawkins",
        "given": "P.Bellows J."
      },
      {
        "family": "Hemmert",
        "given": "S."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of the of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "A CAD suite for highperformance FPGA design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kasprzyk",
        "given": "N."
      },
      {
        "family": "Koch",
        "given": "A."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proceedings of the International Conference on Reconfigurable Communicationcentric SoCs"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "High-level-language compilation for reconfigurable computers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Koch",
        "given": "A."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Module compaction in FPGA-based regular datapaths"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Koch",
        "given": "A."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Structured design implementation—A strategy for implementing regular datapaths on FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Koch",
        "given": "A."
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "1997"
    ],
    "genre": [
      "CS doctoral thesis, technical,"
    ],
    "publisher": [
      "University of Braunschweig"
    ],
    "title": [
      "Regular Datapaths on Field-Programmable Gate Arrays"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Koch",
        "given": "A."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "On tool integration in high-performance FPGA design flows"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kutzschebauch",
        "given": "T."
      },
      {
        "family": "Stok",
        "given": "L."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Regularity-driven logic synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "J."
      },
      {
        "family": "Lillis",
        "given": "J."
      },
      {
        "family": "Liu",
        "given": "L.T."
      },
      {
        "family": "Cheng",
        "given": "C.K."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "New spectral linear placement and clustering approach"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Neumann",
        "given": "T."
      },
      {
        "family": "Koch",
        "given": "A."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of the International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "A generic library for adaptive computing environments"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nijssen",
        "given": "R."
      },
      {
        "family": "Jess",
        "given": "J."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of the ACM SIGDA Physical Design Workshop"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Two-dimensional datapath regularity extraction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sentovich",
        "given": "E.M."
      },
      {
        "family": "Singh",
        "given": "K.J."
      },
      {
        "family": "Lavagno",
        "given": "L."
      },
      {
        "family": "Moon",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "EECS Memorandum"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "UCB/ERL M92/41"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "SIS: A system for sequential circuit synthesis"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Tessier",
        "given": "R."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings of the International Conference on VLSI"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Frontier: A fast placement system for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Thorns",
        "given": "F."
      }
    ],
    "citation-number": [
      "18"
    ],
    "date": [
      "2003"
    ],
    "genre": [
      "Diploma thesis,"
    ],
    "publisher": [
      "Technical University of Braunschweig"
    ],
    "title": [
      "CLAP—Clustering and placement"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Vi",
        "given": "C.C."
      },
      {
        "family": "Lewis",
        "given": "D."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Area-speed trade-offs for hierarchical field-programmable gate arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wewetzer",
        "given": "C."
      }
    ],
    "citation-number": [
      "20"
    ],
    "date": [
      "2005"
    ],
    "genre": [
      "Diploma thesis,"
    ],
    "publisher": [
      "Technical University of Braunschweig"
    ],
    "title": [
      "A Universal Generator for Logic Circuits on FPGAs"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Ye",
        "given": "A.G."
      }
    ],
    "citation-number": [
      "21"
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "Doctoral thesis,"
    ],
    "publisher": [
      "University of Toronto"
    ],
    "title": [
      "Field-Programmable Gate Array Architectures and Algorithms Optimized for Implementing Datapath Circuits"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Ye",
        "given": "T.T."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Data path placement with regularity"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ye",
        "given": "A.G."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Lewis",
        "given": "D."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Proceedings of the International Conference on Field-Programmable Technology"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Synthesizing datapath circuits for FPGAs with emphasis on area minimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ye",
        "given": "A.G."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Proceedings of the International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Measuring and utilizing the correlation between signal connectivity and signal positioning for FPGAs containing multibit building blocks"
    ],
    "type": "paper-conference"
  },
  {
    "title": [
      "This page intentionally left blank"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Bjesse",
        "given": "P."
      },
      {
        "family": "Claessen",
        "given": "K."
      },
      {
        "family": "Sheeran",
        "given": "M."
      },
      {
        "family": "Singh",
        "given": "S."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "International Conference on Functional Programming (ICFP"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "Lava: Hardware design in Haskell"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pell",
        "given": "O."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Journal of Automated Reasoning"
    ],
    "date": [
      "2006-08"
    ],
    "issue": [
      "1–2"
    ],
    "title": [
      "Verification of FPGA layout generators in higher order logic"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Roxby",
        "given": "P.J."
      },
      {
        "family": "Singh",
        "given": "S."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Field Programmable Logic (FPL"
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "Rapid construction of partial configuration datastreams from high level constructs using JBits"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "S."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Field-Programmable Custom Computing Machines (FCCM"
    ],
    "date": [
      "2000-04"
    ],
    "note": [
      "This page intentionally left blank"
    ],
    "title": [
      "Death of the RLOC"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "literal": "References [1] W. A. Dees, R. J. Smith."
      }
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1981"
    ],
    "title": [
      "Performance of interconnection rip-up and reroute strategies"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Linsker",
        "given": "R."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IBM J. Res. Development"
    ],
    "date": [
      "1984"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "An iterative-improvement penalty-function-driven wire routing system"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Cohn",
        "given": "J."
      },
      {
        "family": "Garrod",
        "given": "D."
      },
      {
        "family": "Rutenbar",
        "given": "R."
      },
      {
        "family": "Carley",
        "given": "L."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Koan/anagram II: New tools for device-level analog placement and routing"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Brown",
        "given": "S."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Vranesic",
        "given": "Z."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "A detailed router for field-programmable gate arrays"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Frankle",
        "given": "J."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1992"
    ],
    "title": [
      "Iterative and adaptive slack allocation for performance-driven layout and FPGA routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Alexander",
        "given": "M.J."
      },
      {
        "family": "Cohoon",
        "given": "J.P."
      },
      {
        "family": "Ganley",
        "given": "J.L."
      },
      {
        "family": "Robins",
        "given": "G."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of the Conference on European Design Automation"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "An architecture-independent approach to FPGA routing based on multi-weighted graphs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Palczewski",
        "given": "M."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1992"
    ],
    "title": [
      "Plane parallel a maze router and its application to FPGAs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "McMurchie",
        "given": "L."
      },
      {
        "family": "Ebeling",
        "given": "C."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the 1995 ACM Third International Symposium on Field-Programmable Gate Arrays Aided Design"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "A negotiation-based performance-driven router for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Borriello",
        "given": "G."
      },
      {
        "family": "Ebeling",
        "given": "C."
      },
      {
        "family": "Hauck",
        "given": "S."
      },
      {
        "family": "Burns",
        "given": "S."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "The triptych FPGA architecture"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Ebeling",
        "given": "C."
      },
      {
        "family": "McMurchie",
        "given": "L."
      },
      {
        "family": "Hauck",
        "given": "S."
      },
      {
        "family": "Burns",
        "given": "S."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Placement and routing tools for the triptych FPGA"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Cronquist",
        "given": "D.C."
      },
      {
        "family": "McMurchie",
        "given": "L."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the Fourth ACM International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Emerald: An architecture-driven tool compiler for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of the Seventh International Workshop on Field-Programmable Logic and Applications"
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "VPR: A new packing, placement and routing tool for FPGA research"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Marquardt",
        "given": "A."
      }
    ],
    "citation-number": [
      "13"
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Architecture and CAD for deep-submicron FPGAs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Betz",
        "given": "V."
      }
    ],
    "citation-number": [
      "14"
    ],
    "title": [
      "The FPGA place-and-route challenge (www.eecg.toronto.edu/vaughn/ challenge/challenge.html"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Dijkstra",
        "given": "E.W."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Numerische Mathematik"
    ],
    "date": [
      "1959-12"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "A note on two problems in connexion with graphs"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Moore",
        "given": "E."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "International Symposium on the Theory of Switching"
    ],
    "date": [
      "1959-04"
    ],
    "title": [
      "The shortest path through a maze"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "C.Y."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IRE Transactions on Electronic Computers"
    ],
    "date": [
      "1961-09"
    ],
    "title": [
      "An algorithm for path connections and its applications"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Nair",
        "given": "R."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1987"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "A simple yet effective technique for global wiring"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Takahashi",
        "given": "H."
      },
      {
        "family": "Matsuyama",
        "given": "A."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Math. Japonica"
    ],
    "date": [
      "1980"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "An approximate solution for the Steiner problem in graphs"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Hart",
        "given": "P."
      },
      {
        "family": "Nilsson",
        "given": "N."
      },
      {
        "family": "Raphael",
        "given": "B."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "IEEE Transactions on Systems Science and Cybernetics"
    ],
    "date": [
      "1968"
    ],
    "title": [
      "A formal basis for the heuristic determination of minimum cost paths"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sharma",
        "given": "A."
      }
    ],
    "citation-number": [
      "21"
    ],
    "date": [
      "2005"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "publisher": [
      "University of Washington"
    ],
    "title": [
      "Place and Route Techniques for FPGA Architecture Advancement"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Swartz",
        "given": "J.S."
      },
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of the ACM/SIGDA Ssixth International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "A fast routability-driven router for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tessier",
        "given": "R.G."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Fifth Canadian Workshop on Field-Programmable Logic"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Negotiated A∗ routing for FPGAs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Tessier",
        "given": "R.G."
      }
    ],
    "citation-number": [
      "24"
    ],
    "date": [
      "1999"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "publisher": [
      "MIT"
    ],
    "title": [
      "Fast Place and Route Approaches for FPGAs"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Sharma",
        "given": "A."
      },
      {
        "family": "Hauck",
        "given": "S."
      },
      {
        "family": "Ebeling",
        "given": "C."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Architecture-adaptive routability-driven placement for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fung",
        "given": "R."
      },
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Chow",
        "given": "W."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer Aided Design"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Simultaneous short-path and long-path timing optimization for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "S."
      },
      {
        "family": "Cheon",
        "given": "Y."
      },
      {
        "family": "Wong",
        "given": "M.D.F."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "A min-cost flow based detailed router for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "S."
      },
      {
        "family": "Wong",
        "given": "M."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Timing-driven routing for FPGAs based on Lagrangian relaxation"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Ozdal",
        "given": "M.M."
      },
      {
        "family": "Wong",
        "given": "M.D.F."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Proceedings of the 2004 IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Simultaneous escape routing and layer assignment for dense PCBs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chan",
        "given": "P.K."
      },
      {
        "family": "Schlag",
        "given": "M.D.F."
      },
      {
        "family": "Ebeling",
        "given": "C."
      },
      {
        "family": "McMurchie",
        "given": "L."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2000-08"
    ],
    "issue": [
      "8"
    ],
    "title": [
      "Distributed-memory parallel routing for field-programmable gate arrays"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Lakamraju",
        "given": "V."
      },
      {
        "family": "Tessier",
        "given": "R."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Proceedings of the 2000 ACM/SIGDA Eighth International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Tolerating operational faults in cluster-based FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "S."
      },
      {
        "family": "Ebeling",
        "given": "C."
      }
    ],
    "citation-number": [
      "32"
    ],
    "date": [
      "2004"
    ],
    "publisher": [
      "IEEE International Conference on Field-Programmable Technology"
    ],
    "title": [
      "QuickRoute: A fast routing algorithm for pipelined architectures"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Mei",
        "given": "B."
      },
      {
        "family": "Vernalde",
        "given": "S."
      },
      {
        "family": "Verkest",
        "given": "D."
      },
      {
        "family": "Man",
        "given": "H.",
        "particle": "De"
      },
      {
        "family": "Lauwereins",
        "given": "R."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Design, Automation and Test in Europe"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Cook",
        "given": "J."
      },
      {
        "family": "Baugh",
        "given": "L."
      },
      {
        "family": "Gottlieb",
        "given": "D."
      },
      {
        "family": "Carter",
        "given": "N."
      }
    ],
    "citation-number": [
      "34"
    ],
    "date": [
      "2003"
    ],
    "publisher": [
      "IEEE International Conference on Field-Programmable Technology"
    ],
    "title": [
      "Mapping computation kernels to clustered programmable reconfigurable processors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "L.-Y."
      },
      {
        "family": "Wang",
        "given": "C.-Y."
      },
      {
        "family": "Huang",
        "given": "P.-J."
      },
      {
        "family": "Chou",
        "given": "C.-C."
      },
      {
        "family": "Jou",
        "given": "J.-Y."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "Proceedings of the 2005 Conference on Asia South Pacific Design Automation"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Communication-driven task binding for multiprocessor with latency insensitive network-on-chip"
    ],
    "type": "paper-conference"
  },
  {
    "title": [
      "This page intentionally left blank"
    ],
    "type": null
  },
  {
    "citation-number": [
      "1"
    ],
    "title": [
      "Altera Quartus II eda"
    ],
    "type": null,
    "url": [
      "http://www.altera.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Alverson",
        "given": "R."
      },
      {
        "family": "Callahan",
        "given": "D."
      },
      {
        "family": "Cummings",
        "given": "D."
      },
      {
        "family": "Koblenz",
        "given": "B."
      },
      {
        "family": "Porterfield",
        "given": "A."
      },
      {
        "family": "Smith",
        "given": "B."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of the 1990 International Conference on Supercomputing"
    ],
    "date": [
      "1990"
    ],
    "title": [
      "The Tera computer system"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "18.6"
    ],
    "pages": [
      "399"
    ],
    "publisher": [
      "Why Isn’t Retiming Ubiquitous?"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Wu",
        "given": "C."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Optimal FPGA mapping and retiming with efficient initial state computation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Leiserson",
        "given": "C."
      },
      {
        "family": "Rose",
        "given": "F."
      },
      {
        "family": "Saxe",
        "given": "J."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Third Caltech Conference On VLSI"
    ],
    "date": [
      "1993-03"
    ],
    "title": [
      "Optimizing synchronous circuitry by retiming"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schmit",
        "given": "H."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Gate Arrays for Custom Computing Machines"
    ],
    "date": [
      "1997-04"
    ],
    "title": [
      "Incremental reconfiguration for pipelined applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "D.P."
      },
      {
        "family": "Brown",
        "given": "S.D."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Tenth ACM International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Integrated retiming and placement for field-programmable gate arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "B.J."
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "1981"
    ],
    "genre": [
      "SPIE Proceedings 298,"
    ],
    "publisher": [
      "Society for Photo-Optical Instrumentation Engineers"
    ],
    "title": [
      "Architecture and applications of the HEP multiprocessor computer system. Advances in laser scanning technology"
    ],
    "type": null
  },
  {
    "citation-number": [
      "8"
    ],
    "note": [
      "Synplify pro (http://www.synplicity.com//products//synplifypro//index.html)."
    ],
    "type": null
  },
  {
    "author": [
      {
        "given": "Synopsys"
      }
    ],
    "citation-number": [
      "9"
    ],
    "title": [
      "Inc. Synopsis FPGA Compiler II"
    ],
    "type": null,
    "url": [
      "http://www.synopsys.com"
    ]
  },
  {
    "author": [
      {
        "family": "Tsu",
        "given": "W."
      },
      {
        "family": "Macy",
        "given": "K."
      },
      {
        "family": "Joshi",
        "given": "A."
      },
      {
        "family": "Huang",
        "given": "R."
      },
      {
        "family": "Walker",
        "given": "N."
      },
      {
        "family": "Tung",
        "given": "T."
      },
      {
        "family": "Rowhani",
        "given": "O."
      },
      {
        "family": "George",
        "given": "V."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1999-02"
    ],
    "title": [
      "HSRA: High-speed, hierarchical synchronous reconfigurable array"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tullsen",
        "given": "D.M."
      },
      {
        "family": "Eggers",
        "given": "S.J."
      },
      {
        "family": "Levy",
        "given": "H.M."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings 22nd Annual International Symposium on Computer Architecture"
    ],
    "date": [
      "1995-06"
    ],
    "title": [
      "Simultaneous multi-threading: Maximizing on-chip parallelism"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Weaver",
        "given": "N."
      },
      {
        "family": "Hauser",
        "given": "J."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Twelfth International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "The SFRA: A corner-turn FPGA architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Weaver",
        "given": "N."
      },
      {
        "family": "Markovskiy",
        "given": "Y."
      },
      {
        "family": "Patel",
        "given": "Y."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Eleventh ACM International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Postplacement C-slow retiming for the Xilinx-Virtex FPGA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Intel"
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2002-08"
    ],
    "issue": [
      "3"
    ],
    "note": [
      "This page intentionally left blank"
    ],
    "title": [
      "The Intel IXP network processor"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "Virtex Data Sheet, Xilinx, Inc"
    ],
    "title": [
      "Inc"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Guccione",
        "given": "S.A."
      },
      {
        "family": "Levi",
        "given": "D."
      },
      {
        "family": "Sundararajan",
        "given": "P."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Second Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD"
    ],
    "date": [
      "1999-09"
    ],
    "location": [
      "Laurel, MD"
    ],
    "title": [
      "JBits: A Java-based interface for reconfigurable computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lechner",
        "given": "E."
      },
      {
        "family": "Guccione",
        "given": "S.A."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of the Seventh International Workshop on Field-Programmable Logic and Applications"
    ],
    "date": [
      "1997-09"
    ],
    "title": [
      "The Java environment for reconfigurable computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Xilinx",
        "given": "Inc"
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "2004-10-20"
    ],
    "title": [
      "XAPP151: Virtex Series Configuration Architecture User Guide (version 1.7"
    ],
    "type": null,
    "url": [
      "http://direct.xilinx.com/bvdocs/appnotes/xapp151.pdf),"
    ]
  },
  {
    "author": [
      {
        "family": "Alfke",
        "given": "P."
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "1997-11-24"
    ],
    "title": [
      "FPGA Configuration Guidelines (version 1.1"
    ],
    "type": null,
    "url": [
      "http://direct.xilinx.com/bvdocs/"
    ]
  },
  {
    "author": [
      {
        "family": "Xilinx",
        "given": "Inc"
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "Inc"
    ],
    "title": [
      "XC6200 Field-Programmable Gate Arrays, Xilinx"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proceedings of the Seventh International Workshop on Field-Programmable Logic and Applications"
    ],
    "date": [
      "1997-09"
    ],
    "title": [
      "VPR: A new packing, placement, and routing tool for FPGA research"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Xilinx",
        "given": "Inc"
      }
    ],
    "citation-number": [
      "8"
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "Xilinx Inc"
    ],
    "title": [
      "JBits 2.8 SDK for Virtex"
    ],
    "type": "book"
  },
  {
    "title": [
      "This page intentionally left blank"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Amerson",
        "given": "R."
      },
      {
        "family": "Carter",
        "given": "R."
      },
      {
        "family": "Culbertson",
        "given": "W."
      },
      {
        "family": "Kuekes",
        "given": "P."
      },
      {
        "family": "Snider",
        "given": "G."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "Teramac—configurable custom computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Amerson",
        "given": "R."
      },
      {
        "family": "Carter",
        "given": "R."
      },
      {
        "family": "Culbertson",
        "given": "W."
      },
      {
        "family": "Kuekes",
        "given": "P."
      },
      {
        "family": "Snider",
        "given": "G."
      },
      {
        "family": "Albertson",
        "given": "L."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of ACM Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Plasma: An FPGA for million gate systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Marquardt",
        "given": "A."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Architecture and CAD for Deep-Submicron FPGAs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Choy",
        "given": "C."
      },
      {
        "family": "Cheung",
        "given": "T."
      },
      {
        "family": "Wong",
        "given": "K."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1996-04"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Incremental layout placement modification algorithm"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Cabral",
        "given": "L."
      },
      {
        "family": "Aude",
        "given": "J."
      },
      {
        "family": "Maculan",
        "given": "N."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "TDR: A distributed-memory parallel routing algorithm for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Callahan",
        "given": "T."
      },
      {
        "family": "Chong",
        "given": "P."
      },
      {
        "family": "Dehon",
        "given": "A."
      },
      {
        "family": "Wawrynek",
        "given": "J."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of ACM Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Fast module mapping and placement for datapaths in FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chan",
        "given": "P."
      },
      {
        "family": "Schlag",
        "given": "M.D.F."
      },
      {
        "family": "Ebeling",
        "given": "C."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2000-08"
    ],
    "issue": [
      "8"
    ],
    "title": [
      "Distributed-memory parallel routing for fieldprogrammable gate arrays"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Y."
      },
      {
        "family": "Wong",
        "given": "D.F."
      },
      {
        "family": "Wong",
        "given": "C.K."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "1996-01"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Universal switch modules for FPGA design"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Huang",
        "given": "R."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Hardware-assisted fast routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gehring",
        "given": "S."
      },
      {
        "family": "Ludwig",
        "given": "S."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings of ACM Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Fast integrated tools for circuit design with FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Haldar",
        "given": "M."
      },
      {
        "family": "Nayak",
        "given": "M.A."
      },
      {
        "family": "Choudhary",
        "given": "A."
      },
      {
        "family": "Banerjee",
        "given": "P."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the Great Lakes Symposium on VLSI"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Parallel algorithms for FPGA placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mulpuri",
        "given": "C."
      },
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of ACM Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Runtime and quality trade-offs in FPGA placement and routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sankar",
        "given": "Y."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of ACM Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Trading quality for compile time: Ultra-fast placement for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "D."
      },
      {
        "family": "Brown",
        "given": "S."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Incremental placement for layout-driven optimizations on FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Swartz",
        "given": "J."
      },
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of the ACM Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "A fast routability-driven router for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tessier",
        "given": "R."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Proceedings of the Canadian Workshop on Field-Programmable Devices"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Negotiated A* routing for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tessier",
        "given": "R."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "2002-04"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Fast placement approaches for FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Wilton",
        "given": "S."
      }
    ],
    "citation-number": [
      "18"
    ],
    "date": [
      "1997"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "publisher": [
      "University of Toronto"
    ],
    "title": [
      "Architecture and Algorithms for Field-Programmable Gate Arrays with Embedded Memory"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Wrighton",
        "given": "M."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceedings of the ACM Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Hardware-assisted simulated annealing with application for fast FPGA placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Xu",
        "given": "Y."
      },
      {
        "family": "Kalid",
        "given": "M.A.S."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proceedings of the International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "QPF: Efficient quadratic placement for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "title": [
      "This page intentionally left blank"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Bellows",
        "given": "P."
      },
      {
        "family": "Hutchings",
        "given": "B.L."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1998-04"
    ],
    "title": [
      "JHDL—An HDL for reconfigurable systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Catanzaro",
        "given": "B."
      },
      {
        "family": "Nelson",
        "given": "B."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "2005-04"
    ],
    "title": [
      "Higher radix floating-point representations for FPGA-based arithmetic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Culbertson",
        "given": "W."
      },
      {
        "family": "Amerson",
        "given": "R."
      },
      {
        "family": "Carter",
        "given": "R."
      },
      {
        "family": "Kuekes",
        "given": "P."
      },
      {
        "family": "Snider",
        "given": "G."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1996-04"
    ],
    "title": [
      "Exploring architectures for volume visualization on the Teramac custom computer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dandalis",
        "given": "A."
      },
      {
        "family": "Prasanna",
        "given": "V.K."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceedings 6th International Workshop on Field-Programmable Logic and Applications"
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "Fast parallel implementation of DFT using configurable devices. Field-programmable logic: Smart applications, new paradigms, and compilers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dick",
        "given": "C.H."
      },
      {
        "family": "Harris",
        "given": "F."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings 6th International Workshop on Field-Programmable Logic and Applications"
    ],
    "date": [
      "1996"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "FIR filtering with FPGAs using quadrature sigma-delta modulation encoding. Field-programmable logic: Smart applications, new paradigms, and compilers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dick",
        "given": "C."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "ACM/SIGDA International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1996-02"
    ],
    "title": [
      "Computing the discrete Fourier transform on FPGA-based systolic arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eldredge",
        "given": "J.G."
      },
      {
        "family": "Hutchings",
        "given": "B.L."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1994-04"
    ],
    "title": [
      "Density enhancement of a neural network using FPGAs and runtime reconfiguration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Graham",
        "given": "P."
      },
      {
        "family": "Nelson",
        "given": "B."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "ACM/SIGDA International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1998-02"
    ],
    "title": [
      "FPGA-based sonar processing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hadley",
        "given": "J.D."
      },
      {
        "family": "Hutchings",
        "given": "B.L."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1995-04"
    ],
    "title": [
      "Design methodologies for partially reconfigured systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hemmert",
        "given": "S."
      },
      {
        "family": "Hutchings",
        "given": "B."
      },
      {
        "family": "Malvi",
        "given": "A."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "An application-specific compiler for highspeed binary image morphology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hudson",
        "given": "R."
      },
      {
        "family": "Lehn",
        "given": "D."
      },
      {
        "family": "Athanas",
        "given": "P."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1998-04"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "A runtime reconfigurable engine for image interpolation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hutchings",
        "given": "B.L."
      },
      {
        "family": "Bellows",
        "given": "P."
      },
      {
        "family": "Hawkins",
        "given": "J."
      },
      {
        "family": "Hemmert",
        "given": "S."
      },
      {
        "family": "Nelson",
        "given": "B."
      },
      {
        "family": "Rytting",
        "given": "M."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1999-04"
    ],
    "title": [
      "A CAD suite for high-performance FPGA design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hutchings",
        "given": "B.L."
      },
      {
        "family": "Franklin",
        "given": "R."
      },
      {
        "family": "Carver",
        "given": "D."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "2002-04"
    ],
    "location": [
      "IEEE"
    ],
    "title": [
      "Assisting network intrusion detection with reconfigurable hardware"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hutchings",
        "given": "B.L."
      },
      {
        "family": "Wirthlin",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Field-Programmable Logic and Applications"
    ],
    "date": [
      "1995-08"
    ],
    "title": [
      "Implementation approaches for reconfigurable logic applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ligon",
        "given": "W.B.",
        "suffix": "III"
      },
      {
        "family": "McMillan",
        "given": "S."
      },
      {
        "family": "Monn",
        "given": "G."
      },
      {
        "family": "Schoonover",
        "given": "K."
      },
      {
        "family": "Stivers",
        "given": "F."
      },
      {
        "family": "Underwood",
        "given": "K.D."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "A re-evaluation of the practicality of floating-point operations on FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "King",
        "given": "W.E."
      },
      {
        "family": "Drayer",
        "given": "T.H."
      },
      {
        "family": "Conners",
        "given": "R.W."
      },
      {
        "family": "Araman",
        "given": "P."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1996-04"
    ],
    "title": [
      "Using MORPH in an industrial machine vision system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kung",
        "given": "H.T."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1982"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Why Systolic Architectures?"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Kung",
        "given": "S.Y."
      }
    ],
    "citation-number": [
      "18"
    ],
    "date": [
      "1988"
    ],
    "publisher": [
      "VLSI Array Processors, Prentice-Hall"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Moeller",
        "given": "T."
      },
      {
        "family": "Martinez",
        "given": "D.R."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1999-04"
    ],
    "title": [
      "Field-programmable gate array based radar front-end digital signal processing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Panneerselvam",
        "given": "G."
      },
      {
        "family": "Graumann",
        "given": "P.J.W."
      },
      {
        "family": "Turner",
        "given": "L.E."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Fifth International Workshop on Field-Programmable Logic and Applications"
    ],
    "date": [
      "1995-09"
    ],
    "title": [
      "Implementation of fast Fourier transforms and discrete cosine transforms in FPGAs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Petersen",
        "given": "R.J."
      }
    ],
    "citation-number": [
      "21"
    ],
    "date": [
      "1995"
    ],
    "genre": [
      "Master’s thesis,"
    ],
    "publisher": [
      "Brigham Young University"
    ],
    "title": [
      "An Assessment of the Suitability of Reconfigurable Systems for Digital Signal Processing"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Roesler",
        "given": "E."
      },
      {
        "family": "Nelson",
        "given": "B."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of the 12th International Workshop on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2002-08"
    ],
    "title": [
      "Novel optimizations for hardware floating-point units in a modern FPGA architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shirazi",
        "given": "N."
      },
      {
        "family": "Athanas",
        "given": "P.M."
      },
      {
        "family": "Abbott",
        "given": "A.L."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Fifth International Workshop on Field-Programmable Logic and Applications"
    ],
    "date": [
      "1995-09"
    ],
    "title": [
      "Implementation of a 2D fast Fourier transform on an FPGA-based custom computing machine"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Shirazi",
        "given": "N."
      },
      {
        "family": "Walters",
        "given": "A."
      },
      {
        "family": "Athanas",
        "given": "P."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1995-04"
    ],
    "title": [
      "Quantitative analysis of floating point arithmetic on FPGA-based custom computing machines"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Slade",
        "given": "A."
      },
      {
        "family": "Nelson",
        "given": "B."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2003-04"
    ],
    "title": [
      "Reconfigurable computing application frameworks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Turner",
        "given": "L.E."
      },
      {
        "family": "Graumann",
        "given": "P.J.W."
      },
      {
        "family": "Gibb",
        "given": "S.G."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Fifth International Workshop on Field-Programmable Logic and Applications"
    ],
    "date": [
      "1995-09"
    ],
    "title": [
      "Bit-serial FIR filters with CSD coefficients for FPGAs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Underwood",
        "given": "K."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Proceedings of the ACM/SIGDA 12th International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "FPGAs vs. CPUs: Trends in peak floating-point performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vuillemin",
        "given": "J.E."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Lecture Notes in Computer Science"
    ],
    "date": [
      "1994"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "On computing power. Programming languages and system architectures"
    ],
    "type": "article-journal",
    "volume": [
      "781"
    ]
  },
  {
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1995-04"
    ],
    "editor": [
      {
        "family": "Wirthlin",
        "given": "M.J."
      },
      {
        "family": "Hutchings",
        "given": "B.L."
      }
    ],
    "title": [
      "A dynamic instruction set computer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wirthlin",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "Journal of VLSI Signal Processing"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Constant coefficient multiplication using look-up tables"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Atasu",
        "given": "K."
      },
      {
        "family": "Dimond",
        "given": "R."
      },
      {
        "family": "Mencer",
        "given": "O."
      },
      {
        "family": "Luk",
        "given": "W."
      },
      {
        "family": "Ozturan",
        "given": "C."
      },
      {
        "family": "Dundar",
        "given": "G."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceedings of Design, Automation and Test in Europe Conference"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "Optimizing instruction-set extensible processors under data bandwidth constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Constantinides",
        "given": "G.A."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Perturbation analysis for word-length optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dimond",
        "given": "R."
      },
      {
        "family": "Mencer",
        "given": "O."
      },
      {
        "family": "Luk",
        "given": "W."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEE Proceedings on Computers and Digital Techniques"
    ],
    "date": [
      "2006-05"
    ],
    "title": [
      "Application-specific customisation of multithreaded soft processors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "D."
      },
      {
        "family": "Gaffar",
        "given": "A.Abdul"
      },
      {
        "family": "Cheung",
        "given": "R.C.C."
      },
      {
        "family": "Mencer",
        "given": "O."
      },
      {
        "family": "Luk",
        "given": "W."
      },
      {
        "family": "Constantinides",
        "given": "G.A."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2006-10"
    ],
    "title": [
      "Accuracy guaranteed bit-width optimization"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Leonard",
        "given": "J."
      },
      {
        "family": "Magione-Smith",
        "given": "W."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of the International Workshop on Field-Programmable Logic and Applications"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "A case study of partially evaluated hardware circuits: Key-specific DES"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Markatos",
        "given": "E.P."
      },
      {
        "family": "Antonatos",
        "given": "S."
      },
      {
        "family": "Polychronakis",
        "given": "M."
      },
      {
        "family": "Anagnostakis",
        "given": "K.G."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of IASTED International Conference on Communication and Computer Networks"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Exclusionbased signature matching for intrusion detection"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McKeever",
        "given": "S."
      },
      {
        "family": "Luk",
        "given": "W."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Formal Aspects of Computing"
    ],
    "date": [
      "2006-06"
    ],
    "title": [
      "Provably-correct hardware compilation tools based on pass separation techniques"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "McKeever",
        "given": "S."
      },
      {
        "family": "Luk",
        "given": "W."
      },
      {
        "family": "Derbyshire",
        "given": "A."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the 36th IEEE Hawaii International Conference on System Sciences"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Towards verifying parametrised hardware libraries with relative placement information"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McKeever",
        "given": "S."
      },
      {
        "family": "Luk",
        "given": "W."
      },
      {
        "family": "Derbyshire",
        "given": "A."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings of International Conference on Formal Methods in Computer-Aided Design, LNCS 2517"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Compiling hardware descriptions with relative placement information for parameterised libraries"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mencer",
        "given": "O."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2006-08"
    ],
    "title": [
      "ASC: A stream compiler for computing with FPGAs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Patterson",
        "given": "C."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "High performance DES encryption in Virtex FPGAs using JBits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pell",
        "given": "O."
      },
      {
        "family": "Luk",
        "given": "W."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of the International Workshop on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Compiling higher-order polymorphic hardware descriptions into parametrised VHDL libraries with flexible placement information"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pell",
        "given": "O."
      },
      {
        "family": "Luk",
        "given": "W."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the International Conference on Reconfigurable Computing and FPGAs"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Quartz: A framework for correct and efficient reconfigurable design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Susanto",
        "given": "K.W."
      },
      {
        "family": "Melham",
        "given": "T."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Journal of Supercomputing"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Formally analyzed dynamic synthesis of hardware"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Alippi",
        "given": "C."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "7"
    ],
    "title": [
      "Randomized algorithms: A system-level poly-time analysis of robust computation"
    ],
    "type": "article-journal",
    "volume": [
      "51"
    ]
  },
  {
    "author": [
      {
        "family": "Aho",
        "given": "A.V."
      },
      {
        "family": "Sethi",
        "given": "R."
      },
      {
        "family": "D",
        "given": "J."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "1986"
    ],
    "location": [
      "Compilers"
    ],
    "publisher": [
      "Principles, Techniques and Tools, Addison-Wesley"
    ],
    "title": [
      "Ullman"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Booth",
        "given": "A.D."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Quarterly Journal Mechanical Applications of Mathematics"
    ],
    "date": [
      "1951"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "A signed binary multiplication technique"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Benedetti",
        "given": "A."
      },
      {
        "family": "Perona",
        "given": "P."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceedings of the 34th Asilomar Conference on Signals, Systems and Computers"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Bit-width optimization for configurable DSPs by multiinterval analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cantin",
        "given": "M.-A."
      },
      {
        "family": "Savaria",
        "given": "Y."
      },
      {
        "family": "Lavoie",
        "given": "P."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "An automatic word length determination method"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cantin",
        "given": "M.-A."
      },
      {
        "family": "Savaria",
        "given": "Y."
      },
      {
        "family": "Lavoie",
        "given": "P."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "A comparison of automatic word length optimization procedures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Constantinides",
        "given": "G.A."
      },
      {
        "family": "Cheung",
        "given": "P.Y.K."
      },
      {
        "family": "Luk",
        "given": "W."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEE Electronics Letters"
    ],
    "date": [
      "1999-11"
    ],
    "issue": [
      "23"
    ],
    "title": [
      "Truncation noise in fixed-point SFGs"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Constantinides",
        "given": "G.A."
      },
      {
        "family": "Cheung",
        "given": "P.Y.K."
      },
      {
        "family": "Luk",
        "given": "W."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2001-04"
    ],
    "title": [
      "The multiple wordlength paradigm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Constantinides",
        "given": "G.A."
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "publisher": [
      "University of London"
    ],
    "title": [
      "High-level Synthesis and Wordlength Optimization for Digital Signal Processing Systems"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Constantinides",
        "given": "G.A."
      },
      {
        "family": "Cheung",
        "given": "P.Y.K."
      },
      {
        "family": "Luk",
        "given": "W."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2002-04"
    ],
    "title": [
      "Optimum wordlength allocation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Constantinides",
        "given": "G.A."
      },
      {
        "family": "Cheung",
        "given": "P.Y.K."
      },
      {
        "family": "Luk",
        "given": "W."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Synthesis of saturation arithmetic architectures"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Constantinides",
        "given": "G.A."
      },
      {
        "family": "Cheung",
        "given": "P.Y.K."
      },
      {
        "family": "Luk",
        "given": "W."
      }
    ],
    "citation-number": [
      "12"
    ],
    "date": [
      "2004"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Synthesis and Optimization of DSP Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "M."
      },
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Precis: A design-time precision analysis tool"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "M."
      },
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Automated least-significant bit datapath optimization for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "A",
        "given": "G."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "ACM Transactions on Design Automation for Electronic Systems"
    ],
    "date": [
      "2006-01"
    ],
    "title": [
      "Constantinides. wordlength optimization for differentiable nonlinear systems"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Constantinides",
        "given": "G.A."
      },
      {
        "family": "Woeginger",
        "given": "G.J."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Applied Mathematics Letters"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "The complexity of multiple wordlength assignment"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "DeMicheli",
        "given": "G."
      }
    ],
    "citation-number": [
      "17"
    ],
    "date": [
      "1994"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Synthesis and Optimization of Digital Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Fiore",
        "given": "P.D."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceedings of the IEEE Workshop on Signal Processing Systems"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Lazy rounding"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fang",
        "given": "C."
      },
      {
        "family": "Chen",
        "given": "T."
      },
      {
        "family": "Rutenbar",
        "given": "R."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Floating-point error analysis based on affine arithmetic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hwang",
        "given": "J."
      },
      {
        "family": "Milne",
        "given": "B."
      },
      {
        "family": "Shirazi",
        "given": "N."
      },
      {
        "family": "Stroomer",
        "given": "J."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Processing Field Programmable Logic"
    ],
    "date": [
      "2001"
    ],
    "editor": [
      {
        "family": "Woods",
        "given": "R."
      },
      {
        "family": "Brebner",
        "given": "G."
      }
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "System level tools for DSP in FPGAs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hwang",
        "given": "K."
      }
    ],
    "citation-number": [
      "21"
    ],
    "date": [
      "1979"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Computer Arithmetic: Principles, Architecture and Design"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "22"
    ],
    "date": [
      "1986"
    ],
    "title": [
      "IEEE Standard for Binary Floating-point Arithmetic (ANSI/IEEE Standard 991"
    ],
    "type": null
  },
  {
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Synthesis (IEEE Standard 1076.6"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "IEEE Standard for VHDL Register Transfer Level (RTL"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Inacio",
        "given": "C."
      },
      {
        "family": "Ombres",
        "given": "D."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1996-09"
    ],
    "issue": [
      "9"
    ],
    "title": [
      "The DSP decision: Fixed point or floating?"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "S."
      },
      {
        "family": "Kum",
        "given": "K."
      },
      {
        "family": "Sung",
        "given": "W."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems II"
    ],
    "date": [
      "1998-11"
    ],
    "issue": [
      "11"
    ],
    "title": [
      "Fixed-point optimization utility for C and C++ based digital signal processing programs"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Kotz",
        "given": "S."
      },
      {
        "family": "Nadarajah",
        "given": "S."
      }
    ],
    "citation-number": [
      "26"
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "Imperial College Press"
    ],
    "title": [
      "Extreme Value Distributions: Theory and Applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kum",
        "given": "K.-I."
      },
      {
        "family": "Sung",
        "given": "W."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2001-08"
    ],
    "issue": [
      "8"
    ],
    "title": [
      "Combined wordlength optimization and high-level synthesis of digital signal processing systems"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "D.-U."
      },
      {
        "family": "Gaffar",
        "given": "A."
      },
      {
        "family": "Cheung",
        "given": "R."
      },
      {
        "family": "Mencer",
        "given": "O."
      },
      {
        "family": "Luk",
        "given": "W."
      },
      {
        "family": "Constantinides",
        "given": "G.A."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Accuracy guaranteed bit-width optimization"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "B."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "IEEE Transactions on Circuit Theory"
    ],
    "date": [
      "1971"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "Effect of finite word length on the accuracy of digital filters—A review"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Levy",
        "given": "H."
      },
      {
        "family": "Low",
        "given": "D.W."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "Journal of Algorithms"
    ],
    "date": [
      "1988"
    ],
    "title": [
      "A contraction algorithm for finding small cycle cutsets"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Lehtinen",
        "given": "V."
      },
      {
        "family": "Renfors",
        "given": "M."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Proceedings of the European Signal Processing Conference"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Truncation noise analysis of noise shaping DSP systems with application to CIC decimators"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mitra",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "32"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Digital Signal Processing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Neumann",
        "given": "J.",
        "particle": "von"
      },
      {
        "family": "Goldstine",
        "given": "H.H."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Bulletin of the American Mathematics Society"
    ],
    "date": [
      "1947"
    ],
    "title": [
      "Numerical inverting of matrices of high order"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Ozer",
        "given": "E."
      },
      {
        "family": "Nisbet",
        "given": "A."
      },
      {
        "family": "Gregg",
        "given": "D."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Proceedings of the International Conference on Compiler Construction"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Stochastic bit-width approximation using extreme value theory for customizable processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Oppenheim",
        "given": "A.V."
      },
      {
        "family": "Schafer",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "35"
    ],
    "date": [
      "1975"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Digital Signal Processing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Oppenheim",
        "given": "A.V."
      },
      {
        "family": "Weinstein",
        "given": "C.J."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "IEEE Proceedings"
    ],
    "date": [
      "1972"
    ],
    "issue": [
      "8"
    ],
    "title": [
      "Effects of finite register length in digital filtering and the fast fourier transform"
    ],
    "type": "article-journal",
    "volume": [
      "60"
    ]
  },
  {
    "author": [
      {
        "family": "Sung",
        "given": "W."
      },
      {
        "family": "Kum",
        "given": "K."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "IEEE Transactions on Signal Processing"
    ],
    "date": [
      "1995-12"
    ],
    "issue": [
      "12"
    ],
    "title": [
      "Simulation-based wordlength optimization method for fixedpoint digital signal processing systems"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Sedra",
        "given": "A.S."
      },
      {
        "family": "Smith",
        "given": "K.C."
      }
    ],
    "citation-number": [
      "38"
    ],
    "date": [
      "1991"
    ],
    "publisher": [
      "Saunders"
    ],
    "title": [
      "Microelectronic Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Turing",
        "given": "A."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "Quarterly Journal of Mechanics"
    ],
    "date": [
      "1948"
    ],
    "title": [
      "Rounding-off errors in matrix processes"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Wadekar",
        "given": "S.A."
      },
      {
        "family": "Parker",
        "given": "A.C."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Design"
    ],
    "date": [
      "1998-10"
    ],
    "note": [
      "This page intentionally left blank"
    ],
    "title": [
      "Accuracy sensitive wordlength selection for algorithm optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "References [1] Xilinx, Inc."
      },
      {
        "family": "White",
        "given": "S.A."
      },
      {
        "family": "Mintzer",
        "given": "L."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE ASSP Magazine",
      "Journal of VLSI Signal Processing"
    ],
    "date": [
      "2006-01",
      "1989-07",
      "1993"
    ],
    "genre": [
      "(http://www.xilinx.com/appnotes/theory1.pdf),"
    ],
    "issue": [
      "3"
    ],
    "note": [
      "3"
    ],
    "title": [
      "The Role of Distributed Arithmetic in FPGA-based Signal Processing, Xilinx, Inc",
      "Applications of distributed arithmetic to digital signal processing: A tutorial review",
      "FIR filters with field-programmable gate arrays"
    ],
    "type": "article-journal",
    "volume": [
      "6",
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Roslin",
        "given": "G."
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "1995"
    ],
    "genre": [
      "Xilinx white paper,"
    ],
    "title": [
      "A guide to using field-programmable gate arrays (FPGAs) for applicationspecific digital signal processing performance"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Wolf",
        "given": "W."
      }
    ],
    "citation-number": [
      "5"
    ],
    "collection-title": [
      "Modern Semiconductor Design Series"
    ],
    "date": [
      "2004"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "FPGA-based System Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Xilinx",
        "given": "Inc"
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "2005-11"
    ],
    "title": [
      "Spartan-3E FPGA Family: Complete Data Sheet, DS312 (v2.0"
    ],
    "type": null,
    "url": [
      "http://"
    ]
  },
  {
    "author": [
      {
        "family": "Calhoun",
        "given": "B."
      },
      {
        "family": "Honore",
        "given": "F."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2004-05"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "A leakage reduction methodology for distributed MTCMOS"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Grover",
        "given": "R."
      },
      {
        "family": "Shang",
        "given": "W."
      },
      {
        "family": "Li",
        "given": "Q."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the 10th ACM International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2002-02"
    ],
    "title": [
      "A faster distributed arithmetic architecture for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Woods",
        "given": "R."
      },
      {
        "family": "Trainor",
        "given": "D."
      },
      {
        "family": "Heron",
        "given": "J.-P."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "January/March 1998"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Applying an XC6200 to real-time image processing"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "literal": "References [1] J. R. Cavallaro, F. T. Luk."
      }
    ],
    "container-title": [
      "Journal of Parallel and Distributed Computing"
    ],
    "date": [
      "1988"
    ],
    "title": [
      "CORDIC arithmetic for an SVD processor"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Cavallaro",
        "given": "J.R."
      },
      {
        "family": "Luk",
        "given": "F.T."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors"
    ],
    "date": [
      "1988-10"
    ],
    "title": [
      "Floating-point CORDIC for matrix computations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "L.W."
      },
      {
        "family": "Lee",
        "given": "S.W."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Transactions on Signal Processing"
    ],
    "date": [
      "1991-11"
    ],
    "issue": [
      "11"
    ],
    "title": [
      "Systolic arrays for the discrete Hartley transform"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "W.H."
      },
      {
        "family": "Smith",
        "given": "C.H."
      },
      {
        "family": "Fralick",
        "given": "S.C."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Transactions on Communications C-25"
    ],
    "date": [
      "1977-09"
    ],
    "title": [
      "A fast computational algorithm for the discrete cosine Transform"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Research",
        "given": "Cray"
      }
    ],
    "citation-number": [
      "5"
    ],
    "title": [
      "Cray XD1 Supercomputer"
    ],
    "type": null,
    "url": [
      "http://www.cray.com/products/xd1/"
    ]
  },
  {
    "author": [
      {
        "family": "Dawid",
        "given": "H."
      },
      {
        "family": "Meyer",
        "given": "H."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1996-03"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "The differential CORDIC algorithm: Constant scale factor redundant implementation without correcting iterations"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Lange",
        "given": "A.A.J.",
        "particle": "de"
      },
      {
        "family": "Hoeven",
        "given": "A.J.",
        "particle": "van der"
      },
      {
        "family": "Deprettere",
        "given": "E.F."
      },
      {
        "family": "Bu",
        "given": "J."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Symposium on Circuits and Systems"
    ],
    "date": [
      "1988-06"
    ],
    "title": [
      "An optimal floatingpoint pipeline CMOS CORDIC processor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Delsme",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing 2"
    ],
    "date": [
      "1983"
    ],
    "title": [
      "VLSI implementation of rotations in pseudo-Euclidean spaces"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Deprettere",
        "given": "E."
      },
      {
        "family": "Dewilde",
        "given": "P."
      },
      {
        "family": "Udo",
        "given": "R."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings of the ICASSP’"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "84,"
    ],
    "title": [
      "Pipelined CORDIC architectures for fast VLSI filtering and array processing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Despain",
        "given": "A.M."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE Transactions on Computers C-28"
    ],
    "date": [
      "1979-05"
    ],
    "title": [
      "Very fast Fourier transform algorithms for hardware implementation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Despain",
        "given": "A.M."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1974-10"
    ],
    "title": [
      "Fourier transform computers using CORDIC iterations"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Dick",
        "given": "C."
      },
      {
        "family": "Harris",
        "given": "F."
      },
      {
        "family": "Rice",
        "given": "M."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Journal of VLSI Signal Processing"
    ],
    "date": [
      "2004-01"
    ],
    "editor": [
      {
        "family": "Woods",
        "given": "R."
      },
      {
        "family": "Tessier",
        "given": "R."
      }
    ],
    "note": [
      "Special Issue on Field-Programmable Logic"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "FPGA implementation of carrier phase synchronization for QAM demodulators"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ercegovac",
        "given": "D."
      },
      {
        "family": "Lang",
        "given": "T."
      }
    ],
    "citation-number": [
      "13"
    ],
    "date": [
      "2004"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Digital Arithmetic"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Haller",
        "given": "B."
      },
      {
        "family": "Gotze",
        "given": "J."
      },
      {
        "family": "Cavallaro",
        "given": "J."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of the International Conference on Application-Specific Systems, Arthictectures and Processors"
    ],
    "date": [
      "1997-07"
    ],
    "title": [
      "Efficient implementation of rotation operations for high-performance QRD-RLS filtering"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Haviland",
        "given": "G.H."
      },
      {
        "family": "Tuszinsky",
        "given": "A.A."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1980-02"
    ],
    "title": [
      "A CORDIC arithmetic processor chip"
    ],
    "type": "article-journal",
    "volume": [
      "c-29(2"
    ]
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "Y.H."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE Transactions on Signal Processing"
    ],
    "date": [
      "1992-07"
    ],
    "title": [
      "The quantization effects of the CORDIC algorithm"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "X."
      },
      {
        "family": "Bass",
        "given": "S.C."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "1993-05"
    ],
    "title": [
      "A neglected error source in the CORDIC algorithm"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "X."
      },
      {
        "family": "Bass",
        "given": "S.C."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceedings of the IEEE ISCAS"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "A neglected error source in the CORDIC algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "X."
      },
      {
        "family": "Garber",
        "given": "R.G."
      },
      {
        "family": "Bass",
        "given": "S.C."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1991-01"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Expanding the range of convergence of the CORDIC algorithm"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1992-08"
    ],
    "issue": [
      "8"
    ],
    "title": [
      "Constant-factor redundant CORDIC for angle calculation and rotation"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Liao",
        "given": "Y.H."
      },
      {
        "family": "Liao",
        "given": "H.E."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "IEEE Transactions on Signal Processing"
    ],
    "date": [
      "1992-04"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "CALF: A CORDIC adaptive lattice filter"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "given": "Mathworks"
      }
    ],
    "citation-number": [
      "22"
    ],
    "title": [
      "The"
    ],
    "type": null,
    "url": [
      "http://www.mathworks.com/."
    ]
  },
  {
    "author": [
      {
        "family": "Mengali",
        "given": "U."
      },
      {
        "family": "D’Andrea",
        "given": "A.N."
      }
    ],
    "citation-number": [
      "23"
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "Plenum Press"
    ],
    "title": [
      "Synchronization Techniques for Digital Receivers"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Mia",
        "given": "J."
      },
      {
        "family": "Parhi",
        "given": "K.K."
      },
      {
        "family": "Deprettere",
        "given": "E.F."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE Fourth International Conference on Signal Processing"
    ],
    "date": [
      "1998-10"
    ],
    "title": [
      "Pipelined implementation of CORDIC-based QRD-MVDR adaptive beamforming"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Muller",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1985-09"
    ],
    "title": [
      "Discrete basis and computation of elementary functions"
    ],
    "type": "article-journal",
    "volume": [
      "C-34(9"
    ]
  },
  {
    "author": [
      {
        "family": "Parhami",
        "given": "B."
      }
    ],
    "citation-number": [
      "26"
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "title": [
      "Computer Arithmetic: Algorithms and Hardware Designs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Parhi",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "27"
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "John Wiley"
    ],
    "title": [
      "VLSI Digital Signal Processing Systems Design and Implementation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Park",
        "given": "S.Y."
      },
      {
        "family": "Cho",
        "given": "N.I."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems"
    ],
    "date": [
      "2004-03"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Fixed-point error analysis of CORDIC processor based on the Variance Propagation Formula"
    ],
    "type": "article-journal",
    "volume": [
      "51"
    ]
  },
  {
    "author": [
      {
        "family": "Proakis",
        "given": "J.G."
      },
      {
        "family": "Salehi",
        "given": "M."
      }
    ],
    "citation-number": [
      "29"
    ],
    "date": [
      "1994"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Communication Systems Engineering"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rader",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "IEEE Signal Processing Magazine"
    ],
    "date": [
      "1996-07"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "VLSI systolic arrays for adaptive nulling"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Sung",
        "given": "T.Y."
      },
      {
        "family": "Hu",
        "given": "Y.H."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "IEEE Transactions on Aerospace and Electronic Systems AES"
    ],
    "date": [
      "1987-03"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Parallel VLSI implementation of Kalman filter"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Takagi",
        "given": "N."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1991-09"
    ],
    "issue": [
      "9"
    ],
    "title": [
      "Redundant CORDIC methods with a constant scale factor for sine and cosine computation"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Timmerman",
        "given": "D.H."
      },
      {
        "family": "Hosticka",
        "given": "B.J."
      },
      {
        "family": "Rix",
        "given": "B."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Integration, the VLSI Journal"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "A new addition scheme and fast scaling factor compensation methods for CORDIC algorithms"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Timmerman",
        "given": "D.H."
      },
      {
        "family": "Hosticka",
        "given": "B.J."
      },
      {
        "family": "Schmidt",
        "given": "G."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1991-09"
    ],
    "issue": [
      "9"
    ],
    "title": [
      "A programmable CORDIC chip for digital signal processing applications"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Volder",
        "given": "J.E."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "IRE Transactions on Electronic Computers"
    ],
    "date": [
      "1959-09"
    ],
    "title": [
      "The CORDIC trigonometric computing technique"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Walther",
        "given": "J.S."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "AFIPS Spring Joint Computer Conference"
    ],
    "date": [
      "1971"
    ],
    "title": [
      "A unified algorithm for the elementary functions"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "citation-number": [
      "37"
    ],
    "genre": [
      "Spartan-3E Datasheet,"
    ],
    "publisher": [
      "/Data+Sheets/FPGA+Device+Families/ Spartan-3E"
    ],
    "title": [
      "Xilinx Inc"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/xlnx/xweb/xil_publications_display.jsp?iLanguageID=1&category="
    ]
  },
  {
    "author": [
      {
        "family": "Amdahl",
        "given": "G."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceedings of the AFIPS Spring Joint Computer Conference"
    ],
    "date": [
      "1967"
    ],
    "title": [
      "Validity of the single processor approach to achieving large-scale computing capabilities"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Burns",
        "given": "J."
      },
      {
        "family": "Donlin",
        "given": "A."
      },
      {
        "family": "Hogg",
        "given": "J."
      },
      {
        "family": "Singh",
        "given": "S."
      },
      {
        "family": "Wit",
        "given": "M.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of the Symposium on FPGA-Based Custom Computing Machines"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "A dynamic reconfiguration runtime system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Buttazzo",
        "given": "G."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Hard Real-time Computing Systems: Predictable Scheduling Algorithms and Applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chappell",
        "given": "S."
      },
      {
        "family": "Sullivan",
        "given": "C."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceedings of Workshop on Reconfigurable Computing and Applications"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Handel-C for co-processing and co-design of field programmable system on chip"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chatha",
        "given": "K."
      },
      {
        "family": "Vemuri",
        "given": "R."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Design Automation for Embedded Systems"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "3–4"
    ],
    "title": [
      "An iterative algorithm for partitioning, hardware design space exploration and scheduling of hardware-software systems"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Compton",
        "given": "K."
      },
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "ACM Computing Surveys"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Reconfigurable computing: A survey of systems and software"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "given": "CriticalBlue"
      }
    ],
    "citation-number": [
      "7"
    ],
    "type": null,
    "url": [
      "http://www.criticalblue.com."
    ]
  },
  {
    "author": [
      {
        "family": "Eles",
        "given": "P."
      },
      {
        "family": "Peng",
        "given": "Z."
      },
      {
        "family": "Kuchchinski",
        "given": "K."
      },
      {
        "family": "Doboli",
        "given": "A."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Design Automation for Embedded Systems"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "System level hardware/software partitioning based on simulated annealing and tabu search"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Enzler",
        "given": "R."
      },
      {
        "family": "Jeger",
        "given": "T."
      },
      {
        "family": "Cottet",
        "given": "D."
      },
      {
        "family": "Troster",
        "given": "G."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Lecture Notes in Computer Science 1896"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "High-level area and performance estimation of hardware building blocks on FPGAs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Ernst",
        "given": "R."
      },
      {
        "family": "Henkel",
        "given": "J."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings of the International Workshop on Hardware/Software Codesign"
    ],
    "date": [
      "1992"
    ],
    "title": [
      "Hardware-software codesign of embedded controllers based on hardware extraction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gajski",
        "given": "D."
      },
      {
        "family": "Vahid",
        "given": "F."
      },
      {
        "family": "Narayan",
        "given": "S."
      },
      {
        "family": "Gong",
        "given": "J."
      }
    ],
    "citation-number": [
      "11"
    ],
    "date": [
      "1994"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Specification and Design of Embedded Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gilmore",
        "given": "P.C."
      },
      {
        "family": "Gomory",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Operations Research"
    ],
    "date": [
      "1966"
    ],
    "title": [
      "The theory and computation of knapsack functions"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Glover",
        "given": "F."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Operations Research Society of America Journal on Computing"
    ],
    "date": [
      "1989"
    ],
    "title": [
      "Tabu search, part I"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Grotker",
        "given": "T."
      },
      {
        "family": "Liao",
        "given": "S."
      },
      {
        "family": "Martin",
        "given": "G."
      },
      {
        "family": "Swan",
        "given": "S."
      }
    ],
    "citation-number": [
      "14"
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "System Design with System C"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "R."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of the European Design Automation Conference"
    ],
    "date": [
      "1992"
    ],
    "title": [
      "System-level synthesis using re-programmable components"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Henkel",
        "given": "J."
      },
      {
        "family": "Ernst",
        "given": "R."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "A hardware/software partitioner using a dynamically determined granularity"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kirkpatrick",
        "given": "S."
      },
      {
        "family": "Gelatt",
        "given": "C."
      },
      {
        "family": "Vecchi",
        "given": "M."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1983-05"
    ],
    "issue": [
      "4598"
    ],
    "title": [
      "Optimization by simulated annealing"
    ],
    "type": "article-journal",
    "volume": [
      "220"
    ]
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "Y."
      },
      {
        "family": "Henkel",
        "given": "J."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "A framework for estimation and minimizing energy dissipation of embedded HW/SW systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lysecky",
        "given": "R."
      },
      {
        "family": "Stitt",
        "given": "G."
      },
      {
        "family": "Vahid",
        "given": "F."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Warp processors"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Martello",
        "given": "S."
      },
      {
        "family": "Toth",
        "given": "P."
      }
    ],
    "citation-number": [
      "20"
    ],
    "date": [
      "1990"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Knapsack Problems: Algorithms and Computer Implementations"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "21"
    ],
    "title": [
      "Poseidon Design Systems, Inc"
    ],
    "type": null,
    "url": [
      "http://www.poseidon-systems.com/index.htm."
    ]
  },
  {
    "author": [
      {
        "family": "Schrijver",
        "given": "A."
      }
    ],
    "citation-number": [
      "22"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Theory of Linear and Integer Programming"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Stitt",
        "given": "G."
      },
      {
        "family": "Vahid",
        "given": "F."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "New decompilation techniques for binary-level co-processor generation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Suzuki",
        "given": "K."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Efficient software performance estimation methods for hardware/software codesign"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vahid",
        "given": "F."
      },
      {
        "family": "Gajski",
        "given": "D."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Incremental hardware estimation during hardware/software functional partitioning"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Vahid",
        "given": "F."
      },
      {
        "family": "Gajski",
        "given": "D."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1992"
    ],
    "title": [
      "Specification partitioning for system design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Compiler",
        "given": "X.P.R.E.S."
      }
    ],
    "citation-number": [
      "27"
    ],
    "type": null,
    "url": [
      "http://www.tensilica.com/products/xpres.htm."
    ]
  },
  {
    "author": [
      {
        "literal": "References [1] V. R. Algazi, R. R. Estes."
      }
    ],
    "container-title": [
      "Applications of Digital Image Processing XVIII, SPIE Proceedings 2564"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "Analysis-based coding of image transform and subband coefficients"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "2"
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "WildStar Reference Manual, Annapolis Microsystems"
    ],
    "title": [
      "Annapolis Microsystems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Benkrid",
        "given": "A."
      },
      {
        "family": "Crookes",
        "given": "D."
      },
      {
        "family": "Benkrid",
        "given": "K."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2001-04"
    ],
    "title": [
      "Design and implementation of generic 2D biorthogonal discrete wavelet transform on an FPGA"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Carraeu",
        "given": "M."
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "1207-12-07"
    ],
    "title": [
      "Hubble Servicing Mission: Hubble is fitted with a new “eye"
    ],
    "type": null,
    "url": [
      "http://www.chron.com/content/interactive/space/missions/sts-103/hubble/archive/"
    ]
  },
  {
    "author": [
      {
        "family": "Chakrabarti",
        "given": "C.M."
      },
      {
        "family": "Vishwanath",
        "given": "M."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE Transactions on Signal Processing"
    ],
    "date": [
      "1995-03"
    ],
    "title": [
      "Efficient realization of the discrete and continuous wavelet transforms: From single chip implementations to mappings in SIMD array computers"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Chakrabarti",
        "given": "C.M."
      },
      {
        "family": "Vishwanath",
        "given": "M."
      },
      {
        "family": "Owens",
        "given": "R.M."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Journal of VLSI Signal Processing"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Architectures for wavelet transforms: A survey"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Cormen",
        "given": "T."
      },
      {
        "family": "Leiserson",
        "given": "C."
      },
      {
        "family": "Rivest",
        "given": "R."
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Introduction to Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Fry",
        "given": "T.W."
      }
    ],
    "citation-number": [
      "8"
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "Master’s thesis,"
    ],
    "location": [
      "Seattle"
    ],
    "publisher": [
      "University of Washington"
    ],
    "title": [
      "Hyper Spectral Image Compression on Reconfigurable Platforms"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Gonzalez",
        "given": "R.C."
      },
      {
        "family": "Woods",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "1993"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Digital Image Processing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Graps",
        "given": "A."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE Computational Science and Engineering"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "An introduction to wavelets"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Owen",
        "given": "T."
      },
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "citation-number": [
      "11"
    ],
    "date": [
      "2002"
    ],
    "genre": [
      "Technical report UWEETR-2002–2007,"
    ],
    "location": [
      "Seattle"
    ],
    "publisher": [
      "Department of Electrical Engineering, University of Washington"
    ],
    "title": [
      "Arithmetic Compression on SPITH Encoded Images"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Parhi",
        "given": "K.K."
      },
      {
        "family": "Nishitani",
        "given": "T."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "VLSI architectures for discrete wavelet transforms"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Ritter",
        "given": "J."
      },
      {
        "family": "Molitor",
        "given": "P."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "ACM/SIGDA Ninth International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2001-02"
    ],
    "title": [
      "A pipelined architecture for partitioned DWT based lossy image compression using FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Said",
        "given": "A."
      },
      {
        "family": "Pearlman",
        "given": "W.A."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems for Video Technology"
    ],
    "date": [
      "1996-06"
    ],
    "title": [
      "A new fast and efficient image codec based on set partitioning in hierarchical trees"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Said",
        "given": "A."
      },
      {
        "family": "Pearlman",
        "given": "W.A."
      }
    ],
    "citation-number": [
      "15"
    ],
    "title": [
      "SPIHT image compression: Properties of the method"
    ],
    "type": null,
    "url": [
      "http://www.cipr.rpi.edu/research/SPIHT/spiht1.html."
    ]
  },
  {
    "author": [
      {
        "family": "Sava",
        "given": "H."
      },
      {
        "family": "Fleury",
        "given": "M."
      },
      {
        "family": "Downton",
        "given": "A.C."
      },
      {
        "family": "Clark",
        "given": "A."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE Proceedings Part 1 (Vision, Image and Signal Processing"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "Parallel pipeline implementations of wavelet transforms"
    ],
    "type": "article-journal",
    "volume": [
      "144"
    ]
  },
  {
    "author": [
      {
        "family": "Shapiro",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Transactions on Signal Processing"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "12"
    ],
    "title": [
      "Embedded image coding using zero trees of wavelet coefficients"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Sweldens",
        "given": "W."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Wavelet Applications in Signal and Image Processing"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "The Lifting Scheme: A new philosophy in biorthogonal wavelet constructions"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "given": "N.A.S.A."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "The EOS Data and Information System (EOS-DIS"
    ],
    "pages": [
      "5–1"
    ],
    "title": [
      "TERRA: The EOS flagship"
    ],
    "type": "chapter",
    "url": [
      "http://terra.nasa.gov/Brochure/Sect"
    ]
  },
  {
    "author": [
      {
        "family": "Valens",
        "given": "C."
      }
    ],
    "citation-number": [
      "20"
    ],
    "title": [
      "A really friendly guide to wavelets"
    ],
    "type": null,
    "url": [
      "http://perso.wanadoo.fr/polyvalens/"
    ]
  },
  {
    "author": [
      {
        "family": "Vishwanath",
        "given": "M."
      },
      {
        "family": "Owens",
        "given": "R.M."
      },
      {
        "family": "Irwin",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems, Part"
    ],
    "date": [
      "1995-05"
    ],
    "title": [
      "VLSI architectures for the discrete wavelet transform"
    ],
    "type": "article-journal",
    "volume": [
      "II"
    ]
  },
  {
    "author": [
      {
        "family": "Xilinx",
        "given": "Inc"
      }
    ],
    "citation-number": [
      "22"
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "Inc"
    ],
    "title": [
      "The Programmable Logic Data Book, Xilinx"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "23"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "Inc"
    ],
    "title": [
      "Inc. Serial Distributed Arithmetic FIR Filter, Xilinx"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Professor William H",
        "given": "Acknowledgments I.",
        "particle": "would like to acknowledge"
      },
      {
        "family": "Athanas",
        "given": "P.M."
      },
      {
        "family": "Silverman",
        "given": "H.F."
      }
    ],
    "container-title": [
      "References",
      "IEEE Computer"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "Mangione-Smith for permission to integrate publications on the Mojave project into this chapter",
      "Processor reconfiguration through instruction-set metamorphosis"
    ],
    "type": "article-journal",
    "volume": [
      "1",
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Eldredge",
        "given": "J.G."
      },
      {
        "family": "Hutchings",
        "given": "B.L."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Journal of VLSI Signal Processing"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Run-time reconfiguration: A method for enhancing the functional density of SRAM-based FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Villasenor",
        "given": "J."
      },
      {
        "family": "Mangione-Smith",
        "given": "W.H."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Scientific American"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Configurable computing"
    ],
    "type": "article-journal",
    "volume": [
      "276"
    ]
  },
  {
    "author": [
      {
        "family": "Mirsky",
        "given": "E."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "MATRIX: A reconfigurable computing architecture with configurable instruction distribution and deployable resources"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Razdan",
        "given": "R."
      },
      {
        "family": "Smith",
        "given": "M.D."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of the 27th Annual International Symposium on Microarchitecture"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "172–180,"
    ],
    "title": [
      "A high-performance microarchitecture with hardwareprogrammable functional units"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Estrin",
        "given": "G."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of the Western Joint Computer Conference"
    ],
    "date": [
      "1960"
    ],
    "title": [
      "Organization of computer systems—the fixed plus variable structure computer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shand",
        "given": "M."
      },
      {
        "family": "Vuillemin",
        "given": "J."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proceedings of the Symposium on Computer Arithmetic"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "Fast implementations of RSA cryptography"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tse",
        "given": "K.W."
      },
      {
        "family": "Yuk",
        "given": "T.I."
      },
      {
        "family": "Chan",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of International Symposium on Field-Programmable Logic and Applications"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "Implementation of the data encryption standard algorithm with FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Leonard",
        "given": "J."
      },
      {
        "family": "Mangione-Smith",
        "given": "W.H."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "151–160"
    ],
    "title": [
      "A case study of partially evaluated hardware circuits: Key-specific DES"
    ],
    "type": "paper-conference",
    "volume": [
      "1304"
    ]
  },
  {
    "author": [
      {
        "family": "Athanas",
        "given": "P.M."
      },
      {
        "family": "Abbott",
        "given": "A.L."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "Real-time image processing on a custom computing platform"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Eldredge",
        "given": "J.G."
      },
      {
        "family": "Hutchings",
        "given": "B.L."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "Density enhancement of a neural network using FPGAs and run-time reconfiguration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eldredge",
        "given": "J.G."
      },
      {
        "family": "Hutchings",
        "given": "B.L."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of the Custom Integrated Circuits Conference"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "RRANN: The run-time reconfiguration artificial neural network"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schoner",
        "given": "B."
      },
      {
        "family": "Jones",
        "given": "C."
      },
      {
        "family": "Villasenor",
        "given": "J."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "Issues in wireless coding using run-timereconfigurable FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chou",
        "given": "C."
      },
      {
        "family": "Mohanakrishnan",
        "given": "S."
      },
      {
        "family": "Evans",
        "given": "J.B."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of the Fourth International Conference on Signal Processing Applications and Technology"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "80–88,"
    ],
    "title": [
      "FPGA implementation of digital filters"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Estrin",
        "given": "G."
      },
      {
        "family": "Bussell",
        "given": "B."
      },
      {
        "family": "Turn",
        "given": "R."
      },
      {
        "family": "Bibb",
        "given": "J."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE Transactions on Electronic Computers"
    ],
    "date": [
      "1963-12"
    ],
    "title": [
      "Parallel processing in a restructurable computer system"
    ],
    "type": "article-journal",
    "volume": [
      "EC-12(5):747–755"
    ]
  },
  {
    "author": [
      {
        "family": "Estrin",
        "given": "G."
      },
      {
        "family": "Turn",
        "given": "R."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE Transactions on Electronic Computers"
    ],
    "date": [
      "1963-12"
    ],
    "title": [
      "Automatic assignment of computations in a variable structure computer system"
    ],
    "type": "article-journal",
    "volume": [
      "EC-12(6):755–773"
    ]
  },
  {
    "author": [
      {
        "family": "Wirthlin",
        "given": "M.J."
      },
      {
        "family": "Hutchings",
        "given": "B.L."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings of the 1997 ACM Fifth International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Improving functional density through run-time constant propagation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "P."
      },
      {
        "family": "Leone",
        "given": "M."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceedings of Programming Language Design and Implementation"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Optimizing ML with run-time code generation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Engler",
        "given": "D.R."
      },
      {
        "family": "Proebsting",
        "given": "T.A."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceedings of the Sixth International Symposium on Architectural Support for Programming Languages and Operating Systems"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "DCG: An efficient, retargetable dynamic code generation system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Massalin",
        "given": "H."
      }
    ],
    "citation-number": [
      "20"
    ],
    "date": [
      "1992"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "publisher": [
      "Columbia University, Department of Computer Science"
    ],
    "title": [
      "Synthesis: An Efficient Implementation of Fundamental Operating System Services"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Mangione-Smith",
        "given": "W.H."
      },
      {
        "family": "Hutchings",
        "given": "B."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proceedings of the Reconfigurable Architectures Workshop"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Configurable computing: The road ahead"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bertin",
        "given": "P."
      },
      {
        "family": "Touati",
        "given": "H."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "1994-04"
    ],
    "title": [
      "PAM programming environments: Practice and experience"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cho",
        "given": "Y.H."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Thirty-fourth IEEE Asilomar Conference on Signals, Systems, and Computers"
    ],
    "date": [
      "2000-10"
    ],
    "title": [
      "Optimized automatic target recognition algorithm on scalable Myrinet/field programmable array nodes"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chia",
        "given": "K.N."
      },
      {
        "family": "Kim",
        "given": "H.J."
      },
      {
        "family": "Lansing",
        "given": "S."
      },
      {
        "family": "Mangione-Smith",
        "given": "W.H."
      },
      {
        "family": "Villasenor",
        "given": "J."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration Systems"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Highperformance automatic target recognition through data-specific very large scale integration"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Villasenor",
        "given": "J."
      },
      {
        "family": "Schoner",
        "given": "B."
      },
      {
        "family": "Chia",
        "given": "K.N."
      },
      {
        "family": "Zapata",
        "given": "C."
      },
      {
        "family": "Kim",
        "given": "H.J."
      },
      {
        "family": "Jones",
        "given": "C."
      },
      {
        "family": "Lansing",
        "given": "S."
      },
      {
        "family": "Mangione-Smith",
        "given": "W.H."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1996-04"
    ],
    "title": [
      "Configurable computing solutions for automatic target recognition"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sivilotti",
        "given": "R."
      },
      {
        "family": "Cho",
        "given": "Y."
      },
      {
        "family": "Cohen",
        "given": "D."
      },
      {
        "family": "Su",
        "given": "W."
      },
      {
        "family": "Bray",
        "given": "B."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "1998-04"
    ],
    "title": [
      "Scalable network based FPGA accelerators for an automatic target recognition application"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sivilotti",
        "given": "R."
      },
      {
        "family": "Cho",
        "given": "Y."
      },
      {
        "family": "Su",
        "given": "W."
      },
      {
        "family": "Scalable",
        "given": "D.Cohen"
      },
      {
        "given": "Network-connected"
      }
    ],
    "citation-number": [
      "27"
    ],
    "date": [
      "1998-05"
    ],
    "genre": [
      "Myricom technical report,"
    ],
    "title": [
      "Reconfigurable, Hardware Accelerators for an Automatic-Target-Recognition Application"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Sivilotti",
        "given": "R."
      },
      {
        "family": "Cho",
        "given": "Y."
      },
      {
        "family": "Su",
        "given": "W."
      },
      {
        "family": "Cohen",
        "given": "D."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "DARPA ACS PI meeting slide presentation"
    ],
    "date": [
      "1997-11"
    ],
    "title": [
      "Myricom’s FPGA-based Approach to ATR/SLD"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sivilotti",
        "given": "R."
      },
      {
        "family": "Cho",
        "given": "Y."
      },
      {
        "family": "Su",
        "given": "W."
      },
      {
        "family": "Cohen",
        "given": "D."
      }
    ],
    "citation-number": [
      "29"
    ],
    "date": [
      "1997-10"
    ],
    "title": [
      "Production-quality, LANai-4-based quad-FPGA-node VME boards"
    ],
    "type": null,
    "url": [
      "http://www.myri.com/research/darpa/97a-fpga.html,"
    ]
  },
  {
    "citation-number": [
      "612"
    ],
    "title": [
      "Chapter 28 I Automatic Target Recognition Systems on Reconfigurable Devices"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Seitz",
        "given": "C.L."
      }
    ],
    "citation-number": [
      "30"
    ],
    "date": [
      "1997-03"
    ],
    "title": [
      "Tactical network and multicomputer technology"
    ],
    "type": null,
    "url": [
      "http://www.myri.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Seitz",
        "given": "C.L."
      }
    ],
    "citation-number": [
      "31"
    ],
    "date": [
      "research/darpa/ 96summary.html, July 1996"
    ],
    "title": [
      "Two-level-multicomputer project: Summary"
    ],
    "type": null,
    "url": [
      "http://www.myri.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Athas",
        "given": "W.C."
      },
      {
        "family": "Seitz",
        "given": "L."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1988"
    ],
    "title": [
      "Multicomputers: Message-passing concurrent computers"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Shand",
        "given": "M."
      },
      {
        "family": "Vullemin",
        "given": "J."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Proceedings of 11th Symposium on Computer Arithmetic"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "Fast implementations of RSA cryptography"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eldredge",
        "given": "J.G."
      },
      {
        "family": "Hutchings",
        "given": "B.L."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Proceedings of the IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "RRANN: The run-time reconfiguration artificial neural network"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Xilinx",
        "given": "Inc"
      }
    ],
    "citation-number": [
      "35"
    ],
    "date": [
      "2006-07-13"
    ],
    "publisher": [
      "Xilinx, Inc"
    ],
    "title": [
      "RAM-based Shift Register v9.0, LogiCORE Datasheet"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cormen",
        "given": "T.H."
      },
      {
        "family": "Leiserson",
        "given": "C.E."
      },
      {
        "family": "Rivest",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "1990"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Introduction to Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Larrabee",
        "given": "T."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1992-01"
    ],
    "title": [
      "Test pattern generation using Boolean satisfiability"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Biere",
        "given": "A."
      },
      {
        "family": "Cimatti",
        "given": "A."
      },
      {
        "family": "Clarke",
        "given": "E.M."
      },
      {
        "family": "Zhu",
        "given": "Y."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of the Workshop on Tools and Algorithms for Analysis and Construction of Systems (TACAS) 1579, LNCS"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Symbolic model checking without BDDs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "A."
      },
      {
        "family": "Ganai",
        "given": "M."
      },
      {
        "family": "Wang",
        "given": "C."
      },
      {
        "family": "Yang",
        "given": "Z."
      },
      {
        "family": "Ashar",
        "given": "P."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Learning from BDDs in SAT-based bounded model checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "M."
      },
      {
        "family": "Putnam",
        "given": "H."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Journal of the ACM"
    ],
    "date": [
      "1960"
    ],
    "title": [
      "A computing procedure for quantification theory"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Marques-Silva",
        "given": "J.P."
      },
      {
        "family": "Sakallah",
        "given": "K.A."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1999-05"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "GRASP: A search algorithm for propositional satisfiability"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Bayardo",
        "given": "R.J.",
        "suffix": "Jr."
      },
      {
        "family": "Schrag",
        "given": "R.C."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proceedings of the 14th International Conference on Artificial Intelligence"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Using CSP look-back techniques to solve realworld SAT instances"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goldberg",
        "given": "E."
      },
      {
        "family": "Novikov",
        "given": "Y."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Design, Automation and Test in Europe"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "BerkMin: A fast and robust SAT-solver"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Moskewicz",
        "given": "M.W."
      },
      {
        "family": "Madigan",
        "given": "C.F."
      },
      {
        "family": "Zhao",
        "given": "Y."
      },
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings of the 38th Design Automation Conference"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Chaff: Engineering an efficient SAT solver"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhong",
        "given": "P."
      },
      {
        "family": "Martonosi",
        "given": "M."
      },
      {
        "family": "Ashar",
        "given": "P."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1999-06"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "Using configurable computing to accelerate Boolean satisfiability"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Zhong",
        "given": "P."
      },
      {
        "family": "Ashar",
        "given": "P."
      },
      {
        "family": "Malik",
        "given": "S."
      },
      {
        "family": "Martonosi",
        "given": "M."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the 35th Design and Automation Conference"
    ],
    "date": [
      "1998-06"
    ],
    "title": [
      "Using reconfigurable computing techniques to accelerate problems in the CAD domain: A case study with Boolean satisfiability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhong",
        "given": "P."
      },
      {
        "family": "Martonosi",
        "given": "M."
      },
      {
        "family": "Ashar",
        "given": "P."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1998-04"
    ],
    "title": [
      "Accelerating Boolean satisfiability with configurable hardware"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhong",
        "given": "P."
      },
      {
        "family": "Martonosi",
        "given": "M."
      },
      {
        "family": "Ashar",
        "given": "P."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the Eighth International Workshop on Field-Programmable Logic and Applications: From FPGAs to Computing Paradigms"
    ],
    "date": [
      "1998-08"
    ],
    "title": [
      "Solving Boolean satisfiability with dynamic hardware configurations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhong",
        "given": "P."
      },
      {
        "family": "Martonosi",
        "given": "M."
      },
      {
        "family": "Ashar",
        "given": "P."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEE Proceedings on Computer and Digital Techniques"
    ],
    "date": [
      "2000-05"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "FPGA-based SAT solver architecture with nearzero synthesis and layout overhead"
    ],
    "type": "article-journal",
    "volume": [
      "147"
    ]
  },
  {
    "author": [
      {
        "family": "Skliarova",
        "given": "I."
      },
      {
        "family": "Ferrari",
        "given": "A.B."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2004-11"
    ],
    "issue": [
      "11"
    ],
    "title": [
      "Reconfigurable hardware SAT solvers: A survey of systems"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Yokoo",
        "given": "M."
      },
      {
        "family": "Suyama",
        "given": "T."
      },
      {
        "family": "Sawada",
        "given": "H."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Proceedings of the Second International Conference on Principles and Practice of Constraint Programming"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Solving satisfiability problems using fieldprogrammable gate arrays: First results"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Suyama",
        "given": "T."
      },
      {
        "family": "Yokoo",
        "given": "M."
      },
      {
        "family": "Sawada",
        "given": "H."
      },
      {
        "family": "Nagoya",
        "given": "A."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Solving satisfiability problems using reconfigurable computing"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Suyama",
        "given": "T."
      },
      {
        "family": "Yokoo",
        "given": "M."
      },
      {
        "family": "Nagoya",
        "given": "A."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceedings of the Fifth International Conference on Principles and Practice of Constraint Programming"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Solving satisfiability problems on FPGAs using experimental unit propagation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Suyama",
        "given": "T."
      },
      {
        "family": "Yokoo",
        "given": "M."
      },
      {
        "family": "Sawada",
        "given": "H."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceedings of the 31st Hawaii International Conference on System Sciences 7"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Solving satisfiability problems using logic synthesis and reconfigurable hardware"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sousa",
        "given": "J.",
        "particle": "de"
      },
      {
        "family": "Marques-Silva",
        "given": "J.P."
      },
      {
        "family": "Abramovici",
        "given": "M."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proceedings of the Ninth IEEE International Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "A configware/software approach to SAT solving"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Skliarova",
        "given": "I."
      },
      {
        "family": "Ferrari",
        "given": "A.B."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2004-04"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "A software/reconfigurable hardware SAT solver"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Gu",
        "given": "J."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE Transactions on Systems, Man, and Cybernetics"
    ],
    "date": [
      "1993-07"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Local search for satisfiability (SAT) problem"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "H."
      },
      {
        "family": "Stickel",
        "given": "M."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Proceedings of the Fourth International Symposium on Artificial Intelligence and Mathematics"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "An efficient algorithm for unit-propagation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "H."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Proceedings of the International Conference on Automated Deduction"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "SATO: An efficient propositional prover"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Proceedings of the Eighth International Conference on Computer-Aided Deduction; Proceedings of 14th Conference on Computer-Aided Verification"
    ],
    "date": [
      "2002-07"
    ],
    "title": [
      "The quest for efficient Boolean satisfiability solvers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "DATE2003"
    ],
    "date": [
      "2003-03"
    ],
    "title": [
      "Validating SAT solvers using an independent resolution-based checker: Practical implementations and other applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Aloul",
        "given": "F.A."
      },
      {
        "family": "Ramani",
        "given": "A."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Sakallah",
        "given": "K.A."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2003-09"
    ],
    "issue": [
      "9"
    ],
    "title": [
      "Solving difficult instances of Boolean satisfiability in the presence of symmetry"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Darga",
        "given": "P.T."
      },
      {
        "family": "Liffiton",
        "given": "M.H."
      },
      {
        "family": "Sakallah",
        "given": "K.A."
      },
      {
        "family": "Markov",
        "given": "I.L."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proceedings of the 41st IEEE/ACM Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Exploiting structure in symmetry detection for CNF"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Oh",
        "given": "Y."
      },
      {
        "family": "Mneimneh",
        "given": "M.N."
      },
      {
        "family": "Andraus",
        "given": "Z.S."
      },
      {
        "family": "Sakallah",
        "given": "K.A."
      },
      {
        "family": "Markov",
        "given": "I.L."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Proceedings of the 41st IEEE/ACM Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "AMUSE: A minimally-unsatisfiable subformula extractor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "A."
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "Mentor Graphics Corp"
    ],
    "title": [
      "VirtualWires: A Technology for Massive Multi-FPGA Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Babb",
        "given": "J."
      },
      {
        "family": "Tessier",
        "given": "R."
      },
      {
        "family": "Dahl",
        "given": "M."
      },
      {
        "family": "Hanano",
        "given": "S."
      },
      {
        "family": "Hoki",
        "given": "D."
      },
      {
        "family": "Agarwal",
        "given": "A."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1997-06"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "Logic emulation with virtual wires"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Butts",
        "given": "M."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "1995-05"
    ],
    "title": [
      "Future directions of dynamically reprogrammable systems"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "C."
      },
      {
        "family": "Kuusilinna",
        "given": "K."
      },
      {
        "family": "Richards",
        "given": "B."
      },
      {
        "family": "Broderson",
        "given": "R."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "ACM/SIGDA International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2003-02"
    ],
    "title": [
      "Implementation of BEE: A real-time, large-scale hardware emulation engine"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hauck",
        "given": "S."
      },
      {
        "family": "Borriello",
        "given": "G."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "ACM/SIGDA International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1995-02"
    ],
    "title": [
      "Logic partition orderings for multi-FPGA systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hauck",
        "given": "S."
      },
      {
        "family": "Borriello",
        "given": "G."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1997-08"
    ],
    "issue": [
      "8"
    ],
    "title": [
      "An evaluation of bipartitioning techniques"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1998-04"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "The role of FPGAs in reprogrammable systems"
    ],
    "type": "article-journal",
    "volume": [
      "86"
    ]
  },
  {
    "author": [
      {
        "family": "Hauck",
        "given": "S."
      },
      {
        "family": "Agarwal",
        "given": "A."
      }
    ],
    "citation-number": [
      "8"
    ],
    "date": [
      "1996"
    ],
    "genre": [
      "Technical report,"
    ],
    "publisher": [
      "Department of ECE, Northwestern University"
    ],
    "title": [
      "Software Technologies for Reconfigurable Systems"
    ],
    "type": "report"
  },
  {
    "citation-number": [
      "9"
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "VirtuaLogic VLE Emulation System Manual"
    ],
    "title": [
      "IKOS Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Jones",
        "given": "D."
      },
      {
        "family": "Lewis",
        "given": "D."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "1995-05"
    ],
    "title": [
      "A time-multiplexed FPGA architecture for logic emulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krupnova",
        "given": "H."
      },
      {
        "family": "Saucier",
        "given": "G."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2000-08"
    ],
    "title": [
      "FPGA-based emulation: Industrial and custom prototyping solutions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kudlugi",
        "given": "M."
      },
      {
        "family": "Hassoun",
        "given": "S."
      },
      {
        "family": "Selvidge",
        "given": "C."
      },
      {
        "family": "Pryor",
        "given": "D."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2001-06"
    ],
    "title": [
      "A transaction-based unified simulation/emulation architecture for functional verification"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kudlugi",
        "given": "M."
      },
      {
        "family": "Tessier",
        "given": "R."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2002-11"
    ],
    "issue": [
      "11"
    ],
    "title": [
      "Static scheduling and multidomain circuits for fast functional verification"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "J."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1997-01"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Prototyping the M68060 for concurrent verification"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Kuon",
        "given": "I."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2006-02"
    ],
    "title": [
      "Measuring the gap between FPGAs and ASICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kwon",
        "given": "Y."
      },
      {
        "family": "Kyung",
        "given": "C."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2005-09"
    ],
    "issue": [
      "9"
    ],
    "title": [
      "Performance-driven event-based synchronization for multi-FPGA simulation accelerator with event time-multiplexing bus"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Landman",
        "given": "B."
      },
      {
        "family": "Russo",
        "given": "R."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1971-12"
    ],
    "issue": [
      "12"
    ],
    "title": [
      "On a pin versus block relationship for partitioning of logic graphs"
    ],
    "type": "article-journal",
    "volume": [
      "C20"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "C."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "IRE Transactions on Electronic Computers"
    ],
    "date": [
      "1961-09"
    ],
    "title": [
      "An algorithm for path connections and its applications"
    ],
    "type": "article-journal",
    "volume": [
      "EC-10(2"
    ]
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "J."
      },
      {
        "family": "Cheng",
        "given": "C.-K."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "IEEE Workshop on FPGA-Based Custom Computing Machines"
    ],
    "date": [
      "1995-04"
    ],
    "title": [
      "Routability improvement using dynamic interconnect architecture"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Marantz",
        "given": "J."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1998-06"
    ],
    "title": [
      "Enhanced visibility and performance in functional verification by reconstruction"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "21"
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "VirtuaLogic Datasheet"
    ],
    "title": [
      "Mentor Graphics Corp"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "22"
    ],
    "date": [
      "2004"
    ],
    "publisher": [
      "Mentor Graphics Corp. VStation Datasheet"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "23"
    ],
    "date": [
      "2006-04"
    ],
    "genre": [
      "Emulation products web page:"
    ],
    "title": [
      "Mentor Graphics"
    ],
    "type": "webpage",
    "url": [
      "http://www.mentor.com/emulation,"
    ]
  },
  {
    "citation-number": [
      "24"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "System Realizer Data Sheet"
    ],
    "title": [
      "Quickturn Design Systems"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "25"
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "Mercury Data Sheet"
    ],
    "title": [
      "Quickturn Design Systems"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "26"
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "Cobalt Systems User Guide"
    ],
    "title": [
      "Quickturn Design Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ramaswamy",
        "given": "R."
      },
      {
        "family": "Tessier",
        "given": "R."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2002-09"
    ],
    "title": [
      "The integration of SystemC and hardware-assisted verification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Roy-Neogi",
        "given": "K."
      },
      {
        "family": "Sechen",
        "given": "C."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "ACM/SIGDA International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1995-02"
    ],
    "title": [
      "Multiple FPGA partitioning with performance optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Santarini",
        "given": "M."
      }
    ],
    "citation-number": [
      "29"
    ],
    "date": [
      "2005-11-21"
    ],
    "edition": [
      "EDN"
    ],
    "title": [
      "ASIC prototyping: Make versus buy"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Shahookar",
        "given": "K."
      },
      {
        "family": "Mazumder",
        "given": "P."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "ACM Computing Surveys"
    ],
    "date": [
      "1991-06"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "VLSI cell placement techniques"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Snider",
        "given": "G."
      },
      {
        "family": "Kuekes",
        "given": "P."
      },
      {
        "family": "Culbertson",
        "given": "W."
      },
      {
        "family": "Carter",
        "given": "R."
      },
      {
        "family": "Berger",
        "given": "A."
      },
      {
        "family": "Amerson",
        "given": "R."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "1995-08"
    ],
    "title": [
      "The Teramac configurable compute engine"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Su",
        "given": "H."
      },
      {
        "family": "Lin",
        "given": "Y."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1997-07"
    ],
    "issue": [
      "7"
    ],
    "title": [
      "A phase assignment method for virtual-wire-based hardware emulation"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Swartz",
        "given": "J.S."
      },
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "ACM/ SIGDA International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1998-02"
    ],
    "title": [
      "A fast routability-driven router for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tessier",
        "given": "R."
      },
      {
        "family": "Jana",
        "given": "S."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2002-10"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "Incremental compilation for parallel verification systems"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "citation-number": [
      "35"
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "Tharas Hammer Product Brief"
    ],
    "title": [
      "Tharas Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tseng",
        "given": "P."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "EE Times"
    ],
    "date": [
      "2000-07-10"
    ],
    "title": [
      "Reconfigured engines REV simulation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "37"
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "Xilinx Foundation Tools User Guide"
    ],
    "title": [
      "Inc"
    ],
    "type": "book"
  },
  {
    "title": [
      "This page intentionally left blank C H A P T E R 31"
    ],
    "type": null
  },
  {
    "author": [
      {
        "literal": "References [1] P. Belanovic, M. Leeser."
      }
    ],
    "container-title": [
      "Proceedings of the International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "A library of parameterized floating-point modules and their use"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "deLorimier",
        "given": "M."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2005-02"
    ],
    "title": [
      "Floating point sparse matrix-vector multiply for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dido",
        "given": "J."
      },
      {
        "family": "Geraudie",
        "given": "N."
      },
      {
        "family": "Loiseau",
        "given": "L."
      },
      {
        "family": "Payeur",
        "given": "O."
      },
      {
        "family": "Savaria",
        "given": "Y."
      },
      {
        "family": "Poirier",
        "given": "D."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2002-02"
    ],
    "title": [
      "A flexible floating-point format for optimizing data-paths and operators in FPGA based DSPs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dongarra",
        "given": "J.J."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "First International Conference on Supercomputing"
    ],
    "date": [
      "1987-06"
    ],
    "title": [
      "The linpack benchmark: An explanation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dou",
        "given": "Y."
      },
      {
        "family": "Vassiliadis",
        "given": "S."
      },
      {
        "family": "Kuzmanov",
        "given": "G."
      },
      {
        "family": "Gaydadjiev",
        "given": "G."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2005-02"
    ],
    "title": [
      "64-bit floating-point FPGA matrix multiplication"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fagin",
        "given": "B."
      },
      {
        "family": "Renard",
        "given": "C."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Transactions on VLSI"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Field-programmable gate arrays and floating point arithmetic"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Gaar",
        "given": "A.A."
      },
      {
        "family": "Luk",
        "given": "W."
      },
      {
        "family": "Cheung",
        "given": "P.Y."
      },
      {
        "family": "Shirazi",
        "given": "N."
      },
      {
        "family": "Hwang",
        "given": "J."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proceedings of the International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Automating customisation of floating-point designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Govindu",
        "given": "G."
      },
      {
        "family": "Choi",
        "given": "S."
      },
      {
        "family": "Prasanna",
        "given": "V.K."
      },
      {
        "family": "Daga",
        "given": "V."
      },
      {
        "family": "Gangadharpalli",
        "given": "S."
      },
      {
        "family": "Sridhar",
        "given": "V."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the 11th Reconfigurable Architectures Workshop (RAW"
    ],
    "date": [
      "2004-04"
    ],
    "title": [
      "A highperformance and energy-efficient architecture for floating-point based LU decomposition on FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Govindu",
        "given": "G."
      },
      {
        "family": "Zhuo",
        "given": "L."
      },
      {
        "family": "Choi",
        "given": "S."
      },
      {
        "family": "Gundala",
        "given": "P."
      },
      {
        "family": "Prasanna",
        "given": "V.K."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings of the Seventh Annual Workshop on High-Performance Embedded Computing"
    ],
    "date": [
      "2003-09"
    ],
    "title": [
      "Area and power performance analysis of a floating-point based application on FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hemmert",
        "given": "K.S."
      },
      {
        "family": "Underwood",
        "given": "K.D."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2005-04"
    ],
    "title": [
      "An analysis of the double-precision floatingpoint FFT on FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "4"
    ],
    "title": [
      "A long series of short vectors can also be made to work using an appropriate architecture"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Board",
        "given": "I.E.E.E.Standards"
      }
    ],
    "citation-number": [
      "11"
    ],
    "date": [
      "1985"
    ],
    "genre": [
      "Technical Report ANSI/IEEE Std. 754-1985,"
    ],
    "publisher": [
      "The Institute of Electrical and Electronics Engineers"
    ],
    "title": [
      "IEEE Standard for Binary Floating-Point Arithmetic"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Louca",
        "given": "L."
      },
      {
        "family": "Cook",
        "given": "T.A."
      },
      {
        "family": "Johnson",
        "given": "W.H."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Implementation of IEEE single precision floating point addition and multiplication on FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shirazi",
        "given": "N."
      },
      {
        "family": "Walters",
        "given": "A."
      },
      {
        "family": "Athanas",
        "given": "P."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "Quantitative analysis of floating-point arithmetic on FPGA based custom computing machines"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Underwood",
        "given": "K.D."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2004-02"
    ],
    "title": [
      "FPGAs vs. CPUs: Trends in peak floating-point performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Underwood",
        "given": "K.D."
      },
      {
        "family": "Hemmert",
        "given": "K.S."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2004-04"
    ],
    "title": [
      "Closing the gap: CPU and FPGA trends in sustainable floating-point BLAS performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Whaley",
        "given": "R.C."
      },
      {
        "family": "Petitet",
        "given": "A."
      },
      {
        "family": "Dongarra",
        "given": "J.J."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Parallel Computing"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "1–2"
    ],
    "title": [
      "Automated empirical optimizations of software and the ATLAS project"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Zhuo",
        "given": "L."
      },
      {
        "family": "Prasanna",
        "given": "V.K."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "18th International Parallel and Distributed Processing Symposium"
    ],
    "date": [
      "2004-04"
    ],
    "title": [
      "Scalable and modular algorithms for floating-point matrix multiplication on FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhuo",
        "given": "L."
      },
      {
        "family": "Prasanna",
        "given": "V.K."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2005-02"
    ],
    "note": [
      "This page intentionally left blank"
    ],
    "title": [
      "Sparse matrix–vector multiplication on FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "References [1] K. S. Kunz, R. J. Luebbers."
      }
    ],
    "date": [
      "1993"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "The Finite Difference Time Domain Method for Electromagnetics"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Taflove",
        "given": "A."
      },
      {
        "family": "Hagness",
        "given": "S.C."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "2000"
    ],
    "edition": [
      "2nd"
    ],
    "publisher": [
      "Artech House"
    ],
    "title": [
      "Computational Electrodynamics: The Finite-Difference Time-Domain Method"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Taflove",
        "given": "A."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "Artech House"
    ],
    "title": [
      "Advances in Computational Electrodynamics: The Finite-Difference Time-Domain Method"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Yee",
        "given": "K."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Transactions on Antennas and Propagation"
    ],
    "date": [
      "1966"
    ],
    "title": [
      "Numerical solution of initial boundary value problems involving Maxwell’s equations in isotropic media"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Berenger",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Journal of Computational Physics"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Three-dimensional perfectly matched layer for the absorption of electromagnetic waves"
    ],
    "type": "article-journal",
    "volume": [
      "127"
    ]
  },
  {
    "author": [
      {
        "family": "Taflove",
        "given": "A."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Computational Science and Engineering"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Reinventing electromagnetics: Emerging applications for FD–TD computation"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "B."
      },
      {
        "family": "Rappaport",
        "given": "C."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Transactions on Geoscience and Remote Sensing"
    ],
    "date": [
      "2001-06"
    ],
    "title": [
      "Response of realistic soil for GPR applications with two-dimensional FDTD"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kosmas",
        "given": "P."
      },
      {
        "family": "Wang",
        "given": "Y."
      },
      {
        "family": "Rappaport",
        "given": "C."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "SPIE Proceedings"
    ],
    "date": [
      "2002-04"
    ],
    "title": [
      "Three-dimensional FDTD model for GPR detection of objects buried in realistic dispersive soil"
    ],
    "type": "article-journal",
    "volume": [
      "4742"
    ]
  },
  {
    "author": [
      {
        "family": "Kosmas",
        "given": "P."
      },
      {
        "family": "Rappaport",
        "given": "C."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Transactions on Microwave Theory and Technology"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "8"
    ],
    "title": [
      "Modeling with the FDTD method for microwave breast cancer detection"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Kosmas",
        "given": "P."
      },
      {
        "family": "Rappaport",
        "given": "C."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "SPIE Proceedings Computational Imaginary"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Use of the FDTD method for time reversal: Application to microwave breast cancer detection"
    ],
    "type": "article-journal",
    "volume": [
      "5299"
    ]
  },
  {
    "author": [
      {
        "family": "Xilinx",
        "given": "Inc"
      }
    ],
    "citation-number": [
      "11"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "FPGAs"
    ],
    "publisher": [
      "Complete Data Sheet"
    ],
    "title": [
      "Virtex-II Pro and Virtex-II Pro X Platform"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "12"
    ],
    "date": [
      "2004"
    ],
    "publisher": [
      "WildStar-II Hardware Reference Manual"
    ],
    "title": [
      "Annapolis Micro Systems"
    ],
    "type": "book"
  },
  {
    "title": [
      "This page intentionally left blank"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Higuchi",
        "given": "T."
      },
      {
        "family": "Niwa",
        "given": "T."
      },
      {
        "family": "Tanaka",
        "given": "T."
      },
      {
        "family": "Iba",
        "given": "H."
      },
      {
        "family": "Garis",
        "given": "H.",
        "particle": "de"
      },
      {
        "family": "Furuya",
        "given": "T."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceedings of the International Conference on Simulation of Adaptive Behavior"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "Evolving hardware with genetic learning: A first step towards building a Darwin Machine. From animals to animals 2"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Garis",
        "given": "H.",
        "particle": "de"
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of the International Conference on Artificial Neural Nets and Genetic Algorithms"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "Evolvable hardware: Genetic programming of a Darwin Machine"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sanchez",
        "given": "E."
      },
      {
        "family": "Mange",
        "given": "D."
      },
      {
        "family": "Sipper",
        "given": "M."
      },
      {
        "family": "Tomassini",
        "given": "M."
      },
      {
        "family": "Perez-Uribe",
        "given": "A."
      },
      {
        "family": "Stauffer",
        "given": "A."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Evolvable Systems: From Biology to Hardware, LNCS 1259"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Phylogeny, ontogeny, and epigenesis: Three sources of biological inspiration for softening hardware"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sipper",
        "given": "M."
      },
      {
        "family": "Sanchez",
        "given": "E."
      },
      {
        "family": "Mange",
        "given": "D."
      },
      {
        "family": "Tomassini",
        "given": "M."
      },
      {
        "family": "Perez-Uribe",
        "given": "A."
      },
      {
        "family": "Stauffer",
        "given": "A."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Transactions on Evolutionary Computation"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "A phylogenetic, ontogenetic, and epigenetic view of bio-inspired hardware systems"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Mitra",
        "given": "S."
      },
      {
        "family": "Hayashi",
        "given": "Y."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE Transactions on Neural Networks"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Neuro-fuzzy rule generation: Survey in soft computing framework"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Back",
        "given": "T."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "1996"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "title": [
      "Evolutionary Algorithms in Theory and Practice: Evolution Strategies, Evolutionary Programming, Genetic Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Fogel",
        "given": "D.B."
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "2000"
    ],
    "edition": [
      "2nd"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Evolutionary Computation: Toward a New Philosophy of Machine Intelligence"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Koza",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "8"
    ],
    "date": [
      "1992"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Genetic Programming: On the Programming of Computers by Means of Natural Selection"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Mitchell",
        "given": "M."
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "1996"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "An Introduction to Genetic Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Vose",
        "given": "M.D."
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "The Simple Genetic Algorithm: Foundations and Theory"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Pinter",
        "given": "J."
      }
    ],
    "citation-number": [
      "11"
    ],
    "date": [
      "1996"
    ],
    "publisher": [
      "Kluwer Academic Press"
    ],
    "title": [
      "Global Optimization in Action (Continuous and Lipschitz Optimization: Algorithms, Implementations and Applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sanchez",
        "given": "E."
      },
      {
        "family": "Tomassini",
        "given": "M."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "LNCS 1062"
    ],
    "date": [
      "1996"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "Towards evolvable hardware"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "Y."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the Fourth International Conference, ICES"
    ],
    "date": [
      "2001-10"
    ],
    "title": [
      "Evolvable systems: from biology to hardware"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tyrrell",
        "given": "A.M."
      },
      {
        "family": "Haddow",
        "given": "P.C."
      },
      {
        "family": "Torresen",
        "given": "J."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of the 5th International Conference"
    ],
    "date": [
      "2003-03"
    ],
    "location": [
      "LNCS"
    ],
    "title": [
      "Evolvable systems: From biology to hardware"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Moreno",
        "given": "J.M."
      },
      {
        "family": "Madrenas",
        "given": "J."
      },
      {
        "family": "Cosp",
        "given": "J."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of the Sixth International Conference, ICES 2005"
    ],
    "date": [
      "2005-09"
    ],
    "title": [
      "Evolvable systems: From biology to hardware"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Higuchi",
        "given": "T."
      },
      {
        "family": "Iwata",
        "given": "M."
      },
      {
        "family": "Liu",
        "given": "W."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Proceedings of the First International Conference, October 7–8, 1996. LNCS 1259"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Heidelberg"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "Evolvable systems: From biology to hardware"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sipper",
        "given": "M."
      },
      {
        "family": "Mange",
        "given": "D."
      },
      {
        "family": "Perez-Uribe",
        "given": "A."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings of the Second International Conference, September, LNCS 1478"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Heidelberg"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Evolvable systems: From biology to hardware"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Miller",
        "given": "J."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceedings of the Third International Conference, ICES 2000, April 17–19, 2000. LNCS 1801"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Heidelberg"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Evolvable systems: From biology to hardware"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stoica",
        "given": "A."
      },
      {
        "family": "Keymeulen",
        "given": "D."
      },
      {
        "family": "D",
        "given": "J."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceedings of the First NASA/DOD Workshop on Evolvable Hardware"
    ],
    "date": [
      "July",
      "1999"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "Lohn"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "748"
    ],
    "title": [
      "Chapter 33 I Evolvable FPGAs"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Stoica",
        "given": "A."
      },
      {
        "family": "Lohn",
        "given": "J.D."
      },
      {
        "family": "Katz",
        "given": "R."
      },
      {
        "family": "Keymeulen",
        "given": "D."
      },
      {
        "given": "R."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proceedings of the 2002 NASA/DOD Conference on Evolvable Hardware"
    ],
    "date": [
      "July",
      "2002"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "Zebulum"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lohn",
        "given": "J.D."
      },
      {
        "family": "Zebulum",
        "given": "R."
      },
      {
        "family": "Steincamp",
        "given": "J."
      },
      {
        "family": "Keymeulen",
        "given": "D."
      },
      {
        "family": "Stoica",
        "given": "A."
      },
      {
        "given": "M."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proceedings of the 2003 NASA/DOD Conference on Evolvable Hardware"
    ],
    "date": [
      "July",
      "2003"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "Ferguson"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zebulum",
        "given": "R."
      },
      {
        "family": "Gwaltney",
        "given": "D."
      },
      {
        "family": "Hornby",
        "given": "G."
      },
      {
        "family": "Keymeulen",
        "given": "D."
      },
      {
        "family": "Lohn",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Stoica. Proceedings of the 2004 NASA/DOD Conference on Evolvable Hardware"
    ],
    "date": [
      "2004-07"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "A"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lohn",
        "given": "J.D."
      },
      {
        "family": "Gwaltney",
        "given": "D."
      },
      {
        "family": "Hornby",
        "given": "G."
      },
      {
        "family": "Zebulum",
        "given": "R."
      },
      {
        "family": "Keymeulen",
        "given": "D."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Stoica. Proceedings of the 2005 NASA/DOD Conference on Evolvable Hardware"
    ],
    "date": [
      "2005-06"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "A"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yao",
        "given": "X."
      },
      {
        "family": "Higuchi",
        "given": "T."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE Transactions on Systems, Man, and Cybernetics, Part C: Applications and Reviews"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Promises and challenges of evolvable hardware"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Mermoud",
        "given": "G."
      },
      {
        "family": "Upegui",
        "given": "A."
      },
      {
        "family": "Sanchez",
        "given": "C.A.Pena E."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Computational Intelligence and Bioinspired Systems, LNCS"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "A dynamically-reconfigurable FPGA platform for evolving fuzzy systems"
    ],
    "type": "article-journal",
    "volume": [
      "3512"
    ]
  },
  {
    "author": [
      {
        "family": "Murakawa",
        "given": "M."
      },
      {
        "family": "Yoshizawa",
        "given": "S."
      },
      {
        "family": "Kajitani",
        "given": "I."
      },
      {
        "family": "Yao",
        "given": "X."
      },
      {
        "family": "Kajihara",
        "given": "N."
      },
      {
        "family": "Iwata",
        "given": "M."
      },
      {
        "family": "Higuchi",
        "given": "T."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "The GRD chip: Genetic reconfiguration of DSPs for neural network processing"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Upegui",
        "given": "A."
      },
      {
        "family": "a-Reyes",
        "given": "C.A.Pen"
      },
      {
        "family": "Sanchez",
        "given": "E."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Microprocessors and Microsystems"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "An FPGA platform for on-line topology exploration of spiking neural networks"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Hemmi",
        "given": "H."
      },
      {
        "family": "Mizoguchi",
        "given": "J."
      },
      {
        "family": "Shimohara",
        "given": "K."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Towards Evolvable Hardware, LNCS 1062"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Development and evolution of hardware behaviors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Koza",
        "given": "J.R."
      },
      {
        "family": "Bennett",
        "given": "F.H."
      },
      {
        "family": "Andre",
        "given": "D."
      },
      {
        "family": "Keane",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Computer Methods in Applied Mechanics and Engineering"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Synthesis of topology and sizing of analog electrical circuits by means of genetic programming"
    ],
    "type": "article-journal",
    "volume": [
      "186"
    ]
  },
  {
    "author": [
      {
        "family": "Atmar",
        "given": "J.W."
      }
    ],
    "citation-number": [
      "30"
    ],
    "date": [
      "1976"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "location": [
      "Las Cruces"
    ],
    "publisher": [
      "New Mexico State University"
    ],
    "title": [
      "Speculation on the Evolution of Intelligence and Its Possible Realization in Machine Form"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Higuchi",
        "given": "T."
      },
      {
        "family": "Iwata",
        "given": "M."
      },
      {
        "family": "Kajitani",
        "given": "I."
      },
      {
        "family": "Iba",
        "given": "H."
      },
      {
        "family": "Hirao",
        "given": "Y."
      },
      {
        "family": "Furuya",
        "given": "F.T."
      },
      {
        "family": "Manderick",
        "given": "B."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Towards Evolvable Hardware, LNCS 1062"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Evolvable hardware and its application to pattern recognition and fault-tolerant systems"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Thompson",
        "given": "A."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "Proceedings of Genetic Programming"
    ],
    "date": [
      "1996"
    ],
    "editor": [
      {
        "family": "Koza",
        "given": "J.R."
      },
      {
        "others": true
      }
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Silicon evolution"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Thompson",
        "given": "A."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Evolvable Systems: From Biology to Hardware, LNCS 1259"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "An evolved circuit, intrinsic in silicon, entwined with physics"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "34"
    ],
    "date": [
      "1996"
    ],
    "publisher": [
      "The Programmable Logic Data Book"
    ],
    "title": [
      "Inc"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Venayagamoorthy",
        "given": "G.K."
      },
      {
        "family": "Gudise",
        "given": "V.G."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "Proceedings of the 2004 NASA/DOD Conference on Evolvable Hardware"
    ],
    "date": [
      "2004-07"
    ],
    "title": [
      "Swarm intelligence for digital circuits implementation on field-programmable gate array platforms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kahne",
        "given": "B.C."
      }
    ],
    "citation-number": [
      "36"
    ],
    "date": [
      "1997"
    ],
    "genre": [
      "Master’s thesis,"
    ],
    "location": [
      "Blacksburg, VA"
    ],
    "publisher": [
      "Virginia Polytechnic Institute and State University"
    ],
    "title": [
      "A Genetic Algorithm-Based Place-and-Route Compiler for a Run-time Reconfigurable Computing System"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Ly",
        "given": "T.A."
      },
      {
        "family": "Mowchenko",
        "given": "J.T."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Applying simulated evolution to high-level synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Thompson",
        "given": "A."
      },
      {
        "family": "Harvey",
        "given": "I."
      },
      {
        "family": "Husbands",
        "given": "P."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "Towards Evolvable Hardware, LNCS"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Unconstrained evolution and hard consequences"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Murakawa",
        "given": "M."
      },
      {
        "family": "Yoshizawa",
        "given": "S."
      },
      {
        "family": "Kajitani",
        "given": "I."
      },
      {
        "family": "Furuya",
        "given": "T."
      },
      {
        "family": "Iwata",
        "given": "M."
      },
      {
        "family": "Higuchi",
        "given": "T."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "Parallel Problem Solving from Nature (PPSN IV), LNCS 1141"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Hardware evolution at function level"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Iwata",
        "given": "M."
      },
      {
        "family": "Kajitani",
        "given": "I."
      },
      {
        "family": "Yamada",
        "given": "H."
      },
      {
        "family": "Iba",
        "given": "H."
      },
      {
        "family": "Higuchi",
        "given": "T."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "Parallel Problem Solving from Nature (PPSN IV), LNCS 1141"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "A pattern recognition system using evolvable hardware"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Haddow",
        "given": "P."
      },
      {
        "family": "Tufte",
        "given": "G."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "Proceedings of the Norwegian Computer Science Conference"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Evolving a robot controller in hardware"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Upegui",
        "given": "A."
      },
      {
        "family": "Sanchez",
        "given": "E."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "Proceedings of the 20th IEEE International Parallel and Distributed Processing Symposium"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "On-chip and on-line self-reconfigurable adaptable platform: The non-uniform cellular automata case"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Upegui",
        "given": "A."
      },
      {
        "family": "Sanchez",
        "given": "E."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "Proceedings of the First NASA /ESA Conference on Adaptive Hardware and Systems"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Evolving hardware with self-reconfigurable connectivity in Xilinx FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Glette",
        "given": "K."
      },
      {
        "family": "Torresen",
        "given": "J."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "Evolvable Systems: From Biology to Hardware, LNCS"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "A flexible on-chip evolution system implemented on a Xilinx Virtex-II Pro device"
    ],
    "type": "article-journal",
    "volume": [
      "3637"
    ]
  },
  {
    "author": [
      {
        "family": "Goeke",
        "given": "M."
      },
      {
        "family": "Sipper",
        "given": "M."
      },
      {
        "family": "Mange",
        "given": "D."
      },
      {
        "family": "Stauffer",
        "given": "A."
      },
      {
        "family": "Sanchez",
        "given": "E."
      },
      {
        "family": "Tomassini",
        "given": "M."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "Evolvable Systems: From Biology to Hardware, LNCS 1259"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Online autonomous evolware"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Toffoli",
        "given": "T."
      },
      {
        "family": "Margolus",
        "given": "N."
      }
    ],
    "citation-number": [
      "46"
    ],
    "date": [
      "1987"
    ],
    "publisher": [
      "MIT Press Series in Scientific Computation"
    ],
    "title": [
      "Cellular Automata Machines: A New Environment for Modeling"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sipper",
        "given": "M."
      }
    ],
    "citation-number": [
      "47"
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Evolution of Parallel Cellular Machines: The Cellular Programming Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Brooks",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "New approaches to robotics"
    ],
    "type": "article-journal",
    "volume": [
      "253"
    ]
  },
  {
    "author": [
      {
        "family": "Cao",
        "given": "Y.U."
      },
      {
        "family": "Fukunaga",
        "given": "A.S."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "Autonomous Robots"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Cooperative mobile robotics: Antecedents and directions"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Moeckel",
        "given": "R."
      },
      {
        "family": "Jaquier",
        "given": "C."
      },
      {
        "family": "Drapel",
        "given": "K."
      },
      {
        "family": "Dittrich",
        "given": "E."
      },
      {
        "family": "Upegui",
        "given": "A."
      },
      {
        "family": "Ijspeert",
        "given": "A."
      }
    ],
    "citation-number": [
      "50"
    ],
    "container-title": [
      "Proceedings of the 8th International Conference on Climbing and Walking Robots (CLAWAR"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "YaMoR and Bluemove: An autonomous modular robot with Bluetooth interface for exploring adaptive locomotion"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ray",
        "given": "T.S."
      }
    ],
    "citation-number": [
      "51"
    ],
    "container-title": [
      "Artificial Life II, SFI Studies in the Sciences of Complexity 10"
    ],
    "date": [
      "1992"
    ],
    "title": [
      "An approach to the synthesis of life"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Upegui",
        "given": "A."
      },
      {
        "family": "Sanchez",
        "given": "E."
      }
    ],
    "citation-number": [
      "52"
    ],
    "container-title": [
      "Evolvable Systems: From Biology to Hardware, LNCS"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Evolving hardware by dynamically reconfiguring Xilinx FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "3637"
    ]
  },
  {
    "author": [
      {
        "family": "Sekanina",
        "given": "L."
      }
    ],
    "citation-number": [
      "53"
    ],
    "date": [
      "2004"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Evolvable Components: From Theory to Hardware Implementations"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Slorach",
        "given": "C."
      },
      {
        "family": "Sharman",
        "given": "K."
      }
    ],
    "citation-number": [
      "54"
    ],
    "container-title": [
      "Evolvable Systems: From Biology to Hardware, LNCS"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "The design and implementation of custom architectures for evolvable hardware using off-the-shelf programmable devices"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "Y."
      },
      {
        "family": "Smith",
        "given": "S."
      },
      {
        "family": "Tyrrell",
        "given": "A."
      }
    ],
    "citation-number": [
      "55"
    ],
    "container-title": [
      "Proceedings of the 2004 NASA/DOD Conference on Evolvable Hardware"
    ],
    "date": [
      "2004-07"
    ],
    "title": [
      "Digital circuit design using intrinsic evolvable hardware"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sekanina",
        "given": "L."
      },
      {
        "family": "Friedl",
        "given": "S."
      }
    ],
    "citation-number": [
      "56"
    ],
    "container-title": [
      "Proceedings of the 2004 NASA/DOD Conference on Evolvable Hardware"
    ],
    "date": [
      "2004-07"
    ],
    "title": [
      "On routine implementation of virtual evolvable devices using COMBO6"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vinger",
        "given": "K."
      },
      {
        "family": "Torresen",
        "given": "J."
      }
    ],
    "citation-number": [
      "57"
    ],
    "container-title": [
      "Proceedings of the 2003 NASA/DOD Conference on Evolvable Hardware"
    ],
    "date": [
      "2003-07"
    ],
    "title": [
      "Implementing evolution of FIR-filters efficiently in an FPGA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sekanina",
        "given": "L."
      }
    ],
    "citation-number": [
      "58"
    ],
    "container-title": [
      "Proceedings of the 2003 NASA/DOD Conference on Evolvable Hardware"
    ],
    "date": [
      "2003-07"
    ],
    "title": [
      "Towards evolvable IP cores for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "750"
    ],
    "title": [
      "Chapter 33 I Evolvable FPGAs"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Haddow",
        "given": "P.C."
      },
      {
        "family": "Tufte",
        "given": "G."
      }
    ],
    "citation-number": [
      "59"
    ],
    "container-title": [
      "Proceedings of the 2000 Congress on Evolutionary Computation"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "An evolvable hardware FPGA for adaptive hardware"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sipper",
        "given": "M."
      },
      {
        "family": "Goeke",
        "given": "M."
      },
      {
        "family": "Mange",
        "given": "D."
      },
      {
        "family": "Stauffer",
        "given": "A."
      },
      {
        "family": "Sanchez",
        "given": "E."
      },
      {
        "family": "Tomassini",
        "given": "M."
      }
    ],
    "citation-number": [
      "60"
    ],
    "container-title": [
      "Proceedings of the IEEE International Conference on Evolutionary Computation"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "The firefly machine: Online evolware"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "61"
    ],
    "container-title": [
      "The XC6200 Data Sheet"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "7"
    ],
    "title": [
      "Inc"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Thompson",
        "given": "A."
      },
      {
        "family": "Layzell",
        "given": "P."
      }
    ],
    "citation-number": [
      "62"
    ],
    "container-title": [
      "Evolvable Systems: From Biology to Hardware, LNCS 1801"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Evolution of robustness in an electronics design"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "D.-W."
      },
      {
        "family": "Ban",
        "given": "C.-B."
      },
      {
        "family": "Sim",
        "given": "K.-B."
      },
      {
        "family": "Seok",
        "given": "H.-S."
      },
      {
        "family": "Kwang-Ju",
        "given": "L."
      },
      {
        "family": "Zhang",
        "given": "B.-T."
      }
    ],
    "citation-number": [
      "63"
    ],
    "container-title": [
      "Proceeding of the 2000 IEEE International Conference on Systems"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Man, Cybernetics"
    ],
    "title": [
      "Behavior evolution of autonomous mobile robot using genetic programming based on evolvable hardware"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Koza",
        "given": "J.R."
      },
      {
        "family": "Bennett",
        "given": "F.H."
      },
      {
        "family": "Hutchings",
        "given": "J."
      },
      {
        "family": "Bade",
        "given": "S.L."
      },
      {
        "family": "Keane",
        "given": "M.A."
      },
      {
        "family": "Andre",
        "given": "D."
      }
    ],
    "citation-number": [
      "64"
    ],
    "container-title": [
      "Workshop on Evolvable Systems. International Joint Conference on Artificial Intelligence"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Evolving sorting networks using genetic programming and rapidly reconfigurable field-programmable gate arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dumoulin",
        "given": "J."
      },
      {
        "family": "Foster",
        "given": "J.A."
      },
      {
        "family": "Frenzel",
        "given": "J.F."
      },
      {
        "family": "McGrew",
        "given": "S."
      }
    ],
    "citation-number": [
      "65"
    ],
    "container-title": [
      "Real-World Applications of Evolutionary Computing, EvoWorkshops"
    ],
    "date": [
      "2000",
      "2000"
    ],
    "publisher": [
      "LNCS"
    ],
    "title": [
      "Special purpose image convolution with evolvable hardware"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "66"
    ],
    "date": [
      "2005-03"
    ],
    "title": [
      "Inc. Virtex-II Platform FPGA User Guide (www.xilinx.com"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Sekanina",
        "given": "L."
      }
    ],
    "citation-number": [
      "67"
    ],
    "container-title": [
      "Evolvable Systems: From Biology to Hardware, LNCS 2606"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Virtual reconfigurable circuits for real-world applications of evolvable hardware"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hollingworth",
        "given": "G."
      },
      {
        "family": "Smith",
        "given": "S."
      },
      {
        "family": "Tyrrell",
        "given": "A."
      }
    ],
    "citation-number": [
      "68"
    ],
    "container-title": [
      "Proceedings of the Second NASA/DoD Workshop on Evolvable Hardware"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Safe intrinsic evolution of Virtex devices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Canham",
        "given": "R.O."
      },
      {
        "family": "Tyrrell",
        "given": "A."
      }
    ],
    "citation-number": [
      "69"
    ],
    "container-title": [
      "Proceedings of the Congress on Evolutionary Computation"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Evolved fault tolerance in evolvable hardware"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sekanina",
        "given": "L."
      },
      {
        "family": "Drabek",
        "given": "V."
      }
    ],
    "citation-number": [
      "70"
    ],
    "container-title": [
      "Proceedings of the IFAC Workshop on Programmable Devices and Systems"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "The concept of pseudo evolvable hardware"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Durbeck",
        "given": "L."
      },
      {
        "family": "Macias",
        "given": "N.J."
      }
    ],
    "citation-number": [
      "71"
    ],
    "container-title": [
      "Proceedings of SPIE ITCom 4867"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Defect-tolerant, fine-grained parallel testing of a cell matrix"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Haddow",
        "given": "P."
      },
      {
        "family": "Tufte",
        "given": "G."
      }
    ],
    "citation-number": [
      "72"
    ],
    "container-title": [
      "Proceedings of the Third NASA/DoD Workshop on Evolvable Hardware"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Bridging the genotype-phenotype mapping for digital FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Guccione",
        "given": "S.A."
      },
      {
        "family": "Levi",
        "given": "D."
      },
      {
        "family": "Sundararajan",
        "given": "P."
      }
    ],
    "citation-number": [
      "73"
    ],
    "container-title": [
      "Proceedings of the Second Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "JBits: A Java-based interface for reconfigurable computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hollingworth",
        "given": "G."
      },
      {
        "family": "Smith",
        "given": "S."
      },
      {
        "family": "Tyrrell",
        "given": "A."
      }
    ],
    "citation-number": [
      "74"
    ],
    "container-title": [
      "Evolvable Systems: From Biology to Hardware, LNCS 1801"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "The intrinsic evolution of Virtex devices through Internet reconfigurable logic"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Tyrrell",
        "given": "A.M."
      },
      {
        "family": "Krohling",
        "given": "R.A."
      },
      {
        "family": "Zhou",
        "given": "Y."
      }
    ],
    "citation-number": [
      "75"
    ],
    "container-title": [
      "IEE Proceedings—Computers and Digital Techniques"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Evolutionary algorithm for the promotion of evolvable hardware"
    ],
    "type": "article-journal",
    "volume": [
      "151"
    ]
  },
  {
    "author": [
      {
        "family": "Levi",
        "given": "D."
      },
      {
        "family": "Guccione",
        "given": "S.A."
      }
    ],
    "citation-number": [
      "76"
    ],
    "container-title": [
      "Proceedings of the First NASA/DOD Workshop on Evolvable Hardware"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Genetic FPGA: Evolving stable circuits on mainstream FPGA devices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Xilinx",
        "given": "Inc"
      }
    ],
    "citation-number": [
      "77"
    ],
    "date": [
      "2004-09"
    ],
    "title": [
      "XAPP 290: Two Flows for Partial Reconfiguration: Module Based or Difference Based (www.xilinx.com"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Thoma",
        "given": "Y."
      },
      {
        "family": "Sanchez",
        "given": "E."
      }
    ],
    "citation-number": [
      "78"
    ],
    "container-title": [
      "Proceedings of the Genetic and Evolutionary Computation Conference"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "A reconfigurable chip for evolvable hardware"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "33.6"
    ],
    "title": [
      "Conclusions and Future Directions 751"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Thoma",
        "given": "Y."
      },
      {
        "family": "Tempesti",
        "given": "G."
      },
      {
        "family": "Sanchez",
        "given": "E."
      },
      {
        "family": "Arostegui",
        "given": "J.M.M."
      }
    ],
    "citation-number": [
      "79"
    ],
    "container-title": [
      "Biosystems"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "1–3"
    ],
    "title": [
      "POEtic: An electronic tissue for bio-inspired cellular applications"
    ],
    "type": "article-journal",
    "volume": [
      "76"
    ]
  },
  {
    "author": [
      {
        "family": "Thoma",
        "given": "Y."
      },
      {
        "family": "Sanchez",
        "given": "E."
      },
      {
        "family": "Arostegui",
        "given": "J.M.M."
      },
      {
        "family": "Tempesti",
        "given": "G."
      }
    ],
    "citation-number": [
      "80"
    ],
    "container-title": [
      "Proceedings of the International Conference on Field-Programmable Logic and Applications 2778"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "A dynamic routing algorithm for a bio-inspired reconfigurable circuit"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Iwata",
        "given": "M."
      },
      {
        "family": "Kajitani",
        "given": "I."
      },
      {
        "family": "Liu",
        "given": "Y."
      },
      {
        "family": "Kajihara",
        "given": "N."
      },
      {
        "family": "Higuchi",
        "given": "T."
      }
    ],
    "citation-number": [
      "81"
    ],
    "container-title": [
      "Evolvable Systems: From Biology to Hardware, LNCS 2210"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Implementation of a gatelevel evolvable hardware chip"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Higuchi",
        "given": "T."
      },
      {
        "family": "Iwata",
        "given": "M."
      },
      {
        "family": "Sakanashi",
        "given": "H."
      },
      {
        "family": "Takahashi",
        "given": "E."
      },
      {
        "family": "Murakawa",
        "given": "M."
      },
      {
        "family": "Kajitani",
        "given": "I."
      }
    ],
    "citation-number": [
      "82"
    ],
    "container-title": [
      "Bulletin of the Electrotechnical Laboratory"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "4/5"
    ],
    "note": [
      "Special Issue: RWC Research Toward Realization of Real World Intelligence"
    ],
    "title": [
      "Dynamic adaptive devices and their applications"
    ],
    "type": "article-journal",
    "volume": [
      "64"
    ]
  },
  {
    "author": [
      {
        "family": "Higuchi",
        "given": "T."
      },
      {
        "family": "Iwata",
        "given": "M."
      },
      {
        "family": "Keymeulen",
        "given": "D."
      },
      {
        "family": "Sakanashi",
        "given": "H."
      },
      {
        "family": "Murakawa",
        "given": "M."
      },
      {
        "family": "Kajitani",
        "given": "I."
      },
      {
        "family": "Takahashi",
        "given": "E."
      },
      {
        "family": "Toda",
        "given": "K."
      },
      {
        "family": "Salami",
        "given": "M."
      },
      {
        "family": "Kajihara",
        "given": "N."
      },
      {
        "family": "Otsu",
        "given": "N."
      }
    ],
    "citation-number": [
      "83"
    ],
    "container-title": [
      "IEEE Transactions on Evolutionary Computation"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Real-world applications of analog and digital evolvable hardware"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Kajitani",
        "given": "I."
      },
      {
        "family": "Iwata",
        "given": "M."
      },
      {
        "family": "Harada",
        "given": "M."
      },
      {
        "family": "Higuchi",
        "given": "T."
      }
    ],
    "citation-number": [
      "84"
    ],
    "container-title": [
      "Technology and Disability"
    ],
    "note": [
      "Special Issue: Advances in the Control of Prosthetic Arms 15(2), 2003."
    ],
    "title": [
      "A myoelectric controlled prosthetic hand with an evolvable hardware LSI chip"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kajitani",
        "given": "I."
      },
      {
        "family": "Hoshino",
        "given": "T."
      },
      {
        "family": "Kajihara",
        "given": "N."
      },
      {
        "family": "Iwata",
        "given": "M."
      },
      {
        "family": "Higuchi",
        "given": "T."
      }
    ],
    "citation-number": [
      "85"
    ],
    "container-title": [
      "Proceedings of the 16th National Conference on Artificial Intelligence"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "An evolvable hardware chip and its application as a multi-function prosthetic hand controller"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sakanashi",
        "given": "H."
      },
      {
        "family": "Iwata",
        "given": "M."
      },
      {
        "family": "Higuchi",
        "given": "T."
      }
    ],
    "citation-number": [
      "86"
    ],
    "container-title": [
      "IEE Proceedings—Computers and Digital Techniques"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Evolvable hardware for lossless compression of very high resolution bi-level images"
    ],
    "type": "article-journal",
    "volume": [
      "151"
    ]
  },
  {
    "author": [
      {
        "family": "Sakanashi",
        "given": "H."
      },
      {
        "family": "Iwata",
        "given": "M."
      },
      {
        "family": "Keymulen",
        "given": "D."
      },
      {
        "family": "Murakawa",
        "given": "M."
      },
      {
        "family": "Kajitani",
        "given": "I."
      },
      {
        "family": "Tanaka",
        "given": "M."
      },
      {
        "family": "Higuchi",
        "given": "T."
      }
    ],
    "citation-number": [
      "87"
    ],
    "container-title": [
      "Proceedings of the International Conference on Systems"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Man, and Cybernetics"
    ],
    "title": [
      "Evolvable hardware chips and their applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Keymeulen",
        "given": "D."
      },
      {
        "family": "Iwata",
        "given": "M."
      },
      {
        "family": "Kuniyoshi",
        "given": "Y."
      },
      {
        "family": "Higuchi",
        "given": "T."
      }
    ],
    "citation-number": [
      "88"
    ],
    "container-title": [
      "Artificial Life"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Online evolution for a selfadapting robotic navigation system using evolvable hardware"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Takahashi",
        "given": "E."
      },
      {
        "family": "Murakawa",
        "given": "M."
      },
      {
        "family": "Kasai",
        "given": "Y."
      },
      {
        "family": "Higuchi",
        "given": "T."
      }
    ],
    "citation-number": [
      "89"
    ],
    "container-title": [
      "Proceedings of the 2003 NASA/DoD Conference on Evolvable Hardware"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Power dissipation reductions with genetic algorithms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stoica",
        "given": "A."
      },
      {
        "family": "Zebulum",
        "given": "R."
      },
      {
        "family": "Keymeulen",
        "given": "D."
      },
      {
        "family": "Tawel",
        "given": "R."
      },
      {
        "family": "Daud",
        "given": "T."
      },
      {
        "family": "Thakoor",
        "given": "A."
      }
    ],
    "citation-number": [
      "90"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Reconfigurable VLSI architectures for evolvable hardware: From experimental fieldprogrammable transistor arrays to evolution-oriented chips"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Stoica",
        "given": "A."
      },
      {
        "family": "Zebulum",
        "given": "R."
      },
      {
        "family": "Ferguson",
        "given": "M."
      },
      {
        "family": "Keymeulen",
        "given": "D."
      },
      {
        "family": "Duong",
        "given": "V."
      }
    ],
    "citation-number": [
      "91"
    ],
    "container-title": [
      "Proceedings of the 2002 NASA/DOD Conference on Evolvable Hardware"
    ],
    "date": [
      "2002-07"
    ],
    "title": [
      "Evolving circuits in seconds: Experiments with a stand-alone board-level evolvable system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Layzell",
        "given": "P."
      }
    ],
    "citation-number": [
      "92"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "LNCS"
    ],
    "title": [
      "A new research tool for intrinsic hardware evolution. Evolvable Systems: From Biology to Hardware"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Sekanina",
        "given": "L."
      },
      {
        "family": "Ruzicka",
        "given": "R."
      }
    ],
    "citation-number": [
      "93"
    ],
    "container-title": [
      "Proceedings of the 2003 NASA/DOD Conference on Evolvable Hardware"
    ],
    "date": [
      "2003-07"
    ],
    "title": [
      "Easily testable image operators: The class of circuits where evolution beats engineers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lohn",
        "given": "J."
      },
      {
        "family": "Crawford",
        "given": "J."
      },
      {
        "family": "Globus",
        "given": "A."
      },
      {
        "family": "Hornby",
        "given": "G."
      },
      {
        "family": "Kraus",
        "given": "W."
      },
      {
        "family": "Larchev",
        "given": "G."
      },
      {
        "family": "Pryor",
        "given": "A."
      },
      {
        "family": "Srivastava",
        "given": "D."
      }
    ],
    "citation-number": [
      "94"
    ],
    "container-title": [
      "Proceedings of the International Conference on Space Mission Challenges for Information Technology"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Evolvable systems for space applications"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "752"
    ],
    "title": [
      "Chapter 33 I Evolvable FPGAs"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Lohn",
        "given": "J."
      },
      {
        "family": "Linden",
        "given": "D."
      },
      {
        "family": "Hornby",
        "given": "G."
      },
      {
        "family": "Kraus",
        "given": "W."
      },
      {
        "family": "Rodriguez-Arroyo",
        "given": "A."
      }
    ],
    "citation-number": [
      "95"
    ],
    "container-title": [
      "Proceedings of the 2003 NASA/DoD Conference on Evolvable Hardware"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Evolutionary design of an X-band antenna for NASA’s space technology 5 mission"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Miller",
        "given": "J.F."
      },
      {
        "family": "Downing",
        "given": "K."
      }
    ],
    "citation-number": [
      "96"
    ],
    "container-title": [
      "Proceedings of the 2002 NASA/DoD Conference on Evolvable Hardware"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Evolution in materio: Looking beyond the silicon box"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Masiero",
        "given": "L.P."
      },
      {
        "family": "Pacheco",
        "given": "M."
      },
      {
        "family": "Hall",
        "given": "C.R."
      },
      {
        "family": "Santini",
        "given": "C."
      }
    ],
    "citation-number": [
      "97"
    ],
    "container-title": [
      "Proceedings of the 2005 NASA/DOD Conference on Evolvable Hardware"
    ],
    "date": [
      "2005"
    ],
    "publisher": [
      "June–July"
    ],
    "title": [
      "Molecular circuit design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Spector",
        "given": "L."
      },
      {
        "family": "Barnum",
        "given": "H."
      },
      {
        "family": "Bernstein",
        "given": "H.J."
      },
      {
        "family": "Swamy",
        "given": "N."
      }
    ],
    "citation-number": [
      "98"
    ],
    "container-title": [
      "Advances in Genetic Programming"
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Quantum computing applications of genetic programming"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "literal": "References [1] J. W. Lockwood."
      },
      {
        "family": "Lockwood",
        "given": "J.W."
      },
      {
        "family": "Duan",
        "given": "H."
      },
      {
        "family": "Morikuni",
        "given": "J.M."
      },
      {
        "family": "Kang",
        "given": "S.M."
      },
      {
        "family": "Akkineni",
        "given": "S."
      },
      {
        "family": "Campbell",
        "given": "R.H."
      },
      {
        "family": "Duan",
        "given": "H."
      },
      {
        "family": "Lockwood",
        "given": "J.W."
      },
      {
        "family": "Kang",
        "given": "S.M."
      },
      {
        "family": "Will",
        "given": "J.D."
      },
      {
        "family": "Marcus",
        "given": "W."
      },
      {
        "family": "Hadzic",
        "given": "I."
      },
      {
        "family": "McAuley",
        "given": "A."
      },
      {
        "family": "Smith",
        "given": "J."
      }
    ],
    "citation-number": [
      "2",
      "3"
    ],
    "container-title": [
      "NASA/DoD Workshop on Evolvable Hardware",
      "IEEE Journal of Lightwave Technology",
      "IEEE Infocom ’97",
      "IEEE Communications Magazine"
    ],
    "date": [
      "2001-07",
      "1995-06",
      "1997-04",
      "1998"
    ],
    "issue": [
      "10"
    ],
    "note": [
      "4"
    ],
    "title": [
      "Evolvable Internet hardware platforms",
      "Scalable optoelectronic ATM networks: The iPOINT fully functional testbed",
      "A high-performance OC-12/OC-48 queue design prototype for input-buffered ATM switches",
      "Protocol boosters: Applying programmability to network infrastructures"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "given": "Wikipedia"
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "2006-07"
    ],
    "title": [
      "OSI model"
    ],
    "type": null,
    "url": [
      "http://wikipedia.org/wiki/OSI_model,"
    ]
  },
  {
    "author": [
      {
        "family": "Braun",
        "given": "F."
      },
      {
        "family": "Lockwood",
        "given": "J.W."
      },
      {
        "family": "Waldvogel",
        "given": "M."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2002-02"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Protocol wrappers for layered network packet processing in reconfigurable hardware"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Taylor",
        "given": "D.E."
      },
      {
        "family": "Turner",
        "given": "J.S."
      },
      {
        "family": "Lockwood",
        "given": "J.W."
      },
      {
        "family": "Sproull",
        "given": "T.S."
      },
      {
        "family": "Parlour",
        "given": "D.B."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Journal on Selected Areas in Communications"
    ],
    "date": [
      "2003-05"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Scalable IP lookup for Internet routers"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Schuehler",
        "given": "D."
      },
      {
        "family": "Lockwood",
        "given": "J.W."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the 14th International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2004-08"
    ],
    "title": [
      "A modular system for FPGA-based TCP flow processing in high-speed networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sproull",
        "given": "T.S."
      },
      {
        "family": "Lockwood",
        "given": "J.W."
      },
      {
        "family": "Taylor",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2002-04"
    ],
    "title": [
      "Control and configuration software for a reconfigurable networking hardware platform"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "J."
      },
      {
        "family": "Lockwood",
        "given": "J.W."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Reconfigurable Architectures Workshop"
    ],
    "date": [
      "2005-04"
    ],
    "title": [
      "IPSec implementation on Xilinx Virtex-II Pro FPGA and its application"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Horta",
        "given": "E.D."
      },
      {
        "family": "Lockwood",
        "given": "J.W."
      },
      {
        "family": "Taylor",
        "given": "D.E."
      },
      {
        "family": "Parlour",
        "given": "D."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2002-06"
    ],
    "title": [
      "Dynamic hardware plugins in an FPGA with partial run-time reconfiguration"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Horta",
        "given": "E."
      },
      {
        "family": "Lockwood",
        "given": "J.W."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of the 14th International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2004-08"
    ],
    "title": [
      "Automated method to generate bitstream intellectual property cores for Virtex FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lockwood",
        "given": "J.W."
      },
      {
        "family": "Neely",
        "given": "C."
      },
      {
        "family": "Zuver",
        "given": "C."
      },
      {
        "family": "Lim",
        "given": "D."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "SIGCOMM Computer Communications Review"
    ],
    "date": [
      "2003-07"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Automated tools to implement and test Internet systems in reconfigurable hardware"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Lockwood",
        "given": "J.W."
      },
      {
        "family": "Moscola",
        "given": "J."
      },
      {
        "family": "Reddick",
        "given": "D."
      },
      {
        "family": "Kulig",
        "given": "M."
      },
      {
        "family": "Brooks",
        "given": "T."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "International Working Conference on Active Networks"
    ],
    "date": [
      "2003-12"
    ],
    "title": [
      "Application of hardware accelerated extensible network nodes for Internet worm and virus protection"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Moscola",
        "given": "J."
      },
      {
        "family": "Lockwood",
        "given": "J.W."
      },
      {
        "family": "Loui",
        "given": "R.P."
      },
      {
        "family": "Pachos",
        "given": "M."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2003-04"
    ],
    "title": [
      "Implementation of a contentscanning module for an Internet firewall"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sidhu",
        "given": "R."
      },
      {
        "family": "Prasanna",
        "given": "V.K."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2001-04"
    ],
    "title": [
      "Fast regular expression matching using FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Franklin",
        "given": "R."
      },
      {
        "family": "Carver",
        "given": "D."
      },
      {
        "family": "Hutchings",
        "given": "B.L."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2002-04"
    ],
    "title": [
      "Assisting network intrusion detection with reconfigurable hardware"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Roesch",
        "given": "M."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceedings of the 13th Administration Conference"
    ],
    "date": [
      "1999-11"
    ],
    "location": [
      "LISA"
    ],
    "title": [
      "Snort: Lightweight intrusion detection for networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dharmapurikar",
        "given": "S."
      },
      {
        "family": "Krishnamurthy",
        "given": "P."
      },
      {
        "family": "Sproull",
        "given": "T.S."
      },
      {
        "family": "Lockwood",
        "given": "J.W."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2004-01"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Deep packet inspection using parallel Bloom filters"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Song",
        "given": "H."
      },
      {
        "family": "Dharmapurikar",
        "given": "S."
      },
      {
        "family": "Turner",
        "given": "J."
      },
      {
        "family": "Lockwood",
        "given": "J.W."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "ACM SIGCOMM"
    ],
    "date": [
      "2005-08"
    ],
    "title": [
      "Fast hash table lookup using extended Bloom filter: An aid to network processing"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Attig",
        "given": "M."
      },
      {
        "family": "Lockwood",
        "given": "J.W."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "IEEE Symposium on High Performance Interconnects (Hot Interconnects-13"
    ],
    "date": [
      "2005-08"
    ],
    "title": [
      "SIFT: SNORT intrusion filter for TCP"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schaelicke",
        "given": "L."
      },
      {
        "family": "Slabach",
        "given": "T."
      },
      {
        "family": "Moore",
        "given": "B."
      },
      {
        "family": "Freeland",
        "given": "C."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of the Sixth International Symposium on Recent Advances in Intrusion Detection"
    ],
    "date": [
      "2003-09"
    ],
    "title": [
      "Characterizing the performance of network intrusion detection sensors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Madhusudan",
        "given": "B."
      },
      {
        "family": "Lockwood",
        "given": "J.W."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2005-01"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "A hardware-accelerated system for real-time worm detection"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Moore",
        "given": "D."
      },
      {
        "family": "Shannon",
        "given": "C."
      },
      {
        "family": "Voelker",
        "given": "G."
      },
      {
        "family": "Savage",
        "given": "S."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE INFOCOM"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Internet quarantine: Requirements for containing self-propagating code"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Staniford",
        "given": "S."
      },
      {
        "family": "Paxson",
        "given": "V."
      },
      {
        "family": "Weaver",
        "given": "N."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Usenix Security Symposium"
    ],
    "date": [
      "2002-08"
    ],
    "title": [
      "How to own the Internet in your spare time"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "S."
      },
      {
        "family": "Estan",
        "given": "C."
      },
      {
        "family": "Varghese",
        "given": "G."
      },
      {
        "family": "Savage",
        "given": "S."
      }
    ],
    "citation-number": [
      "26"
    ],
    "date": [
      "2003"
    ],
    "genre": [
      "Technical report CS2003-0761,"
    ],
    "location": [
      "San Diego"
    ],
    "publisher": [
      "University of California",
      "Department of Computer Science"
    ],
    "title": [
      "The Earlybird System for the Realtime Detection of Unknown Worms"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Estan",
        "given": "C."
      },
      {
        "family": "Varghese",
        "given": "G."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "ACM SIGCOMM"
    ],
    "date": [
      "2002-08"
    ],
    "title": [
      "New directions in traffic measurement and accounting"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kastner",
        "given": "C.M."
      },
      {
        "family": "Covington",
        "given": "G.A."
      },
      {
        "family": "Levine",
        "given": "A.A."
      },
      {
        "family": "Lockwood",
        "given": "J.W."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proceedings of the 15th Annual Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2005-08"
    ],
    "title": [
      "HAIL: A hardwareaccelerated algorithm for language identification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Reach",
        "given": "Global"
      }
    ],
    "citation-number": [
      "29"
    ],
    "date": [
      "2004-12"
    ],
    "title": [
      "Global Internet statistics by language"
    ],
    "type": null,
    "url": [
      "http://www.glreach.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Reach",
        "given": "Global"
      }
    ],
    "citation-number": [
      "30"
    ],
    "date": [
      "2004-12"
    ],
    "genre": [
      "com/globstats/refs.php3,"
    ],
    "title": [
      "Global Internet statistics: Sources and references"
    ],
    "type": null,
    "url": [
      "http://www.glreach."
    ]
  },
  {
    "author": [
      {
        "family": "Paulsen",
        "given": "R."
      },
      {
        "family": "Martino",
        "given": "M."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Word Counting Natural Language Determination, U.S"
    ],
    "type": "article-journal",
    "volume": [
      "6,704,698"
    ]
  },
  {
    "author": [
      {
        "family": "Schmitt",
        "given": "J."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "1990"
    ],
    "title": [
      "Trigram-based Method of Language Identification, U.S"
    ],
    "type": "article-journal",
    "volume": [
      "5,062,143"
    ]
  },
  {
    "author": [
      {
        "family": "Damashek",
        "given": "M."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "Method of Retrieving Documents that Concern the Same Topic, U.S"
    ],
    "type": "article-journal",
    "volume": [
      "5,418,951"
    ]
  },
  {
    "author": [
      {
        "family": "Sharkey",
        "given": "J.B."
      },
      {
        "family": "Weishar",
        "given": "D."
      },
      {
        "family": "Lookwood",
        "given": "J.W."
      },
      {
        "family": "Loui",
        "given": "R."
      },
      {
        "family": "Rohwer",
        "given": "R."
      },
      {
        "family": "Byrnes",
        "given": "J."
      },
      {
        "family": "Pattipati",
        "given": "K."
      },
      {
        "family": "Cousins",
        "given": "D."
      },
      {
        "family": "Nicolletti",
        "given": "M."
      },
      {
        "family": "Eick",
        "given": "S."
      }
    ],
    "citation-number": [
      "34"
    ],
    "title": [
      "Information processing at very"
    ],
    "type": null
  },
  {
    "citation-number": [
      "778"
    ],
    "container-title": [
      "Emergent Information Technologies and Enabling Policies for Counter Terrosiom"
    ],
    "date": [
      "2006"
    ],
    "editor": [
      {
        "family": "Popp",
        "given": "R."
      },
      {
        "family": "Yin",
        "given": "J."
      }
    ],
    "publisher": [
      "IEEE Press/Wiley"
    ],
    "title": [
      "Chapter 34 I Network Packet Processing in Reconfigurable Hardware high-speed data ingestion rates"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Lockwood",
        "given": "J.W."
      },
      {
        "family": "Eick",
        "given": "S.G."
      },
      {
        "family": "Weishar",
        "given": "D.J."
      },
      {
        "family": "Loui",
        "given": "R."
      },
      {
        "family": "Moscola",
        "given": "J."
      },
      {
        "family": "Kastner",
        "given": "C."
      },
      {
        "family": "Levine",
        "given": "A."
      },
      {
        "family": "Attig",
        "given": "M."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "IEEE Aerospace Conference"
    ],
    "date": [
      "2005-03"
    ],
    "title": [
      "Transformation algorithms for datastreams"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Lockwood",
        "given": "J.W."
      },
      {
        "family": "Eick",
        "given": "S.G."
      },
      {
        "family": "Mauger",
        "given": "J."
      },
      {
        "family": "Byrnes",
        "given": "J."
      },
      {
        "family": "Loui",
        "given": "R."
      },
      {
        "family": "Levine",
        "given": "A."
      },
      {
        "family": "Weishar",
        "given": "D.J."
      },
      {
        "family": "Ratner",
        "given": "A."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "IEEE Aerospace Conference"
    ],
    "date": [
      "2006-03"
    ],
    "title": [
      "Hardware accelerated algorithms for semantic processing of document streams"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Cho",
        "given": "Y.H."
      },
      {
        "family": "Moscola",
        "given": "J."
      },
      {
        "family": "Lockwood",
        "given": "J.W."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "Proceedings of the International Workshop on Data Engineering"
    ],
    "date": [
      "2006-04"
    ],
    "title": [
      "Context-free grammar based token tagger in reconfigurable devices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lockwood",
        "given": "J.W."
      },
      {
        "family": "McKeown",
        "given": "N."
      },
      {
        "family": "Watson",
        "given": "G."
      },
      {
        "family": "Gibb",
        "given": "G."
      },
      {
        "family": "Hartke",
        "given": "P."
      },
      {
        "family": "Naous",
        "given": "J."
      },
      {
        "family": "Raghuraman",
        "given": "R."
      },
      {
        "family": "Luo",
        "given": "J."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "IEEE International Conference on Microelectronic Systems Education"
    ],
    "date": [
      "2007-06"
    ],
    "title": [
      "NetFPGA—An open platform for Gigabit-rate network switching and routing"
    ],
    "type": "article-journal",
    "volume": [
      "MSE2007"
    ]
  },
  {
    "author": [
      {
        "family": "Luo",
        "given": "J."
      },
      {
        "family": "Pettit",
        "given": "J."
      },
      {
        "family": "Casado",
        "given": "M."
      },
      {
        "family": "McKeown",
        "given": "N."
      },
      {
        "family": "Lockwood",
        "given": "J.W."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "IEEE Symposium on High-Performance Interconnects (Hot Interconnects-15"
    ],
    "date": [
      "2007-08"
    ],
    "title": [
      "Prototyping fast, simple, secure switches for ethane"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "References [1] K. Itoh et al."
      }
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "Limitations and challenges of multigigabit DRAM chip design"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Oskin",
        "given": "M."
      },
      {
        "family": "Hensley",
        "given": "J."
      },
      {
        "family": "Keen",
        "given": "D."
      },
      {
        "family": "Chong",
        "given": "F.T."
      },
      {
        "family": "Farrens",
        "given": "M.K."
      },
      {
        "family": "Chopra",
        "given": "A."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "International Symposium on Microarchitecture"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Exploiting ILP in page-based intelligent memory"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "3"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "Semiconductor Industry Association. The national technology roadmap for semiconductors"
    ],
    "type": null,
    "url": [
      "http://www.sematech.org/public/roadmap/,"
    ]
  },
  {
    "author": [
      {
        "family": "Oskin",
        "given": "M."
      },
      {
        "family": "Chong",
        "given": "F.T."
      },
      {
        "family": "Sherwood",
        "given": "T."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceedings of the 25th Annual International Symposium on Computer Architecture"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Active pages: A computation model for intelligent memory"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ashenden",
        "given": "P."
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "2002"
    ],
    "edition": [
      "2nd"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "The Designer’s Guide to VHDL"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Altera"
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "1998-05"
    ],
    "title": [
      "FLEX 10K Embedded Programmable Logic Family"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Oskin",
        "given": "M."
      },
      {
        "family": "Lita",
        "given": "L.V."
      },
      {
        "family": "Chong",
        "given": "F.T."
      },
      {
        "family": "Hensley",
        "given": "J."
      },
      {
        "family": "Franklin",
        "given": "D.K."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Parallel Processing Letters"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Algorithmic complexity with page-based intelligent memory"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Kautonen",
        "given": "A."
      },
      {
        "family": "Leppnen",
        "given": "V."
      },
      {
        "family": "Penttonen",
        "given": "M."
      }
    ],
    "citation-number": [
      "8"
    ],
    "title": [
      "PRAM model"
    ],
    "type": null,
    "url": [
      "http//www.cs.joensuu.fi/ pages/penttonen/parallel/pram.pram.html."
    ]
  },
  {
    "author": [
      {
        "family": "Oskin",
        "given": "M."
      },
      {
        "family": "Lita",
        "given": "L.-V."
      },
      {
        "family": "Chong",
        "given": "F.T."
      },
      {
        "family": "Hensley",
        "given": "J."
      },
      {
        "family": "Franklin",
        "given": "D.K."
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "2000-02"
    ],
    "genre": [
      "Technical Report CS-01-00,"
    ],
    "location": [
      "Davis"
    ],
    "publisher": [
      "Department of Computer Science, University of California"
    ],
    "title": [
      "Algorithmic Complexity with Page-Based Intelligent Memory"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Hoang",
        "given": "D.T."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Splash 2: FPGAs in a Custom Computing Machine"
    ],
    "date": [
      "1996"
    ],
    "editor": [
      {
        "family": "Buell",
        "given": "D."
      },
      {
        "family": "Arnold",
        "given": "J."
      },
      {
        "family": "Kleinfelder",
        "given": "W."
      }
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Searching genetic database on Splash 2"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Oskin",
        "given": "M."
      },
      {
        "family": "Chong",
        "given": "F.T."
      },
      {
        "family": "Sherwood",
        "given": "T."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the IEEE International Conference on Computer Design"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "ActiveOS: Virtualizing intelligent memory"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Asthana",
        "given": "A."
      },
      {
        "family": "Cravatts",
        "given": "M."
      },
      {
        "family": "Krzyzanowski",
        "given": "P."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "International Workshop on Memory Technology, Design and Testing"
    ],
    "date": [
      "1994"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Design of an active memory system for network applications"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Noakes",
        "given": "M."
      },
      {
        "family": "Wallach",
        "given": "D."
      },
      {
        "family": "Dally",
        "given": "W."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the 20th Annual ACM International Symposium on Computer Architecture"
    ],
    "date": [
      "1993-05"
    ],
    "title": [
      "The J-Machine multicomputer: An architectural evaluation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "W."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems"
    ],
    "date": [
      "1998-10"
    ],
    "title": [
      "Space-time scheduling of instruction-level parallelism on a Raw machine"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chien",
        "given": "A.A."
      },
      {
        "family": "Gupta",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "15"
    ],
    "date": [
      "1996"
    ],
    "publisher": [
      "Frontiers"
    ],
    "title": [
      "MORPH: A system architecture for robust high performance using customization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ebeling",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1997-04"
    ],
    "title": [
      "Mapping applications to the RaPiD configurable architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Miled",
        "given": "Z."
      },
      {
        "family": "Eigenmann",
        "given": "R."
      },
      {
        "family": "Fortes",
        "given": "J."
      },
      {
        "family": "Taylor",
        "given": "V."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Sixth Symposium on the Frontiers of Massively Parallel Computation"
    ],
    "date": [
      "1996-10"
    ],
    "title": [
      "Hierarchical processors-and-memory architecture for high performance computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kang",
        "given": "Y."
      },
      {
        "family": "Huang",
        "given": "M."
      },
      {
        "family": "Yoon",
        "given": "S."
      },
      {
        "family": "Ge",
        "given": "Z."
      },
      {
        "family": "Franklin",
        "given": "D.K."
      },
      {
        "family": "Lam",
        "given": "V."
      },
      {
        "family": "Pattnaik",
        "given": "P."
      },
      {
        "family": "Torrellas",
        "given": "J."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "International Conference on Computer Design"
    ],
    "date": [
      "1999-10"
    ],
    "title": [
      "FlexRAM: An advanced intelligent memory system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Patterson",
        "given": "D."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Scientific American"
    ],
    "date": [
      "1995-09"
    ],
    "title": [
      "Microprocessors in 2020"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kogge",
        "given": "P.M."
      },
      {
        "family": "Sunaga",
        "given": "T."
      },
      {
        "family": "Retter",
        "given": "E.A.E."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "16th IEEE Conference on Advanced Research in VLSI"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "Combined DRAM and logic chip for massively parallel applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Draper",
        "given": "J."
      },
      {
        "family": "Chame",
        "given": "J."
      },
      {
        "family": "Hall",
        "given": "M."
      },
      {
        "family": "Steele",
        "given": "C."
      },
      {
        "family": "Barrett",
        "given": "T."
      },
      {
        "family": "LaCoss",
        "given": "J."
      },
      {
        "family": "Granacki",
        "given": "J."
      },
      {
        "family": "Shin",
        "given": "J."
      },
      {
        "family": "Chen",
        "given": "C."
      },
      {
        "family": "Kang",
        "given": "C.W."
      },
      {
        "family": "Kim",
        "given": "I."
      },
      {
        "family": "Daglikoca",
        "given": "G."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "International Conference on Supercomputing"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Architecture: The architecture of the DIVA processing-in-memory chip"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Carter",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of the International Symposium on High-Performance Computer Architecture"
    ],
    "date": [
      "1999-01"
    ],
    "note": [
      "This page intentionally left blank"
    ],
    "title": [
      "Impulse: Building a smarter memory controller"
    ],
    "type": "paper-conference"
  },
  {
    "date": [
      "1997"
    ],
    "editor": [
      {
        "family": "Hochbaum",
        "given": "D.S."
      }
    ],
    "note": [
      "References [1"
    ],
    "publisher": [
      "PWS Publishing"
    ],
    "title": [
      "Approximation Algorithms for NP-Hard Problems"
    ],
    "type": null
  },
  {
    "citation-number": [
      "2"
    ],
    "date": [
      "2005ITRS/Home2005.htm, 2005"
    ],
    "title": [
      "International technology roadmap for semiconductors"
    ],
    "type": null,
    "url": [
      "http://www.itrs.net/Links/"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "ACM/SIGDA"
    ],
    "title": [
      "Entropy, counting, and programmable interconnect"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Hennessy",
        "given": "J."
      },
      {
        "family": "Chow",
        "given": "P."
      },
      {
        "family": "Gulak",
        "given": "G."
      },
      {
        "family": "Acken",
        "given": "J."
      },
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Chu",
        "given": "C.-Y."
      },
      {
        "family": "McFarling",
        "given": "S."
      },
      {
        "family": "Przybylski",
        "given": "S."
      },
      {
        "family": "Richardson",
        "given": "S."
      },
      {
        "family": "Salz",
        "given": "A."
      },
      {
        "family": "Simoni",
        "given": "R."
      },
      {
        "family": "Stark",
        "given": "D."
      },
      {
        "family": "Steenkiste",
        "given": "P."
      },
      {
        "family": "Tjiang",
        "given": "S."
      },
      {
        "family": "Wing",
        "given": "M."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference, Digest of Technical Papers"
    ],
    "date": [
      "1987"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "A 32b microprocessor with on-chip 2 Kbyte instruction cache"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McNairy",
        "given": "C."
      },
      {
        "family": "Bhatia",
        "given": "R."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Montecito: A dual-core, dual-thread Titanium processor"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Gschwind",
        "given": "M."
      },
      {
        "family": "Hofstee",
        "given": "H.P."
      },
      {
        "family": "Flachs",
        "given": "B."
      },
      {
        "family": "Hopkins",
        "given": "M."
      },
      {
        "family": "Watanabe",
        "given": "Y."
      },
      {
        "family": "Yamazaki",
        "given": "T."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Synergistic processing in cells multicore architecture"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Gardner",
        "given": "M."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Scientific American"
    ],
    "date": [
      "1970"
    ],
    "title": [
      "The fantastic combinations of John Conway’s new solitaire game “Life"
    ],
    "type": "article-journal",
    "volume": [
      "223"
    ]
  },
  {
    "author": [
      {
        "family": "Papadantonakis",
        "given": "K."
      },
      {
        "family": "Kapre",
        "given": "N."
      },
      {
        "family": "Chan",
        "given": "S."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the International Conference on Field-Programmable Technology"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Pipelining saturated accumulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Balancing interconnect and computation in a reconfigurable computing array (or, why you don’t really want 100% LUT utilization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "The density advantage of configurable computing"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Kuon",
        "given": "I."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Measuring the gap between FPGAs and ASICs"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Beauchamp",
        "given": "M.J."
      },
      {
        "family": "Hauck",
        "given": "S."
      },
      {
        "family": "Underwood",
        "given": "K.D."
      },
      {
        "family": "Hemmert",
        "given": "K.S."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Embedded floating-point units in FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brent",
        "given": "R.P."
      },
      {
        "family": "Kung",
        "given": "H.T."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1982"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "A regular layout for parallel adders"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Hauck",
        "given": "S."
      },
      {
        "family": "Hosler",
        "given": "M.M."
      },
      {
        "family": "Fry",
        "given": "T.W."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "High-performance carry chains for FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Carter",
        "given": "W.S."
      },
      {
        "family": "Duong",
        "given": "K."
      },
      {
        "family": "Freeman",
        "given": "R.H."
      },
      {
        "family": "Hsieh",
        "given": "H.-C."
      },
      {
        "family": "Ja",
        "given": "J.Y."
      },
      {
        "family": "Mahoney",
        "given": "J.E."
      },
      {
        "family": "Ngo",
        "given": "L.T."
      },
      {
        "family": "Sze",
        "given": "S.L."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of the IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "1986"
    ],
    "title": [
      "A user programmable reconfigurable logic array"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "References [1] S. E. Schuster."
      }
    ],
    "container-title": [
      "IEEE Journal of Solid State Circuits"
    ],
    "date": [
      "1978"
    ],
    "issue": [
      "5"
    ],
    "note": [
      "37.6 Outlook 851"
    ],
    "title": [
      "Multiple word/bit line redundancy for semiconductor memories"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Keeth",
        "given": "B."
      },
      {
        "family": "Baker",
        "given": "R.J."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Microelectronic Systems"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "DRAM Circuit Design: A Tutorial"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Conjectandi",
        "given": "J.Bernoulli Ars"
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1713"
    ],
    "location": [
      "Basel, Switzerland"
    ],
    "title": [
      "Impensis thurnisiorum, fratrum"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Drake",
        "given": "A.W."
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "1988"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Fundamentals of Applied Probability Theory"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "2004"
    ],
    "editor": [
      {
        "family": "Shukla",
        "given": "S.K."
      },
      {
        "family": "Bahar",
        "given": "R.I."
      }
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Law of large numbers system design. Nano, Quantum and Molecular Computing: Implications to High Level Design and Validation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "W.K."
      },
      {
        "family": "Meyer",
        "given": "F.J."
      },
      {
        "family": "Chen",
        "given": "X.-T."
      },
      {
        "family": "Lombardi",
        "given": "F."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Testing configurable LUT-based FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Culbertson",
        "given": "W.B."
      },
      {
        "family": "Amerson",
        "given": "R."
      },
      {
        "family": "Carter",
        "given": "R."
      },
      {
        "family": "Kuekes",
        "given": "P."
      },
      {
        "family": "Snider",
        "given": "G."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Defect tolerance on the TERAMAC custom computer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishra",
        "given": "M."
      },
      {
        "family": "Goldstein",
        "given": "S.C."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the International Test Conference (ITC"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Defect tolerance at the end of the roadmap"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishra",
        "given": "M."
      },
      {
        "family": "Goldstein",
        "given": "S.C."
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "2004"
    ],
    "editor": [
      {
        "family": "Shukla",
        "given": "S.K."
      },
      {
        "family": "Bahar",
        "given": "R.I."
      }
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Defect tolerance at the end of the roadmap. Nano, Quantum and Molecular Computing: Implications to High Level Design and Validation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cliff",
        "given": "R.G."
      },
      {
        "family": "Raman",
        "given": "R."
      },
      {
        "family": "Reddy",
        "given": "S.T."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "U.S"
    ],
    "date": [
      "1995-07-18"
    ],
    "title": [
      "Programmable logic devices with spare circuits for replacement of defects"
    ],
    "type": "article-journal",
    "volume": [
      "Patent number 5,434,514"
    ]
  },
  {
    "author": [
      {
        "family": "McClintock",
        "given": "C."
      },
      {
        "family": "Lee",
        "given": "A.L."
      },
      {
        "family": "Cliff",
        "given": "R.G."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "U.S"
    ],
    "date": [
      "2000-03-07"
    ],
    "title": [
      "Redundancy circuitry for logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "Patent number 6,034,536"
    ]
  },
  {
    "author": [
      {
        "family": "Lach",
        "given": "J."
      },
      {
        "family": "Mangione-Smith",
        "given": "W.H."
      },
      {
        "family": "Potkonjak",
        "given": "M."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Low overhead fault-tolerant FPGA systems"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Yu",
        "given": "A.J."
      },
      {
        "family": "Lemieux",
        "given": "G.G."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Defect-tolerant FPGA switch block and connection block with fine-grain redundancy for yield enhancement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yu",
        "given": "A.J."
      },
      {
        "family": "Lemieux",
        "given": "G.G."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of the International Conference on Field-Programmable Technology"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "FPGA defect tolerance: Impact of granularity"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cormen",
        "given": "T."
      },
      {
        "family": "Leiserson",
        "given": "C."
      },
      {
        "family": "Rivest",
        "given": "R."
      }
    ],
    "citation-number": [
      "15"
    ],
    "date": [
      "1990"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Introduction to Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hopcroft",
        "given": "J.E."
      },
      {
        "family": "Karp",
        "given": "R.M."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "SIAM Journal on Computing"
    ],
    "date": [
      "1973"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "An n2.5 algorithm for maximum matching in bipartite graphs"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Naeimi",
        "given": "H."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings of the International Conference on Field-Programmable Technology"
    ],
    "date": [
      "2004"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "A greedy algorithm for tolerating defective crosspoints in nanoPLA design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Naeimi",
        "given": "H."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Seven strategies for tolerating highly defective fabrication"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Hyder",
        "given": "Z."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceedings of the International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Defect tolerance in multiple-FPGA systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tahoori",
        "given": "M.B."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "9"
    ],
    "title": [
      "Application-dependent testing of FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Neumann",
        "given": "J.",
        "particle": "von"
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Automata Studies"
    ],
    "date": [
      "1956"
    ],
    "editor": [
      {
        "family": "Shannon",
        "given": "C."
      },
      {
        "family": "McCarthy",
        "given": "J."
      }
    ],
    "publisher": [
      "Princeton University Press"
    ],
    "title": [
      "Probabilistic logic and the synthesis of reliable organisms from unreliable components"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Pippenger",
        "given": "N."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of the Symposia of Pure Mathematics 50"
    ],
    "date": [
      "1990"
    ],
    "title": [
      "Developments in “the synthesis of reliable organisms from unreliable components"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Carmichael",
        "given": "C."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "San Jose"
    ],
    "date": [
      "2006 (XAPP 197—http://www.xilinx.com/bvdocs/appnotes/xapp197.pdf"
    ],
    "title": [
      "Triple Module Redundancy Design Techniques for Virtex FPGAs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rollins",
        "given": "N."
      },
      {
        "family": "Wirthlin",
        "given": "M."
      },
      {
        "family": "Graham",
        "given": "P."
      },
      {
        "family": "Caffrey",
        "given": "M."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Proceedings of the International Conference on Military and Aerospace Programmable"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Evaluating TMR techniques in the presence of single event upsets"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Clark",
        "given": "G.C.",
        "suffix": "Jr."
      },
      {
        "family": "Cain",
        "given": "J.B."
      }
    ],
    "citation-number": [
      "25"
    ],
    "date": [
      "1981"
    ],
    "publisher": [
      "Plenum Press"
    ],
    "title": [
      "Error-Correction Coding for Digital Communications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "McEliece",
        "given": "R.J."
      }
    ],
    "citation-number": [
      "26"
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "The Theory of Information and Coding"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Mitra",
        "given": "S."
      },
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Proceedings of the International Test Conference"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Which concurrent error detection scheme to choose?"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "28"
    ],
    "date": [
      "1981"
    ],
    "editor": [
      {
        "family": "Postel",
        "given": "J."
      }
    ],
    "genre": [
      "RFC 793,"
    ],
    "publisher": [
      "Information Sciences Institute, University of Southern California, Marina del Rey"
    ],
    "title": [
      "Transmission Control Protocol—DARPA Internet Program Protocol Specification"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Takeda",
        "given": "E."
      },
      {
        "family": "Suzuki",
        "given": "N."
      },
      {
        "family": "Hagiwara",
        "given": "T."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Proceedings of the International Electron Devices Meeting"
    ],
    "date": [
      "1983"
    ],
    "title": [
      "Device performance degradation to hot-carrier injection at energies below the Si-SiO2 energy barrier"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Renn",
        "given": "S.-H."
      },
      {
        "family": "Raynaud",
        "given": "C."
      },
      {
        "family": "Pelloie",
        "given": "J.-L."
      },
      {
        "family": "Balestra",
        "given": "F."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "10"
    ],
    "title": [
      "A thorough investigation of the degradation induced by hot-carrier injection in deep submicron N- and P-channel partially and fully depleted unibond and SIMOX MOSFETs"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Schroder",
        "given": "D.K."
      },
      {
        "family": "Babcock",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Journal of Applied Physics"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing"
    ],
    "type": "article-journal",
    "volume": [
      "94"
    ]
  },
  {
    "author": [
      {
        "family": "Osborn",
        "given": "J."
      },
      {
        "family": "Lacoe",
        "given": "R."
      },
      {
        "family": "Mayer",
        "given": "D."
      },
      {
        "family": "Yabiku",
        "given": "G."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "Proceedings of the European Conference on Radiation and Its Effects on Components and Systems"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Total dose hardness of three commercial CMOS microelectronics foundries"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brothers",
        "given": "C."
      },
      {
        "family": "Pugh",
        "given": "R."
      },
      {
        "family": "Duggan",
        "given": "P."
      },
      {
        "family": "Chavez",
        "given": "J."
      },
      {
        "family": "Schepis",
        "given": "D."
      },
      {
        "family": "Yee",
        "given": "D."
      },
      {
        "family": "Wu",
        "given": "S."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "IEEE Transactions on Nuclear Science"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "Total-dose and SEU characterization of 0.25 micron CMOS/SOI integrated circuit memory technologies"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Emmert",
        "given": "J."
      },
      {
        "family": "Stroud",
        "given": "C."
      },
      {
        "family": "Skaggs",
        "given": "B."
      },
      {
        "family": "Abramovici",
        "given": "M."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Dynamic fault tolerance in FPGAs via partial reconfiguration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sinha",
        "given": "S.K."
      },
      {
        "family": "Kamarchik",
        "given": "P.M."
      },
      {
        "family": "Goldstein",
        "given": "S.C."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Tunable fault tolerance for runtime reconfigurable architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lakamraju",
        "given": "V."
      },
      {
        "family": "Tessier",
        "given": "R."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Tolerating operational faults in cluster-based FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Harel",
        "given": "S."
      },
      {
        "family": "Maiz",
        "given": "J."
      },
      {
        "family": "Alavi",
        "given": "M."
      },
      {
        "family": "Mistry",
        "given": "K."
      },
      {
        "family": "Walsta",
        "given": "S."
      },
      {
        "given": "C."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "Proceedings of Symposium on VLSI Digest of Technology Papers"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Dai Impact of CMOS process scaling and SOI on the soft error rates of logic processes"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Quinn",
        "given": "H."
      },
      {
        "family": "Graham",
        "given": "P."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Terrestrial-based radiation upsets: A cautionary tale"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Carmichael",
        "given": "C."
      },
      {
        "family": "Caffrey",
        "given": "M."
      },
      {
        "family": "Salazar",
        "given": "A."
      }
    ],
    "citation-number": [
      "39"
    ],
    "date": [
      "2000 (XAPP 216—http://www.xilinx.com/ bvdocs/appnotes/xapp216.pdf"
    ],
    "location": [
      "San Jose"
    ],
    "publisher": [
      "Xilinx, Inc"
    ],
    "title": [
      "Correcting Single-Event Upsets Through Virtex Partial Configuration"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Asadi",
        "given": "G.-H."
      },
      {
        "family": "Tahoori",
        "given": "M.B."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "Proceedings of the VLSI Test Symposium"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Soft error mitigation for SRAM-based FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pratt",
        "given": "B."
      },
      {
        "family": "Caffrey",
        "given": "M."
      },
      {
        "family": "Graham",
        "given": "P."
      },
      {
        "family": "Morgan",
        "given": "K."
      },
      {
        "family": "Wirthlin",
        "given": "M."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "Proceedings of the IEEE International Reliability Physics Symposium"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Improving FPGA design robustness with partial TMR"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brueck",
        "given": "S.R.J."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "International Trends in Applied Optics, SPIE Press"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "There are no fundamental limits to optical lithography"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "ACM Journal on Emerging Technologies in Computing Systems"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Nanowire-based programmable architectures"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Tan",
        "given": "Y."
      },
      {
        "family": "Dai",
        "given": "X."
      },
      {
        "family": "Li",
        "given": "Y."
      },
      {
        "family": "Zhu",
        "given": "D."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Journal of Material Chemistry"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Preparation of gold, platinum, palladium and silver nanoparticles by the reduction of their salts with a weak reductant–potassium bitartrate"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "Y."
      },
      {
        "family": "Cui",
        "given": "Y."
      },
      {
        "family": "Huynh",
        "given": "L."
      },
      {
        "family": "Barrelet",
        "given": "C.J."
      },
      {
        "family": "Bell",
        "given": "D.C."
      },
      {
        "family": "Lieber",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Nanoletters"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Controlled growth and structures of molecular-scale silicon nanowires"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Cui",
        "given": "Y."
      },
      {
        "family": "Lauhon",
        "given": "L.J."
      },
      {
        "family": "Gudiksen",
        "given": "M.S."
      },
      {
        "family": "Wang",
        "given": "J."
      },
      {
        "family": "Lieber",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Applied Physics Letters"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "15"
    ],
    "title": [
      "Diameter-controlled synthesis of single crystal silicon nanowires"
    ],
    "type": "article-journal",
    "volume": [
      "78"
    ]
  },
  {
    "author": [
      {
        "family": "Zheng",
        "given": "B."
      },
      {
        "family": "Wu",
        "given": "Y."
      },
      {
        "family": "Yang",
        "given": "P."
      },
      {
        "family": "Liu",
        "given": "J."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Advanced Materials"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Synthesis of ultra-long and highly-oriented silicon oxide nanowires from alloy liquid"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Gudiksen",
        "given": "M.S."
      },
      {
        "family": "Wang",
        "given": "J."
      },
      {
        "family": "Lieber",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Journal of Physical Chemistry B"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Synthetic control of the diameter and length of semiconductor nanowires"
    ],
    "type": "article-journal",
    "volume": [
      "105"
    ]
  },
  {
    "author": [
      {
        "family": "Gudiksen",
        "given": "M.S."
      },
      {
        "family": "Lauhon",
        "given": "L.J."
      },
      {
        "family": "Wang",
        "given": "J."
      },
      {
        "family": "Smith",
        "given": "D.C."
      },
      {
        "family": "Lieber",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Nature"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Growth of nanowire superlattice structures for nanoscale photonics and electronics"
    ],
    "type": "article-journal",
    "volume": [
      "415"
    ]
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "Y."
      },
      {
        "family": "Fan",
        "given": "R."
      },
      {
        "family": "Yang",
        "given": "P."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Nanoletters"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Block-by-block growth of single-crystalline Si/SiGe superlattice nanowires"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Bjork",
        "given": "M.T."
      },
      {
        "family": "Ohlsson",
        "given": "B.J."
      },
      {
        "family": "Sass",
        "given": "T."
      },
      {
        "family": "Persson",
        "given": "A.I."
      },
      {
        "family": "Thelander",
        "given": "C."
      },
      {
        "family": "Magnusson",
        "given": "M.H."
      },
      {
        "family": "Depper",
        "given": "K."
      },
      {
        "family": "Wallenberg",
        "given": "L.R."
      },
      {
        "family": "Samuelson",
        "given": "L."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Nanoletters"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "One-dimensional steeplechase for electrons realized"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Lauhon",
        "given": "L.J."
      },
      {
        "family": "Gudiksen",
        "given": "M.S."
      },
      {
        "family": "Wang",
        "given": "D."
      },
      {
        "family": "Lieber",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Nature"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Epitaxial core-shell and core-multi-shell nanowire heterostructures"
    ],
    "type": "article-journal",
    "volume": [
      "420"
    ]
  },
  {
    "author": [
      {
        "family": "Law",
        "given": "M."
      },
      {
        "family": "Goldberger",
        "given": "J."
      },
      {
        "family": "Yang",
        "given": "P."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Annual Review of Material Science"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Semiconductor nanowires and nanotubes"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Ritala",
        "given": "M."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Applied Surface Science"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Advanced ALE processes of amorphous and polycrystalline films"
    ],
    "type": "article-journal",
    "volume": [
      "112"
    ]
  },
  {
    "author": [
      {
        "family": "Ritala",
        "given": "M."
      },
      {
        "family": "Kukli",
        "given": "K."
      },
      {
        "family": "Rahtu",
        "given": "A."
      },
      {
        "family": "Raisanen",
        "given": "P.I."
      },
      {
        "family": "Leskela",
        "given": "M."
      },
      {
        "family": "Sajavaara",
        "given": "T."
      },
      {
        "family": "Keinonen",
        "given": "J."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Atomic layer deposition of oxide thin films with metal alkoxides as oxygen sources"
    ],
    "type": "article-journal",
    "volume": [
      "288"
    ]
  },
  {
    "citation-number": [
      "874"
    ],
    "title": [
      "Chapter 38 I Reconfigurable Computing and Nanoscale Architecture"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "Y."
      },
      {
        "family": "Xiang",
        "given": "J."
      },
      {
        "family": "Yang",
        "given": "C."
      },
      {
        "family": "Lu",
        "given": "W."
      },
      {
        "family": "Lieber",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Nature"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Single-crystal metallic nanowires and metal/semiconductor nanowire heterostructures"
    ],
    "type": "article-journal",
    "volume": [
      "430"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "Y."
      },
      {
        "family": "Duan",
        "given": "X."
      },
      {
        "family": "Wei",
        "given": "Q."
      },
      {
        "family": "Lieber",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Directed assembly of one-dimensional nanostructures into functional networks"
    ],
    "type": "article-journal",
    "volume": [
      "291"
    ]
  },
  {
    "author": [
      {
        "family": "Whang",
        "given": "D."
      },
      {
        "family": "Jin",
        "given": "S."
      },
      {
        "family": "Lieber",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Nanoletters"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "7"
    ],
    "title": [
      "Nanolithography using hierarchically assembled nanowire masks"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Whang",
        "given": "D."
      },
      {
        "family": "Jin",
        "given": "S."
      },
      {
        "family": "Wu",
        "given": "Y."
      },
      {
        "family": "Lieber",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Nanoletters"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "9"
    ],
    "title": [
      "Large-scale hierarchical organization of nanowire arrays for integrated nanosystems"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Y."
      },
      {
        "family": "Ohlberg",
        "given": "D.A.A."
      },
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Stewart",
        "given": "D.R."
      },
      {
        "family": "Williams",
        "given": "R.S."
      },
      {
        "family": "Jeppesen",
        "given": "J.O."
      },
      {
        "family": "Nielsen",
        "given": "K.A."
      },
      {
        "family": "Stoddart",
        "given": "J.F."
      },
      {
        "family": "Olynick",
        "given": "D.L."
      },
      {
        "family": "Anderson",
        "given": "E."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Applied Physics Letters"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "10"
    ],
    "title": [
      "Nanoscale molecularswitch devices fabricated by imprint lithography"
    ],
    "type": "article-journal",
    "volume": [
      "82"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Y."
      },
      {
        "family": "Jung",
        "given": "G.-Y."
      },
      {
        "family": "Ohlberg",
        "given": "D.A.A."
      },
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Stewart",
        "given": "D.R."
      },
      {
        "family": "Jeppesen",
        "given": "J.O."
      },
      {
        "family": "Nielsen",
        "given": "K.A."
      },
      {
        "family": "Stoddart",
        "given": "J.F."
      },
      {
        "family": "Williams",
        "given": "R.S."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Nanotechnology"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Nanoscale molecular-switch crossbar circuits"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Stewart",
        "given": "D.R."
      },
      {
        "family": "Ohlberg",
        "given": "D.A.A."
      },
      {
        "family": "Beck",
        "given": "P.A."
      },
      {
        "family": "Chen",
        "given": "Y."
      },
      {
        "family": "Williams",
        "given": "R.S."
      },
      {
        "family": "Jeppesen",
        "given": "J.O."
      },
      {
        "family": "Nielsen",
        "given": "K.A."
      },
      {
        "family": "Stoddart",
        "given": "J.F."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Nanoletters"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Molecule-independent electrical switching in Pt/organic monolayer/Ti devices"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Collier",
        "given": "C."
      },
      {
        "family": "Mattersteig",
        "given": "G."
      },
      {
        "family": "Wong",
        "given": "E."
      },
      {
        "family": "Luo",
        "given": "Y."
      },
      {
        "family": "Beverly",
        "given": "K."
      },
      {
        "family": "Sampaio",
        "given": "J."
      },
      {
        "family": "Raymo",
        "given": "F."
      },
      {
        "family": "Stoddart",
        "given": "J."
      },
      {
        "family": "Heath",
        "given": "J."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "A [2]catenane-based solid state reconfigurable switch"
    ],
    "type": "article-journal",
    "volume": [
      "289"
    ]
  },
  {
    "author": [
      {
        "family": "Brown",
        "given": "C.L."
      },
      {
        "family": "Jonas",
        "given": "U."
      },
      {
        "family": "Preece",
        "given": "J.A."
      },
      {
        "family": "Ringsdorf",
        "given": "H."
      },
      {
        "family": "Seitz",
        "given": "M."
      },
      {
        "family": "Stoddart",
        "given": "J.F."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Langmuir"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Introduction of [2]catenanes into Langmuir films and Langmuir–Blodgett multilayers: A possible strategy for molecular information storage materials"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "24"
    ],
    "date": [
      "1996"
    ],
    "genre": [
      "AI Technical Report 1586,"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "MIT Artificial Intelligence Laboratory"
    ],
    "title": [
      "Reconfigurable Architectures for General-Purpose Computing"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "IEEE Transactions on Nanotechnology"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Array-based architecture for FET-based, nanoscale electronics"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Lincoln",
        "given": "P."
      },
      {
        "family": "Savage",
        "given": "J."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "IEEE Transactions on Nanotechnology"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Stochastic assembly of sublithographic nanoscale interfaces"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Nano, Quantum and Molecular Computing: Implications to High Level Design and Validation"
    ],
    "date": [
      "2004"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Law of Large Numbers system design"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Design of programmable interconnect for sublithographic programmable logic arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gojman",
        "given": "B."
      },
      {
        "family": "Rubin",
        "given": "R."
      },
      {
        "family": "Pilotto",
        "given": "C."
      },
      {
        "family": "Tanamoto",
        "given": "T."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Proceedings of the International Conference on Nano-Networks 2006"
    ],
    "title": [
      "3D nanowire-based programmable logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Goldstein",
        "given": "S.C."
      },
      {
        "family": "Kuekes",
        "given": "P.J."
      },
      {
        "family": "Lincoln",
        "given": "P."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "IEEE Transactions on Nanotechnology"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Non-photolithographic nanoscale memory density prospects"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "IEEE Transactions on Nanotechnology"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "Deterministic addressing of nanoscale devices assembled at sublithographic pitches"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Naeimi",
        "given": "H."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Seven strategies for tolerating highly defective fabrication"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "33"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "FPGA Place-and-Route Challenge"
    ],
    "type": null,
    "url": [
      "http://www.eecg.toronto.edu/"
    ]
  },
  {
    "author": [
      {
        "family": "Heath",
        "given": "J.R."
      },
      {
        "family": "Kuekes",
        "given": "P.J."
      },
      {
        "family": "Snider",
        "given": "G.S."
      },
      {
        "family": "Williams",
        "given": "R.S."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "5370"
    ],
    "title": [
      "A defect-tolerant computer architecture: Opportunities for nanotechnology"
    ],
    "type": "article-journal",
    "volume": [
      "280"
    ]
  },
  {
    "author": [
      {
        "family": "Luo",
        "given": "Y."
      },
      {
        "family": "Collier",
        "given": "P."
      },
      {
        "family": "Jeppesen",
        "given": "J.O."
      },
      {
        "family": "Nielsen",
        "given": "K.A."
      },
      {
        "family": "Delonno",
        "given": "E."
      },
      {
        "family": "Ho",
        "given": "G."
      },
      {
        "family": "Perkins",
        "given": "J."
      },
      {
        "family": "Tseng",
        "given": "H.-R."
      },
      {
        "family": "Yamamoto",
        "given": "T."
      },
      {
        "family": "Stoddart",
        "given": "J.F."
      },
      {
        "family": "Heath",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "ChemPhysChem"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "Two-dimensional molecular electronics circuits"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Williams",
        "given": "S."
      },
      {
        "family": "Kuekes",
        "given": "P."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "U.S"
    ],
    "date": [
      "2001-07-03"
    ],
    "title": [
      "Demultiplexer for a molecular wire crossbar network"
    ],
    "type": "article-journal",
    "volume": [
      "Patent number 6,256,767"
    ]
  },
  {
    "author": [
      {
        "family": "Goldstein",
        "given": "S.C."
      },
      {
        "family": "Budiu",
        "given": "M."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Computer Architecture"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "178–189,"
    ],
    "title": [
      "NanoFabrics: Spatial computing using molecular electronics"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goldstein",
        "given": "S.C."
      },
      {
        "family": "Rosewater",
        "given": "D."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "ISSCC Digest of Technical Papers"
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Digital logic using molecular electronics"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Wilson",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Nanowire-based sublithographic programmable logic arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Strukov",
        "given": "D.B."
      },
      {
        "family": "Likharev",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "Nanotechnology"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Snider",
        "given": "G.S."
      },
      {
        "family": "Williams",
        "given": "R.S."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "Nanotechnology"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Nano/CMOS architectures using a field-programmable nanowire interconnect"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Melosh",
        "given": "N.A."
      },
      {
        "family": "Boukai",
        "given": "A."
      },
      {
        "family": "Diana",
        "given": "F."
      },
      {
        "family": "Gerardot",
        "given": "B."
      },
      {
        "family": "Badolato",
        "given": "A."
      },
      {
        "family": "Petroff",
        "given": "P.M."
      },
      {
        "family": "Heath",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Ultra high-density nanowire lattices and circuits"
    ],
    "type": "article-journal",
    "volume": [
      "300"
    ]
  },
  {
    "author": [
      {
        "family": "Austin",
        "given": "M.D."
      },
      {
        "family": "Ge",
        "given": "H."
      },
      {
        "family": "Wu",
        "given": "W."
      },
      {
        "family": "Li",
        "given": "M."
      },
      {
        "family": "Yu",
        "given": "Z."
      },
      {
        "family": "Wasserman",
        "given": "D."
      },
      {
        "family": "Lyon",
        "given": "S.A."
      },
      {
        "family": "Chou",
        "given": "S.Y."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "Applied Physics Letters"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "26"
    ],
    "title": [
      "Fabrication of 5 nm linewidth and 14 nm pitch features by nanoimprint lithography"
    ],
    "type": "article-journal",
    "volume": [
      "84"
    ]
  },
  {
    "author": [
      {
        "family": "Likharev",
        "given": "K.K."
      },
      {
        "family": "Strukov",
        "given": "D.B."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "Introducing Molecular Electronics"
    ],
    "date": [
      "2005"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "CMOL: Devices, circuits, and architectures"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Jensen",
        "given": "K.L."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "Physics of Plasmas"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "Field emitter arrays for plasma and microwave source applications"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "J."
      },
      {
        "family": "Reed",
        "given": "M."
      },
      {
        "family": "Rawlett",
        "given": "A."
      },
      {
        "family": "Tour",
        "given": "J."
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Large on-off ratios and negative differential resistance in a molecular electronic device"
    ],
    "type": "article-journal",
    "volume": [
      "286"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "J."
      },
      {
        "family": "Wang",
        "given": "W."
      },
      {
        "family": "Reed",
        "given": "M.A."
      },
      {
        "family": "Rawlett",
        "given": "M."
      },
      {
        "family": "Price",
        "given": "D.W."
      },
      {
        "family": "Tour",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "Applied Physics Letters"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Roomtemperature negative differential resistance in nanoscale molecular junctions"
    ],
    "type": "article-journal",
    "volume": [
      "77"
    ]
  },
  {
    "title": [
      "This page intentionally left blank INDEX"
    ],
    "type": null
  },
  {
    "note": [
      "600–4 width mismatch, 819–21 in SAR imagery, 591 Area-oriented mapping, 280–82 SLD, 592–94 Arithmetic statically reconfigurable system, 606–7 BFP, 450 Automated worm detection, 766–67 complexity, 442–43 Automatic compilation, 162–75, 212–13 distributed, 503–11 dataflow graphs, building, 164–69"
    ],
    "title": [
      "Applications vendors, 754 arithmetic implementation, 448–52 verification, 637, 638 characteristics and performance, 441–44 Associativity, 799–800 computational characteristics/ Asynchronous transfer mode (ATM) performance, 441–43 networking, 755 configure-once implementation, 445 ATM adaptation layer 5 (AAL5), 758 embedded, 476 ATR, 591–610 implementation strategies, 445–48 algorithms, 592–94 implementing with FPGAs, 439–52 dynamically reconfigurable designs, RTR, 446–47 594–600, 604–6 Architectural space modeling, 816–26 FOA algorithm, 592 efficiency, 817–25 with FPGAs, 591–610 raw density from architecture, 816–17 implementation methods, 604–7, 608 Area flow, 280 implementations, 604–9 Area models, 485–96 Mojave system, 604–6 high-level, 493–96 Myrinet system, 606–7 intersection mismatch, 823 reconfigurable computing models, 607–9 for multiple-wordlength adder, 495 reconfigurable static design"
    ],
    "type": null
  }
]
