#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Aug 10 13:22:15 2023
# Process ID: 2060
# Current directory: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8240 C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor_red_pitaya\adquisidor.xpr
# Log file: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/vivado.log
# Journal file: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya\vivado.jou
# Running On: DESKTOP-BRUHM76, OS: Windows, CPU Frequency: 3912 MHz, CPU Physical cores: 2, Host memory: 17041 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.xpr
export_ip_user_files -of_objects  [get_files C:/Users/MatiOliva/Documents/04-RedPitaya/Led_blink_custom/cfg/clocks.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/MatiOliva/Documents/04-RedPitaya/Led_blink_custom/cfg/ports.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {C:/Users/MatiOliva/Documents/04-RedPitaya/Led_blink_custom/cfg/clocks.xdc C:/Users/MatiOliva/Documents/04-RedPitaya/Led_blink_custom/cfg/ports.xdc}
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/cfg/clocks.xdc C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/cfg/ports.xdc}
update_module_reference system_trigger_simulator_0_0
update_module_reference system_level_detector_0_0
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/new/trigger_simulator.v] -no_script -reset -force -quiet
remove_files  C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/new/trigger_simulator.v
export_ip_user_files -of_objects  [get_files C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/new/level_detector.v] -no_script -reset -force -quiet
remove_files  C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/new/level_detector.v
file delete -force C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/new/level_detector.v
remove_files  C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/new/trigger_simulator.v
file delete -force C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/new/trigger_simulator.v
update_module_reference system_trigger_simulator_0_0
add_files -norecurse {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/imports/my_cores/level_detector.v C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/imports/my_cores/trigger_simulator.v}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference level_detector level_detector_1
set_property location {3 4017 1699} [get_bd_cells level_detector_1]
connect_bd_net [get_bd_pins level_detector_1/clk] [get_bd_pins ADC/adc_clk]
connect_bd_net [get_bd_pins level_detector_1/reset_n] [get_bd_pins uP/S00_ARESETN]
connect_bd_net [get_bd_pins level_detector_1/level_to_detect] [get_bd_pins uP_control/gpio_io_o1]
connect_bd_net [get_bd_pins level_detector_1/data_in] [get_bd_pins ADC/M_AXIS_PORT1_tdata]
connect_bd_net [get_bd_pins level_detector_1/data_in_valid] [get_bd_pins ADC/M_AXIS_PORT1_tvalid]
delete_bd_objs [get_bd_nets level_detector_0_level_detected] [get_bd_cells level_detector_0]
connect_bd_net [get_bd_ports led_o] [get_bd_pins level_detector_1/level_detected]
set_property location {3 3935 1313} [get_bd_cells level_detector_1]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference trigger_simulator trigger_simulator_0
set_property location {3 4867 -1100} [get_bd_cells trigger_simulator_0]
set_property location {3 4663 -315} [get_bd_cells trigger_simulator_0]
move_bd_cells [get_bd_cells Procesamiento] [get_bd_cells trigger_simulator_0]
connect_bd_net [get_bd_pins Procesamiento/trig_externo] [get_bd_pins Procesamiento/trigger_simulator_1/trig_externo]
connect_bd_net [get_bd_pins Procesamiento/trigger_level_in] [get_bd_pins Procesamiento/trigger_simulator_1/trigger_level_in]
connect_bd_net [get_bd_pins Procesamiento/trigger_mode_in] [get_bd_pins Procesamiento/trigger_simulator_1/trigger_mode_in]
connect_bd_net [get_bd_pins Procesamiento/log2_divisor] [get_bd_pins Procesamiento/trigger_simulator_1/log2_div_in]
connect_bd_net [get_bd_pins Procesamiento/N_averaged_samples] [get_bd_pins Procesamiento/trigger_simulator_1/K_sobremuestreo_in]
connect_bd_net [get_bd_pins Procesamiento/M_in] [get_bd_pins Procesamiento/trigger_simulator_1/M_in]
connect_bd_net [get_bd_pins Procesamiento/trigger_simulator_1/data_valid] [get_bd_pins Procesamiento/promedio_lineal_0/data_out_valid]
connect_bd_net [get_bd_pins Procesamiento/trigger_simulator_1/data_in] [get_bd_pins Procesamiento/promedio_lineal_0/data_out_valid]
undo
connect_bd_net [get_bd_pins Procesamiento/trigger_simulator_1/data_in] [get_bd_pins Procesamiento/promedio_lineal_0/data_out]
connect_bd_net [get_bd_pins Procesamiento/user_reset] [get_bd_pins Procesamiento/trigger_simulator_1/user_reset]
connect_bd_net [get_bd_pins Procesamiento/reset_n] [get_bd_pins Procesamiento/trigger_simulator_1/reset_n]
connect_bd_net [get_bd_pins Procesamiento/clk] [get_bd_pins Procesamiento/trigger_simulator_1/clk]
delete_bd_objs [get_bd_nets Procesamiento/trigger_simulator_0_trig]
connect_bd_net [get_bd_pins Procesamiento/trigger_simulator_1/trig] [get_bd_pins Procesamiento/coherent_average_0/trigger]
delete_bd_objs [get_bd_cells Procesamiento/trigger_simulator_0]
move_bd_cells [get_bd_cells /] [get_bd_cells Procesamiento/trigger_simulator_1]
undo
update_compile_order -fileset sources_1
move_bd_cells [get_bd_cells /] [get_bd_cells Procesamiento/trigger_simulator_1]
regenerate_bd_layout
delete_bd_objs [get_bd_nets trigger_1]
connect_bd_net [get_bd_pins Procesamiento1/trigger] [get_bd_pins uP_control/Dout2] -boundary_type upper
undo
connect_bd_net [get_bd_pins Procesamiento1/trigger] [get_bd_pins trigger_simulator_1/trig]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/system.bd}
reset_run system_trigger_simulator_0_1_synth_1
reset_run system_level_detector_1_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
delete_bd_objs [get_bd_nets Procesamiento_data_out] [get_bd_nets Procesamiento_data_out_valid] [get_bd_nets Net] [get_bd_cells trigger_simulator_1]
delete_bd_objs [get_bd_nets level_detector_1_level_detected] [get_bd_nets uP_control_gpio_io_o1] [get_bd_cells level_detector_1]
update_compile_order -fileset sources_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_intf_nets BRAM1/axi_bram_reader_1_BRAM_PORTA] [get_bd_intf_nets BRAM1/bram_switch_0_BRAM_PORTC] [get_bd_nets BRAM1/coherent_average_0_bram_portb_addr] [get_bd_nets BRAM1/bram_switch_0_bram_portb_rddata] [get_bd_nets BRAM1/coherent_average_0_bram_portb_we] [get_bd_nets BRAM1/coherent_average_0_finished] [get_bd_nets BRAM1/coherent_average_0_bram_portb_clk] [get_bd_nets BRAM1/coherent_average_0_bram_portb_rst] [get_bd_nets BRAM1/coherent_average_0_bram_portb_wrdata] [get_bd_cells BRAM1/bram_switch_0]
delete_bd_objs [get_bd_intf_nets BRAM/axi_bram_reader_1_BRAM_PORTA] [get_bd_intf_nets BRAM/bram_switch_0_BRAM_PORTC] [get_bd_nets BRAM/coherent_average_0_finished] [get_bd_nets BRAM/coherent_average_0_bram_portb_clk] [get_bd_nets BRAM/coherent_average_0_bram_portb_rst] [get_bd_nets BRAM/coherent_average_0_bram_portb_addr] [get_bd_nets BRAM/coherent_average_0_bram_portb_wrdata] [get_bd_nets BRAM/bram_switch_0_bram_portb_rddata] [get_bd_nets BRAM/coherent_average_0_bram_portb_we] [get_bd_cells BRAM/bram_switch_0]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
create_bd_cell -type module -reference level_detector level_detector_0
set_property location {6 4178 1750} [get_bd_cells level_detector_0]
connect_bd_net [get_bd_pins level_detector_0/clk] [get_bd_pins ADC/adc_clk]
undo
connect_bd_net [get_bd_pins level_detector_0/clk] [get_bd_pins ADC/adc_clk]
connect_bd_net [get_bd_pins level_detector_0/reset_n] [get_bd_pins uP/S00_ARESETN]
connect_bd_net [get_bd_pins uP_control/gpio_io_o1] [get_bd_pins level_detector_0/level_to_detect]
connect_bd_net [get_bd_pins level_detector_0/data_in_valid] [get_bd_pins ADC/M_AXIS_PORT1_tdata]
delete_bd_objs [get_bd_nets ADC_M_AXIS_PORT1_tdata]
undo
undo
connect_bd_net [get_bd_pins level_detector_0/data_in_valid] [get_bd_pins ADC/M_AXIS_PORT1_tvalid]
open_run impl_1
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/system.bd}
connect_bd_net [get_bd_pins level_detector_0/data_in] [get_bd_pins ADC/M_AXIS_PORT1_tdata]
connect_bd_net [get_bd_ports led_o] [get_bd_pins level_detector_0/level_detected]
save_bd_design
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
create_bd_cell -type module -reference trigger_simulator trigger_simulator_0
set_property location {2 1160 1013} [get_bd_cells trigger_simulator_0]
set_property location {3 1866 957} [get_bd_cells trigger_simulator_0]
connect_bd_net [get_bd_pins trigger_simulator_0/clk] [get_bd_pins ADC/adc_clk]
connect_bd_net [get_bd_pins trigger_simulator_0/reset_n] [get_bd_pins uP/S00_ARESETN]
connect_bd_net [get_bd_pins trigger_simulator_0/user_reset] [get_bd_pins uP_control/Dout1]
connect_bd_net [get_bd_pins trigger_simulator_0/data_valid] [get_bd_pins uP_control/Dout4]
delete_bd_objs [get_bd_pins Procesamiento1/M_in]
connect_bd_net [get_bd_pins trigger_simulator_0/M_in] [get_bd_pins uP_control/Dout4]
delete_bd_objs [get_bd_nets uP_control_Dout4]
connect_bd_net [get_bd_pins trigger_simulator_0/M_in] [get_bd_pins uP_control/Dout4]
connect_bd_net [get_bd_pins trigger_simulator_0/data_in] [get_bd_pins Procesamiento/data_out]
connect_bd_net [get_bd_pins trigger_simulator_0/data_valid] [get_bd_pins Procesamiento/data_out_valid]
connect_bd_net [get_bd_pins trigger_simulator_0/K_sobremuestreo_in] [get_bd_pins uP_control/Dout3]
connect_bd_net [get_bd_pins trigger_simulator_0/log2_div_in] [get_bd_pins uP_control/Dout7]
delete_bd_objs [get_bd_nets trigger_mode_in_1] [get_bd_pins Procesamiento1/trigger_mode_in]
connect_bd_net [get_bd_pins uP_control/Dout5] [get_bd_pins trigger_simulator_0/trigger_mode_in]
delete_bd_objs [get_bd_nets trigger_level_in_1] [get_bd_pins Procesamiento1/trigger_level_in]
connect_bd_net [get_bd_pins uP_control/Dout6] [get_bd_pins trigger_simulator_0/trigger_level_in]
connect_bd_net [get_bd_pins trigger_simulator_0/trig] [get_bd_pins Procesamiento/trigger]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:bram_switch:1.0 BRAM1/bram_switch_0
endgroup
ipx::edit_ip_in_project -upgrade true -name bram_switch_v1_0_project -directory C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.tmp/bram_switch_v1_0_project c:/Users/MatiOliva/Documents/04-RedPitaya/utils/user_ip/cores/bram_switch_v1_0/component.xml
update_compile_order -fileset sources_1
current_project adquisidor
set_property  ip_repo_paths  c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor_sin_trigger/ip_repo [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor_sin_trigger/ip_repo C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/user_ip} [current_project]
update_ip_catalog
delete_bd_objs [get_bd_cells BRAM1/bram_switch_0]
current_project bram_switch_v1_0_project
close_project
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference system_signal_split_0_0
update_module_reference system_promedio_lineal_0_0
update_module_reference system_coherent_average_0_0
update_module_reference system_level_detector_0_0
update_module_reference system_trigger_simulator_0_0
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:bram_switch:1.0 BRAM1/bram_switch_0
endgroup
connect_bd_net [get_bd_pins BRAM1/axi_bram_reader_1/bram_porta_rst] [get_bd_pins BRAM1/bram_switch_0/bram_porta_rst]
connect_bd_net [get_bd_pins BRAM1/axi_bram_reader_1/bram_porta_clk] [get_bd_pins BRAM1/bram_switch_0/bram_porta_clk]
connect_bd_net [get_bd_pins BRAM1/axi_bram_reader_1/bram_porta_addr] [get_bd_pins BRAM1/bram_switch_0/bram_porta_addr]
connect_bd_net [get_bd_pins BRAM1/axi_bram_reader_1/bram_porta_din] [get_bd_pins BRAM1/bram_switch_0/bram_porta_wrdata]
connect_bd_net [get_bd_pins BRAM1/axi_bram_reader_1/bram_porta_dout] [get_bd_pins BRAM1/bram_switch_0/bram_porta_rddata]
connect_bd_net [get_bd_pins BRAM1/axi_bram_reader_1/bram_porta_we] [get_bd_pins BRAM1/bram_switch_0/bram_porta_we]
connect_bd_net [get_bd_pins BRAM1/bram_switch_0/switch] [get_bd_pins BRAM1/axi_bram_reader_1/bram_porta_addr]
undo
connect_bd_net [get_bd_pins BRAM1/led_o] [get_bd_pins BRAM1/bram_switch_0/switch]
set_property location {2.5 980 517} [get_bd_cells BRAM1/bram_switch_0]
ipx::edit_ip_in_project -upgrade true -name bram_switch_v1_0_project -directory C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.tmp/bram_switch_v1_0_project c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/user_ip/cores/bram_switch_v1_0/component.xml
update_compile_order -fileset sources_1
current_project adquisidor
set_property location {2.5 1396 409} [get_bd_cells BRAM1/blk_mem_gen_1]
set_property location {3.5 1460 473} [get_bd_cells BRAM1/blk_mem_gen_1]
connect_bd_net [get_bd_pins BRAM1/bram_switch_0/bram_portc_we] [get_bd_pins BRAM1/blk_mem_gen_1/web]
connect_bd_net [get_bd_pins BRAM1/blk_mem_gen_1/addrb] [get_bd_pins BRAM1/bram_switch_0/bram_portc_addr]
connect_bd_net [get_bd_pins BRAM1/blk_mem_gen_1/clkb] [get_bd_pins BRAM1/blk_mem_gen_1/dinb]
undo
connect_bd_net [get_bd_pins BRAM1/blk_mem_gen_1/clkb] [get_bd_pins BRAM1/bram_switch_0/bram_portc_clk]
connect_bd_net [get_bd_pins BRAM1/blk_mem_gen_1/dinb] [get_bd_pins BRAM1/bram_switch_0/bram_portb_wrdata]
connect_bd_net [get_bd_pins BRAM1/bram_switch_0/bram_portb_rddata] [get_bd_pins BRAM1/blk_mem_gen_1/dinb]
undo
undo
undo
undo
current_project bram_switch_v1_0_project
current_project adquisidor
connect_bd_net [get_bd_pins BRAM1/blk_mem_gen_1/dinb] [get_bd_pins BRAM1/bram_switch_0/bram_portc_rddata]
undo
connect_bd_net [get_bd_pins BRAM1/blk_mem_gen_1/dinb] [get_bd_pins BRAM1/bram_switch_0/bram_portc_wrdata]
connect_bd_net [get_bd_pins BRAM1/blk_mem_gen_1/doutb] [get_bd_pins BRAM1/bram_switch_0/bram_portc_rddata]
connect_bd_net [get_bd_pins BRAM1/blk_mem_gen_1/clkb] [get_bd_pins BRAM1/bram_switch_0/bram_portc_clk]
connect_bd_net [get_bd_pins BRAM1/blk_mem_gen_1/addrb] [get_bd_pins BRAM1/bram_switch_0/bram_portc_addr]
connect_bd_net [get_bd_pins BRAM1/bram_portb_we] [get_bd_pins BRAM1/bram_switch_0/bram_portb_we]
connect_bd_net [get_bd_pins BRAM1/bram_portb_addr] [get_bd_pins BRAM1/bram_switch_0/bram_portb_addr]
startgroup
connect_bd_net [get_bd_pins BRAM1/bram_portb_clk] [get_bd_pins BRAM1/bram_switch_0/bram_portb_clk]
connect_bd_net [get_bd_pins BRAM1/bram_portb_rst] [get_bd_pins BRAM1/bram_switch_0/bram_portb_rst]
connect_bd_net [get_bd_pins BRAM1/bram_portb_wrdata] [get_bd_pins BRAM1/bram_switch_0/bram_portb_wrdata]
connect_bd_net [get_bd_pins BRAM1/bram_portb_rddata] [get_bd_pins BRAM1/bram_switch_0/bram_portb_rddata]
copy_bd_objs /  [get_bd_cells {BRAM1}]
connect_bd_net [get_bd_pins BRAM2/s00_axi_aclk] [get_bd_pins uP/FCLK_CLK0] -boundary_type upper
connect_bd_net [get_bd_pins BRAM2/s00_axi_aresetn] [get_bd_pins uP/S00_ARESETN] -boundary_type upper
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins uP/M00_AXI] [get_bd_intf_pins BRAM2/S_AXI]
connect_bd_net [get_bd_pins BRAM2/clka] [get_bd_pins Procesamiento/bram_porta_clk] -boundary_type upper
connect_bd_net [get_bd_pins BRAM2/wea] [get_bd_pins Procesamiento/bram_porta_we] -boundary_type upper
connect_bd_net [get_bd_pins BRAM2/addra] [get_bd_pins Procesamiento/bram_porta_addr] -boundary_type upper
connect_bd_net [get_bd_pins BRAM2/dina] [get_bd_pins Procesamiento/bram_porta_wrdata] -boundary_type upper
connect_bd_net [get_bd_pins BRAM2/led_o] [get_bd_pins Procesamiento/led_o] -boundary_type upper
connect_bd_net [get_bd_pins BRAM2/bram_portb_clk] [get_bd_pins Procesamiento/bram_portb_clk] -boundary_type upper
connect_bd_net [get_bd_pins BRAM2/bram_portb_rst] [get_bd_pins Procesamiento/bram_portb_rst] -boundary_type upper
connect_bd_net [get_bd_pins BRAM2/bram_portb_addr] [get_bd_pins BRAM2/bram_portb_wrdata] -boundary_type upper
undo
connect_bd_net [get_bd_pins BRAM2/bram_portb_addr] [get_bd_pins Procesamiento/bram_portb_addr] -boundary_type upper
connect_bd_net [get_bd_pins BRAM2/bram_portb_wrdata] [get_bd_pins Procesamiento/bram_portb_wrdata] -boundary_type upper
connect_bd_net [get_bd_pins BRAM2/bram_portb_we] [get_bd_pins Procesamiento/bram_portb_we] -boundary_type upper
delete_bd_objs [get_bd_nets BRAM_bram_portb_rddata]
connect_bd_net [get_bd_pins Procesamiento/bram_portb_rddata] [get_bd_pins uP_control/Dout7] -boundary_type upper
undo
connect_bd_net [get_bd_pins Procesamiento/bram_portb_rddata] [get_bd_pins BRAM2/bram_portb_rddata] -boundary_type upper
delete_bd_objs [get_bd_nets BRAM_douta]
connect_bd_net [get_bd_pins Procesamiento/bram_porta_rddata] [get_bd_pins BRAM2/douta] -boundary_type upper
delete_bd_objs [get_bd_cells BRAM]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
assign_bd_address -target_address_space /uP/processing_system7_0/Data [get_bd_addr_segs BRAM2/axi_bram_reader_1/s00_axi/reg0] -force
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/system.bd}
ipx::edit_ip_in_project -upgrade true -name bram_switch_v1_0_project -directory C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.tmp/bram_switch_v1_0_project c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/user_ip/cores/bram_switch_v1_0/component.xml
current_project bram_switch_v1_0_project
close_project
ipx::edit_ip_in_project -upgrade true -name bram_switch_v1_0_project -directory C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.tmp/bram_switch_v1_0_project c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/user_ip/cores/bram_switch_v1_0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/user_ip
report_ip_status -name ip_status 
update_ip_catalog -rebuild
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
close_design
close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/system.bd}
config_ip_cache -clear_output_repo
ipx::edit_ip_in_project -upgrade true -name bram_switch_v1_0_project -directory C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.tmp/bram_switch_v1_0_project c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/user_ip/cores/bram_switch_v1_0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/user_ip
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/system.bd}
create_bd_cell -type ip -vlnv xilinx.com:user:bram_switch:1.0 bram_switch_0
delete_bd_objs [get_bd_cells bram_switch_0]
update_ip_catalog -rebuild
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_bram_switch_0_1 system_bram_switch_0_2}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {system_bram_switch_0_1 system_bram_switch_0_2}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
report_ip_status -name ip_status 
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/system.bd}
connect_bd_net [get_bd_pins  trigger_simulator_0/trig_externo] [get_bd_pins exp_n_tri_io]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 100 -input_pins -routable_nets -name timing_1
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/system.bd}
report_ip_status -name ip_status 
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 100 -input_pins -routable_nets -name timing_2
startgroup 
set_property is_bel_fixed true [get_cells [list {system_i/BRAM2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram} {system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]_i_2_comp} {system_i/BRAM2/bram_switch_0/inst/bram_porta_rddata[22]_INST_0} {system_i/BRAM2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[22]_INST_0_i_2} {system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]} {system_i/BRAM2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[22]_INST_0} {system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]_i_1_comp}]]
set_property is_loc_fixed true [get_cells [list {system_i/BRAM2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram} {system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]_i_2_comp} {system_i/BRAM2/bram_switch_0/inst/bram_porta_rddata[22]_INST_0} {system_i/BRAM2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[22]_INST_0_i_2} {system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]} {system_i/BRAM2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[22]_INST_0} {system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]_i_1_comp}]]
endgroup
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 100 -input_pins -routable_nets -name timing_2
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/system.bd}
startgroup
set_property CONFIG.Write_Depth_A {512} [get_bd_cells BRAM2/blk_mem_gen_1]
endgroup
startgroup
set_property CONFIG.Write_Depth_A {512} [get_bd_cells BRAM1/blk_mem_gen_1]
endgroup
regenerate_bd_layout
regenerate_bd_layout
save_constraints -force
save_bd_design
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close_design
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/system.bd}
update_module_reference system_trigger_simulator_0_0
delete_bd_objs [get_bd_nets Net]
startgroup
connect_bd_net [get_bd_ports exp_n_tri_io] [get_bd_pins trigger_simulator_0/trig_externo]
endgroup
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/system.bd}
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
current_design synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/system.bd}
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_module_reference system_trigger_simulator_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
startgroup
set_property CONFIG.Write_Depth_A {32768} [get_bd_cells BRAM1/blk_mem_gen_1]
endgroup
startgroup
set_property CONFIG.Write_Depth_A {32768} [get_bd_cells BRAM2/blk_mem_gen_1]
endgroup
save_bd_design
reset_run synth_1
reset_run system_blk_mem_gen_1_1_synth_1
reset_run system_blk_mem_gen_1_2_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
