var namespacealpaka_1_1mem_1_1buf_1_1traits =
[
    [ "Alloc", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc.html", null ],
    [ "Alloc< TElem, dim::DimInt< 1u >, TIdx, dev::DevOmp5 >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01dim_1_1DimInt_3_011u_01_4_00_01TIdx_00_01dev_1_1DevOmp5_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01dim_1_1DimInt_3_011u_01_4_00_01TIdx_00_01dev_1_1DevOmp5_01_4" ],
    [ "Alloc< TElem, dim::DimInt< 1u >, TIdx, dev::DevUniformCudaHipRt >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01dim_1_1DimInt_3_011u_01_4_00_01TIdxee54621f9fac37dbf254137e5275cfd2.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01dim_1_1DimInt_3_011u_01_4_00_01TIdxee54621f9fac37dbf254137e5275cfd2" ],
    [ "Alloc< TElem, dim::DimInt< 2u >, TIdx, dev::DevUniformCudaHipRt >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01dim_1_1DimInt_3_012u_01_4_00_01TIdx366c3378455a490f7c87fb497906b5f0.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01dim_1_1DimInt_3_012u_01_4_00_01TIdx366c3378455a490f7c87fb497906b5f0" ],
    [ "Alloc< TElem, dim::DimInt< 3u >, TIdx, dev::DevUniformCudaHipRt >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01dim_1_1DimInt_3_013u_01_4_00_01TIdxb12ce86ee2e4be22444d6038a234de2c.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01dim_1_1DimInt_3_013u_01_4_00_01TIdxb12ce86ee2e4be22444d6038a234de2c" ],
    [ "Alloc< TElem, TDim, TIdx, dev::DevCpu >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01TDim_00_01TIdx_00_01dev_1_1DevCpu_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01TDim_00_01TIdx_00_01dev_1_1DevCpu_01_4" ],
    [ "Alloc< TElem, TDim, TIdx, dev::DevOmp5 >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01TDim_00_01TIdx_00_01dev_1_1DevOmp5_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01TDim_00_01TIdx_00_01dev_1_1DevOmp5_01_4" ],
    [ "BufType", "structalpaka_1_1mem_1_1buf_1_1traits_1_1BufType.html", null ],
    [ "BufType< dev::DevCpu, TElem, TDim, TIdx >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1BufType_3_01dev_1_1DevCpu_00_01TElem_00_01TDim_00_01TIdx_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1BufType_3_01dev_1_1DevCpu_00_01TElem_00_01TDim_00_01TIdx_01_4" ],
    [ "BufType< dev::DevOmp5, TElem, TDim, TIdx >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1BufType_3_01dev_1_1DevOmp5_00_01TElem_00_01TDim_00_01TIdx_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1BufType_3_01dev_1_1DevOmp5_00_01TElem_00_01TDim_00_01TIdx_01_4" ],
    [ "BufType< dev::DevUniformCudaHipRt, TElem, TDim, TIdx >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1BufType_3_01dev_1_1DevUniformCudaHipRt_00_01TElem_00_01TDim_00_01TIdx_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1BufType_3_01dev_1_1DevUniformCudaHipRt_00_01TElem_00_01TDim_00_01TIdx_01_4" ],
    [ "IsPinned", "structalpaka_1_1mem_1_1buf_1_1traits_1_1IsPinned.html", null ],
    [ "IsPinned< mem::buf::BufCpu< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1IsPinned_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1IsPinned_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "IsPinned< mem::buf::BufOmp5< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1IsPinned_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1IsPinned_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "IsPinned< mem::buf::BufUniformCudaHipRt< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1IsPinned_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1IsPinned_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "IsPinned< mem::buf::cpu::detail::BufCpuImpl< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1IsPinned_3_01mem_1_1buf_1_1cpu_1_1detail_1_1BufCpuImpl_3c7083a406aebb5ceaa44245dabcffa34.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1IsPinned_3_01mem_1_1buf_1_1cpu_1_1detail_1_1BufCpuImpl_3c7083a406aebb5ceaa44245dabcffa34" ],
    [ "Map", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Map.html", null ],
    [ "Map< mem::buf::BufCpu< TElem, TDim, TIdx >, dev::DevCpu >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Map_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01dev_1_1DevCpu_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Map_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01dev_1_1DevCpu_01_4" ],
    [ "Map< mem::buf::BufCpu< TElem, TDim, TIdx >, dev::DevOmp5 >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Map_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIf8188e7e3fd68124f7647ff6fde904d3.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Map_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIf8188e7e3fd68124f7647ff6fde904d3" ],
    [ "Map< mem::buf::BufCpu< TElem, TDim, TIdx >, dev::DevUniformCudaHipRt >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Map_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TI4d72a0cc0929fe0f62bc879fc4103986.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Map_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TI4d72a0cc0929fe0f62bc879fc4103986" ],
    [ "Map< mem::buf::BufOmp5< TElem, TDim, TIdx >, dev::DevOmp5 >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Map_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01Tcb7879587d03f196d75633db2ac90a7d.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Map_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01Tcb7879587d03f196d75633db2ac90a7d" ],
    [ "Map< mem::buf::BufUniformCudaHipRt< TElem, TDim, TIdx >, dev::DevUniformCudaHipRt >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Map_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00_0b106bdfa24ee2602582bfcead254237c.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Map_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00_0b106bdfa24ee2602582bfcead254237c" ],
    [ "Pin", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Pin.html", null ],
    [ "Pin< mem::buf::BufCpu< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Pin_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Pin_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "Pin< mem::buf::BufOmp5< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Pin_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Pin_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "Pin< mem::buf::BufUniformCudaHipRt< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Pin_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Pin_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "PrepareForAsyncCopy", "structalpaka_1_1mem_1_1buf_1_1traits_1_1PrepareForAsyncCopy.html", null ],
    [ "PrepareForAsyncCopy< mem::buf::BufCpu< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1PrepareForAsyncCopy_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1PrepareForAsyncCopy_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "PrepareForAsyncCopy< mem::buf::BufOmp5< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1PrepareForAsyncCopy_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1PrepareForAsyncCopy_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "PrepareForAsyncCopy< mem::buf::BufUniformCudaHipRt< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1PrepareForAsyncCopy_3_01mem_1_1buf_1_1BufUniformCudaHipR50edb0c958c8c5064ad41ebbeeacc7d7.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1PrepareForAsyncCopy_3_01mem_1_1buf_1_1BufUniformCudaHipR50edb0c958c8c5064ad41ebbeeacc7d7" ],
    [ "Unmap", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unmap.html", null ],
    [ "Unmap< mem::buf::BufCpu< TElem, TDim, TIdx >, dev::DevCpu >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unmap_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_010d0b684d464ee97f83816f6f334fad21.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unmap_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_010d0b684d464ee97f83816f6f334fad21" ],
    [ "Unmap< mem::buf::BufCpu< TElem, TDim, TIdx >, dev::DevOmp5 >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unmap_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01c5ecf5ad6666f16b0dcfc99393aedcd7.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unmap_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01c5ecf5ad6666f16b0dcfc99393aedcd7" ],
    [ "Unmap< mem::buf::BufCpu< TElem, TDim, TIdx >, dev::DevUniformCudaHipRt >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unmap_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_0169a92ea5ecdd228fd8d5a17bebfbf3b7.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unmap_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_0169a92ea5ecdd228fd8d5a17bebfbf3b7" ],
    [ "Unmap< mem::buf::BufOmp5< TElem, TDim, TIdx >, dev::DevOmp5 >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unmap_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_04e2805115504c7ad94d9e850ddbbf3ac.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unmap_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_04e2805115504c7ad94d9e850ddbbf3ac" ],
    [ "Unmap< mem::buf::BufUniformCudaHipRt< TElem, TDim, TIdx >, dev::DevUniformCudaHipRt >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unmap_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00eb8cb80f287b7d54b99df6106a936559.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unmap_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00eb8cb80f287b7d54b99df6106a936559" ],
    [ "Unpin", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unpin.html", null ],
    [ "Unpin< mem::buf::BufCpu< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unpin_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unpin_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "Unpin< mem::buf::BufOmp5< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unpin_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unpin_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "Unpin< mem::buf::BufUniformCudaHipRt< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unpin_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unpin_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "Unpin< mem::buf::cpu::detail::BufCpuImpl< TElem, TDim, TIdx > >", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unpin_3_01mem_1_1buf_1_1cpu_1_1detail_1_1BufCpuImpl_3_01fd59d76f036bbbfb69cc29117f576471.html", "structalpaka_1_1mem_1_1buf_1_1traits_1_1Unpin_3_01mem_1_1buf_1_1cpu_1_1detail_1_1BufCpuImpl_3_01fd59d76f036bbbfb69cc29117f576471" ]
];