
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Executing script file `synthesis/synth_script.ys' --

1. Executing Verilog-2005 frontend: rtl/transaccion.v
Parsing Verilog input from `rtl/transaccion.v' to AST representation.
Generating RTLIL representation for module `\memoria'.
Generating RTLIL representation for module `\FIFO'.
Generating RTLIL representation for module `\arbitro'.
Generating RTLIL representation for module `\contadores'.
Warning: Replacing memory \contador with list of registers. See rtl/contadores.v:34
Generating RTLIL representation for module `\FSM'.
Generating RTLIL representation for module `\transaccion'.
rtl/transaccion.v:140: Warning: Identifier `\valid_in_0' is implicitly declared.
rtl/transaccion.v:146: Warning: Identifier `\pop_A_F_0' is implicitly declared.
rtl/transaccion.v:181: Warning: Identifier `\valid_in_1' is implicitly declared.
rtl/transaccion.v:187: Warning: Identifier `\pop_A_F_1' is implicitly declared.
rtl/transaccion.v:222: Warning: Identifier `\valid_in_2' is implicitly declared.
rtl/transaccion.v:228: Warning: Identifier `\pop_A_F_2' is implicitly declared.
rtl/transaccion.v:264: Warning: Identifier `\valid_in_3' is implicitly declared.
rtl/transaccion.v:270: Warning: Identifier `\pop_A_F_3' is implicitly declared.
rtl/transaccion.v:291: Warning: Identifier `\push_A_F_0' is implicitly declared.
rtl/transaccion.v:292: Warning: Identifier `\push_A_F_1' is implicitly declared.
rtl/transaccion.v:293: Warning: Identifier `\push_A_F_2' is implicitly declared.
rtl/transaccion.v:294: Warning: Identifier `\push_A_F_3' is implicitly declared.
rtl/transaccion.v:347: Warning: Identifier `\valid_out_0' is implicitly declared.
rtl/transaccion.v:390: Warning: Identifier `\valid_out_1' is implicitly declared.
rtl/transaccion.v:432: Warning: Identifier `\valid_out_2' is implicitly declared.
rtl/transaccion.v:474: Warning: Identifier `\valid_out_3' is implicitly declared.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \transaccion
Used module:     \FSM
Used module:     \contadores
Used module:     \FIFO
Used module:         \memoria
Used module:     \arbitro

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\memoria'.
Parameter \MEM_DEPTH = 8
Parameter \WORD_SIZE = 10
Parameter \PTR_SIZE = 3
Generating RTLIL representation for module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\FSM'.
Parameter \NUM_FIFOS = 8
Parameter \FIFO_DEPTH = 8
Parameter \FIFO_WORD_SIZE = 10
Parameter \FIFO_PTR_SIZE = 3
Generating RTLIL representation for module `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\FIFO'.
Parameter \FIFO_DEPTH = 8
Parameter \FIFO_WORD_SIZE = 10
Parameter \FIFO_PTR_SIZE = 3
Generating RTLIL representation for module `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\FIFO'.
Parameter \FIFO_DEPTH = 8
Parameter \FIFO_WORD_SIZE = 10
Parameter \FIFO_PTR_SIZE = 3
Found cached RTLIL representation for module `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\FIFO'.
Parameter \FIFO_DEPTH = 8
Parameter \FIFO_WORD_SIZE = 10
Parameter \FIFO_PTR_SIZE = 3
Found cached RTLIL representation for module `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\FIFO'.
Parameter \FIFO_DEPTH = 8
Parameter \FIFO_WORD_SIZE = 10
Parameter \FIFO_PTR_SIZE = 3
Found cached RTLIL representation for module `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\arbitro'.
Parameter \FIFO_WORD_SIZE = 10
Generating RTLIL representation for module `$paramod\arbitro\FIFO_WORD_SIZE=10'.

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\FIFO'.
Parameter \FIFO_DEPTH = 8
Parameter \FIFO_WORD_SIZE = 10
Parameter \FIFO_PTR_SIZE = 3
Found cached RTLIL representation for module `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\FIFO'.
Parameter \FIFO_DEPTH = 8
Parameter \FIFO_WORD_SIZE = 10
Parameter \FIFO_PTR_SIZE = 3
Found cached RTLIL representation for module `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.

2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\FIFO'.
Parameter \FIFO_DEPTH = 8
Parameter \FIFO_WORD_SIZE = 10
Parameter \FIFO_PTR_SIZE = 3
Found cached RTLIL representation for module `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.

2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\FIFO'.
Parameter \FIFO_DEPTH = 8
Parameter \FIFO_WORD_SIZE = 10
Parameter \FIFO_PTR_SIZE = 3
Found cached RTLIL representation for module `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.

2.13. Analyzing design hierarchy..
Top module:  \transaccion
Used module:     $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3
Used module:     \contadores
Used module:     $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3
Used module:         \memoria
Used module:     $paramod\arbitro\FIFO_WORD_SIZE=10

2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\memoria'.
Parameter \MEM_DEPTH = 8
Parameter \WORD_SIZE = 10
Parameter \PTR_SIZE = 3
Found cached RTLIL representation for module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3'.

2.15. Analyzing design hierarchy..
Top module:  \transaccion
Used module:     $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3
Used module:     \contadores
Used module:     $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3
Used module:         $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3
Used module:     $paramod\arbitro\FIFO_WORD_SIZE=10

2.16. Analyzing design hierarchy..
Top module:  \transaccion
Used module:     $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3
Used module:     \contadores
Used module:     $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3
Used module:         $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3
Used module:     $paramod\arbitro\FIFO_WORD_SIZE=10
Removing unused module `\FSM'.
Removing unused module `\arbitro'.
Removing unused module `\FIFO'.
Removing unused module `\memoria'.
Removed 4 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$rtl/arbitro.v:126$261 in module $paramod\arbitro\FIFO_WORD_SIZE=10.
Marked 2 switch rules as full_case in process $proc$rtl/arbitro.v:126$261 in module $paramod\arbitro\FIFO_WORD_SIZE=10.
Removed 1 dead cases from process $proc$rtl/arbitro.v:96$260 in module $paramod\arbitro\FIFO_WORD_SIZE=10.
Marked 5 switch rules as full_case in process $proc$rtl/arbitro.v:96$260 in module $paramod\arbitro\FIFO_WORD_SIZE=10.
Marked 1 switch rules as full_case in process $proc$rtl/arbitro.v:78$258 in module $paramod\arbitro\FIFO_WORD_SIZE=10.
Marked 5 switch rules as full_case in process $proc$rtl/arbitro.v:54$252 in module $paramod\arbitro\FIFO_WORD_SIZE=10.
Removed 1 dead cases from process $proc$rtl/contadores.v:51$135 in module contadores.
Marked 2 switch rules as full_case in process $proc$rtl/contadores.v:51$135 in module contadores.
Marked 1 switch rules as full_case in process $proc$rtl/contadores.v:31$121 in module contadores.
Marked 1 switch rules as full_case in process $proc$rtl/FIFO.v:139$239 in module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Marked 7 switch rules as full_case in process $proc$rtl/FIFO.v:99$221 in module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Marked 1 switch rules as full_case in process $proc$rtl/FIFO.v:86$219 in module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Marked 1 switch rules as full_case in process $proc$rtl/FIFO.v:69$214 in module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Marked 1 switch rules as full_case in process $proc$rtl/FIFO.v:61$211 in module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Marked 1 switch rules as full_case in process $proc$rtl/FIFO.v:28$208 in module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Marked 5 switch rules as full_case in process $proc$rtl/FSM.v:38$205 in module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Marked 1 switch rules as full_case in process $proc$rtl/FSM.v:26$203 in module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Marked 2 switch rules as full_case in process $proc$rtl/memoria.v:22$164 in module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.
Removed a total of 3 dead cases.

3.3. Executing PROC_INIT pass (extract init attributes).

3.4. Executing PROC_ARST pass (detect async resets in processes).

3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:126$261'.
     1/13: $2\push_p0[0:0]
     2/13: $2\push_p3[0:0]
     3/13: $2\push_p2[0:0]
     4/13: $2\push_p1[0:0]
     5/13: $1\push_p3[0:0]
     6/13: $1\push_p2[0:0]
     7/13: $1\push_p1[0:0]
     8/13: $1\push_p0[0:0]
     9/13: $0\push_p3[0:0]
    10/13: $0\push_p2[0:0]
    11/13: $0\push_p1[0:0]
    12/13: $0\push_p0[0:0]
    13/13: $0\data_valid[0:0]
Creating decoders for process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:96$260'.
     1/14: $1\data_out_0[9:0]
     2/14: $1\data_out_3[9:0]
     3/14: $1\data_out_2[9:0]
     4/14: $1\data_out_1[9:0]
     5/14: $4\mux_out[9:0]
     6/14: $3\mux_out[9:0]
     7/14: $2\mux_out[9:0]
     8/14: $1\mux_out[9:0]
     9/14: $0\data_out_3[9:0]
    10/14: $0\data_out_2[9:0]
    11/14: $0\data_out_1[9:0]
    12/14: $0\data_out_0[9:0]
    13/14: $0\dest[1:0]
    14/14: $0\mux_out[9:0]
Creating decoders for process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:78$258'.
     1/4: $0\pop_p3_d[0:0]
     2/4: $0\pop_p2_d[0:0]
     3/4: $0\pop_p1_d[0:0]
     4/4: $0\pop_p0_d[0:0]
Creating decoders for process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:54$252'.
     1/18: $5\pop_p3[0:0]
     2/18: $4\pop_p2[0:0]
     3/18: $4\pop_p3[0:0]
     4/18: $3\pop_p1[0:0]
     5/18: $3\pop_p3[0:0]
     6/18: $3\pop_p2[0:0]
     7/18: $2\pop_p0[0:0]
     8/18: $2\pop_p3[0:0]
     9/18: $2\pop_p2[0:0]
    10/18: $2\pop_p1[0:0]
    11/18: $1\pop_p3[0:0]
    12/18: $1\pop_p2[0:0]
    13/18: $1\pop_p1[0:0]
    14/18: $1\pop_p0[0:0]
    15/18: $0\pop_p3[0:0]
    16/18: $0\pop_p2[0:0]
    17/18: $0\pop_p1[0:0]
    18/18: $0\pop_p0[0:0]
Creating decoders for process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:46$245'.
     1/2: $0\in_FIFOS_empty[0:0]
     2/2: $0\out_FIFOS_almost_full[0:0]
Creating decoders for process `\contadores.$proc$rtl/contadores.v:51$135'.
     1/9: $2$mem2reg_rd$\contador$rtl/contadores.v:55$120_DATA[5:0]$141
     2/9: $1\valid[0:0]
     3/9: $1\data[5:0]
     4/9: $1$mem2reg_rd$\contador$rtl/contadores.v:55$120_DATA[5:0]$140
     5/9: $1$mem2reg_rd$\contador$rtl/contadores.v:55$120_ADDR[1:0]$139
     6/9: $0$mem2reg_rd$\contador$rtl/contadores.v:55$120_DATA[5:0]$137
     7/9: $0$mem2reg_rd$\contador$rtl/contadores.v:55$120_ADDR[1:0]$136
     8/9: $0\data[5:0]
     9/9: $0\valid[0:0]
Creating decoders for process `\contadores.$proc$rtl/contadores.v:31$121'.
     1/6: $1\i[31:0]
     2/6: $0\i[31:0]
     3/6: $0\contador[3][5:0]
     4/6: $0\contador[2][5:0]
     5/6: $0\contador[1][5:0]
     6/6: $0\contador[0][5:0]
Creating decoders for process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:149$241'.
     1/1: $0\error_flag[0:0]
Creating decoders for process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:139$239'.
     1/2: $0\ff_wr_en[0:0]
     2/2: $0\ff_rd_en[0:0]
Creating decoders for process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:99$221'.
     1/14: $3\full_flag[0:0]
     2/14: $3\empty_flag[0:0]
     3/14: $2\full_flag[0:0]
     4/14: $2\empty_flag[0:0]
     5/14: $1\full_flag[0:0]
     6/14: $1\empty_flag[0:0]
     7/14: $2\almost_full_flag[0:0]
     8/14: $2\almost_empty_flag[0:0]
     9/14: $1\almost_full_flag[0:0]
    10/14: $1\almost_empty_flag[0:0]
    11/14: $0\empty_flag[0:0]
    12/14: $0\full_flag[0:0]
    13/14: $0\almost_full_flag[0:0]
    14/14: $0\almost_empty_flag[0:0]
Creating decoders for process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:86$219'.
     1/1: $0\ff_N[2:0]
Creating decoders for process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:82$217'.
     1/1: $0\N[2:0]
Creating decoders for process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:69$214'.
     1/1: $0\rd_ptr[2:0]
Creating decoders for process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:61$211'.
     1/1: $0\wr_ptr[2:0]
Creating decoders for process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:28$208'.
     1/2: $0\almost_full_threshold[2:0]
     2/2: $0\almost_empty_threshold[2:0]
Creating decoders for process `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FSM.v:38$205'.
     1/15: $5\proximo_estado[16:0]
     2/15: $4\proximo_estado[16:0]
     3/15: $2\idle[0:0]
     4/15: $3\almost_full_threshold[2:0]
     5/15: $3\almost_empty_threshold[2:0]
     6/15: $3\proximo_estado[16:0]
     7/15: $2\proximo_estado[16:0]
     8/15: $1\proximo_estado[16:0]
     9/15: $1\idle[0:0]
    10/15: $2\almost_full_threshold[2:0]
    11/15: $2\almost_empty_threshold[2:0]
    12/15: $0\proximo_estado[16:0]
    13/15: $0\idle[0:0]
    14/15: $1\almost_full_threshold[2:0]
    15/15: $1\almost_empty_threshold[2:0]
Creating decoders for process `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FSM.v:26$203'.
     1/3: $0\estado_actual[16:0]
     2/3: $0\almost_full_threshold[2:0]
     3/3: $0\almost_empty_threshold[2:0]
Creating decoders for process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
     1/31: $1\i[31:0]
     2/31: $0\i[31:0]
     3/31: $0$memwr$\mem$rtl/memoria.v:27$155_EN[9:0]$169
     4/31: $0$memwr$\mem$rtl/memoria.v:27$155_DATA[9:0]$168
     5/31: $0$memwr$\mem$rtl/memoria.v:27$155_ADDR[31:0]$167
     6/31: $0$memwr$\mem$rtl/memoria.v:27$156_EN[9:0]$171
     7/31: $0$memwr$\mem$rtl/memoria.v:27$156_DATA[9:0]$170
     8/31: $0$memwr$\mem$rtl/memoria.v:27$156_ADDR[31:0]$173
     9/31: $0$memwr$\mem$rtl/memoria.v:27$157_EN[9:0]$166
    10/31: $0$memwr$\mem$rtl/memoria.v:27$157_DATA[9:0]$172
    11/31: $0$memwr$\mem$rtl/memoria.v:27$157_ADDR[31:0]$165
    12/31: $0$memwr$\mem$rtl/memoria.v:27$158_EN[9:0]$176
    13/31: $0$memwr$\mem$rtl/memoria.v:27$158_DATA[9:0]$175
    14/31: $0$memwr$\mem$rtl/memoria.v:27$158_ADDR[31:0]$174
    15/31: $0$memwr$\mem$rtl/memoria.v:27$159_EN[9:0]$179
    16/31: $0$memwr$\mem$rtl/memoria.v:27$159_DATA[9:0]$178
    17/31: $0$memwr$\mem$rtl/memoria.v:27$159_ADDR[31:0]$177
    18/31: $0$memwr$\mem$rtl/memoria.v:27$160_EN[9:0]$182
    19/31: $0$memwr$\mem$rtl/memoria.v:27$160_DATA[9:0]$181
    20/31: $0$memwr$\mem$rtl/memoria.v:27$160_ADDR[31:0]$180
    21/31: $0$memwr$\mem$rtl/memoria.v:27$161_EN[9:0]$185
    22/31: $0$memwr$\mem$rtl/memoria.v:27$161_DATA[9:0]$184
    23/31: $0$memwr$\mem$rtl/memoria.v:27$161_ADDR[31:0]$183
    24/31: $0$memwr$\mem$rtl/memoria.v:27$162_EN[9:0]$188
    25/31: $0$memwr$\mem$rtl/memoria.v:27$162_DATA[9:0]$187
    26/31: $0$memwr$\mem$rtl/memoria.v:27$162_ADDR[31:0]$186
    27/31: $0$memwr$\mem$rtl/memoria.v:34$163_EN[9:0]$191
    28/31: $0$memwr$\mem$rtl/memoria.v:34$163_DATA[9:0]$190
    29/31: $0$memwr$\mem$rtl/memoria.v:34$163_ADDR[2:0]$189
    30/31: $0\valid[0:0]
    31/31: $0\data_out[9:0]

3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\arbitro\FIFO_WORD_SIZE=10.\push_p0' from process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:126$261'.
No latch inferred for signal `$paramod\arbitro\FIFO_WORD_SIZE=10.\push_p1' from process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:126$261'.
No latch inferred for signal `$paramod\arbitro\FIFO_WORD_SIZE=10.\push_p2' from process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:126$261'.
No latch inferred for signal `$paramod\arbitro\FIFO_WORD_SIZE=10.\push_p3' from process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:126$261'.
No latch inferred for signal `$paramod\arbitro\FIFO_WORD_SIZE=10.\data_valid' from process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:126$261'.
No latch inferred for signal `$paramod\arbitro\FIFO_WORD_SIZE=10.\data_out_0' from process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:96$260'.
No latch inferred for signal `$paramod\arbitro\FIFO_WORD_SIZE=10.\data_out_1' from process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:96$260'.
No latch inferred for signal `$paramod\arbitro\FIFO_WORD_SIZE=10.\data_out_2' from process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:96$260'.
No latch inferred for signal `$paramod\arbitro\FIFO_WORD_SIZE=10.\data_out_3' from process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:96$260'.
No latch inferred for signal `$paramod\arbitro\FIFO_WORD_SIZE=10.\dest' from process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:96$260'.
No latch inferred for signal `$paramod\arbitro\FIFO_WORD_SIZE=10.\mux_out' from process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:96$260'.
No latch inferred for signal `$paramod\arbitro\FIFO_WORD_SIZE=10.\pop_p0' from process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:54$252'.
No latch inferred for signal `$paramod\arbitro\FIFO_WORD_SIZE=10.\pop_p1' from process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:54$252'.
No latch inferred for signal `$paramod\arbitro\FIFO_WORD_SIZE=10.\pop_p2' from process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:54$252'.
No latch inferred for signal `$paramod\arbitro\FIFO_WORD_SIZE=10.\pop_p3' from process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:54$252'.
No latch inferred for signal `$paramod\arbitro\FIFO_WORD_SIZE=10.\out_FIFOS_almost_full' from process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:46$245'.
No latch inferred for signal `$paramod\arbitro\FIFO_WORD_SIZE=10.\in_FIFOS_empty' from process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:46$245'.
No latch inferred for signal `\contadores.\valid' from process `\contadores.$proc$rtl/contadores.v:51$135'.
No latch inferred for signal `\contadores.\data' from process `\contadores.$proc$rtl/contadores.v:51$135'.
No latch inferred for signal `\contadores.$mem2reg_rd$\contador$rtl/contadores.v:55$120_ADDR' from process `\contadores.$proc$rtl/contadores.v:51$135'.
No latch inferred for signal `\contadores.$mem2reg_rd$\contador$rtl/contadores.v:55$120_DATA' from process `\contadores.$proc$rtl/contadores.v:51$135'.
No latch inferred for signal `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.\error_flag' from process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:149$241'.
No latch inferred for signal `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.\full_flag' from process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:99$221'.
No latch inferred for signal `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.\almost_empty_flag' from process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:99$221'.
No latch inferred for signal `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.\almost_full_flag' from process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:99$221'.
No latch inferred for signal `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.\empty_flag' from process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:99$221'.
No latch inferred for signal `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.\N' from process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:82$217'.
No latch inferred for signal `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.\idle' from process `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FSM.v:38$205'.
No latch inferred for signal `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.\proximo_estado' from process `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FSM.v:38$205'.
Latch inferred for signal `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.\almost_empty_threshold' from process `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FSM.v:38$205': $auto$proc_dlatch.cc:409:proc_dlatch$815
Latch inferred for signal `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.\almost_full_threshold' from process `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FSM.v:38$205': $auto$proc_dlatch.cc:409:proc_dlatch$836

3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\arbitro\FIFO_WORD_SIZE=10.\pop_p0_d' using process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:78$258'.
  created $dff cell `$procdff$837' with positive edge clock.
Creating register for signal `$paramod\arbitro\FIFO_WORD_SIZE=10.\pop_p1_d' using process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:78$258'.
  created $dff cell `$procdff$838' with positive edge clock.
Creating register for signal `$paramod\arbitro\FIFO_WORD_SIZE=10.\pop_p2_d' using process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:78$258'.
  created $dff cell `$procdff$839' with positive edge clock.
Creating register for signal `$paramod\arbitro\FIFO_WORD_SIZE=10.\pop_p3_d' using process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:78$258'.
  created $dff cell `$procdff$840' with positive edge clock.
Creating register for signal `\contadores.\i' using process `\contadores.$proc$rtl/contadores.v:31$121'.
  created $dff cell `$procdff$841' with positive edge clock.
Creating register for signal `\contadores.\contador[0]' using process `\contadores.$proc$rtl/contadores.v:31$121'.
  created $dff cell `$procdff$842' with positive edge clock.
Creating register for signal `\contadores.\contador[1]' using process `\contadores.$proc$rtl/contadores.v:31$121'.
  created $dff cell `$procdff$843' with positive edge clock.
Creating register for signal `\contadores.\contador[2]' using process `\contadores.$proc$rtl/contadores.v:31$121'.
  created $dff cell `$procdff$844' with positive edge clock.
Creating register for signal `\contadores.\contador[3]' using process `\contadores.$proc$rtl/contadores.v:31$121'.
  created $dff cell `$procdff$845' with positive edge clock.
Creating register for signal `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.\ff_rd_en' using process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:139$239'.
  created $dff cell `$procdff$846' with positive edge clock.
Creating register for signal `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.\ff_wr_en' using process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:139$239'.
  created $dff cell `$procdff$847' with positive edge clock.
Creating register for signal `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.\ff_N' using process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:86$219'.
  created $dff cell `$procdff$848' with positive edge clock.
Creating register for signal `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.\rd_ptr' using process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:69$214'.
  created $dff cell `$procdff$849' with positive edge clock.
Creating register for signal `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.\wr_ptr' using process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:61$211'.
  created $dff cell `$procdff$850' with positive edge clock.
Creating register for signal `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.\almost_empty_threshold' using process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:28$208'.
  created $dff cell `$procdff$851' with positive edge clock.
Creating register for signal `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.\almost_full_threshold' using process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:28$208'.
  created $dff cell `$procdff$852' with positive edge clock.
Creating register for signal `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.\almost_empty_threshold' using process `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FSM.v:26$203'.
  created $dff cell `$procdff$853' with positive edge clock.
Creating register for signal `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.\almost_full_threshold' using process `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FSM.v:26$203'.
  created $dff cell `$procdff$854' with positive edge clock.
Creating register for signal `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.\estado_actual' using process `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FSM.v:26$203'.
  created $dff cell `$procdff$855' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.\data_out' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$856' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.\valid' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$857' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.\i' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$858' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$157_ADDR' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$859' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$157_EN' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$860' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$155_ADDR' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$861' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$155_DATA' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$862' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$155_EN' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$863' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$156_DATA' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$864' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$156_EN' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$865' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$157_DATA' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$866' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$156_ADDR' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$867' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$158_ADDR' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$868' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$158_DATA' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$869' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$158_EN' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$870' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$159_ADDR' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$871' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$159_DATA' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$872' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$159_EN' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$873' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$160_ADDR' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$874' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$160_DATA' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$875' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$160_EN' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$876' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$161_ADDR' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$877' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$161_DATA' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$878' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$161_EN' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$879' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$162_ADDR' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$880' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$162_DATA' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$881' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$162_EN' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$882' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:34$163_ADDR' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$883' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:34$163_DATA' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$884' with positive edge clock.
Creating register for signal `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:34$163_EN' using process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
  created $dff cell `$procdff$885' with positive edge clock.

3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:126$261'.
Removing empty process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:126$261'.
Found and cleaned up 5 empty switches in `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:96$260'.
Removing empty process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:96$260'.
Found and cleaned up 1 empty switch in `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:78$258'.
Removing empty process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:78$258'.
Found and cleaned up 5 empty switches in `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:54$252'.
Removing empty process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:54$252'.
Removing empty process `$paramod\arbitro\FIFO_WORD_SIZE=10.$proc$rtl/arbitro.v:46$245'.
Found and cleaned up 2 empty switches in `\contadores.$proc$rtl/contadores.v:51$135'.
Removing empty process `contadores.$proc$rtl/contadores.v:51$135'.
Found and cleaned up 5 empty switches in `\contadores.$proc$rtl/contadores.v:31$121'.
Removing empty process `contadores.$proc$rtl/contadores.v:31$121'.
Found and cleaned up 1 empty switch in `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:149$241'.
Removing empty process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:149$241'.
Found and cleaned up 1 empty switch in `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:139$239'.
Removing empty process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:139$239'.
Found and cleaned up 7 empty switches in `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:99$221'.
Removing empty process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:99$221'.
Found and cleaned up 1 empty switch in `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:86$219'.
Removing empty process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:86$219'.
Removing empty process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:82$217'.
Found and cleaned up 2 empty switches in `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:69$214'.
Removing empty process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:69$214'.
Found and cleaned up 2 empty switches in `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:61$211'.
Removing empty process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:61$211'.
Found and cleaned up 2 empty switches in `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:28$208'.
Removing empty process `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FIFO.v:28$208'.
Found and cleaned up 5 empty switches in `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FSM.v:38$205'.
Removing empty process `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FSM.v:38$205'.
Found and cleaned up 1 empty switch in `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FSM.v:26$203'.
Removing empty process `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.$proc$rtl/FSM.v:26$203'.
Found and cleaned up 3 empty switches in `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
Removing empty process `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$proc$rtl/memoria.v:22$164'.
Cleaned up 45 empty switches.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module transaccion.
Optimizing module $paramod\arbitro\FIFO_WORD_SIZE=10.
<suppressed ~46 debug messages>
Optimizing module contadores.
<suppressed ~6 debug messages>
Optimizing module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
<suppressed ~10 debug messages>
Optimizing module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
<suppressed ~22 debug messages>
Optimizing module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.
<suppressed ~30 debug messages>

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\transaccion'.
Finding identical cells in module `$paramod\arbitro\FIFO_WORD_SIZE=10'.
<suppressed ~87 debug messages>
Finding identical cells in module `\contadores'.
Finding identical cells in module `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.
<suppressed ~21 debug messages>
Finding identical cells in module `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.
<suppressed ~48 debug messages>
Finding identical cells in module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3'.
Removed a total of 52 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \transaccion..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\arbitro\FIFO_WORD_SIZE=10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$398.
    dead port 2/2 on $mux $procmux$396.
    dead port 2/2 on $mux $procmux$393.
    dead port 1/2 on $mux $procmux$386.
    dead port 2/2 on $mux $procmux$384.
    dead port 2/2 on $mux $procmux$381.
    dead port 2/2 on $mux $procmux$378.
    dead port 1/2 on $mux $procmux$356.
    dead port 1/2 on $mux $procmux$350.
    dead port 1/2 on $mux $procmux$347.
    dead port 1/2 on $mux $procmux$341.
    dead port 1/2 on $mux $procmux$338.
    dead port 1/2 on $mux $procmux$335.
    dead port 1/2 on $mux $procmux$461.
    dead port 1/2 on $mux $procmux$455.
    dead port 2/2 on $mux $procmux$297.
    dead port 1/2 on $mux $procmux$449.
    dead port 1/2 on $mux $procmux$443.
    dead port 2/2 on $mux $procmux$289.
    dead port 1/2 on $mux $procmux$437.
    dead port 2/2 on $mux $procmux$435.
    dead port 1/2 on $mux $procmux$428.
    dead port 2/2 on $mux $procmux$281.
    dead port 2/2 on $mux $procmux$426.
    dead port 1/2 on $mux $procmux$419.
    dead port 2/2 on $mux $procmux$417.
    dead port 2/2 on $mux $procmux$273.
    dead port 1/2 on $mux $procmux$410.
    dead port 2/2 on $mux $procmux$408.
    dead port 2/2 on $mux $procmux$405.
Running muxtree optimizer on module \contadores..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$493.
    dead port 2/2 on $mux $procmux$493.
    dead port 1/2 on $mux $procmux$490.
    dead port 2/2 on $mux $procmux$490.
    dead port 2/2 on $mux $procmux$481.
Running muxtree optimizer on module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$572.
    dead port 2/2 on $mux $procmux$566.
    dead port 1/2 on $mux $procmux$554.
    dead port 1/2 on $mux $procmux$548.
    dead port 1/2 on $mux $procmux$542.
    dead port 2/2 on $mux $procmux$539.
    dead port 1/2 on $mux $procmux$533.
    dead port 2/2 on $mux $procmux$530.
Running muxtree optimizer on module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$654.
    dead port 2/2 on $mux $procmux$652.
    dead port 2/2 on $mux $procmux$645.
    dead port 2/2 on $mux $procmux$621.
    dead port 2/2 on $mux $procmux$614.
    dead port 2/2 on $mux $procmux$607.
Running muxtree optimizer on module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 49 multiplexer ports.
<suppressed ~71 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \transaccion.
  Optimizing cells in module $paramod\arbitro\FIFO_WORD_SIZE=10.
    New ctrl vector for $pmux cell $procmux$321: { $procmux$328_CMP $auto$opt_reduce.cc:132:opt_mux$887 }
    New ctrl vector for $pmux cell $procmux$316: { $auto$opt_reduce.cc:132:opt_mux$889 $procmux$327_CMP }
    New ctrl vector for $pmux cell $procmux$311: { $procmux$330_CMP $auto$opt_reduce.cc:132:opt_mux$891 }
    New ctrl vector for $pmux cell $procmux$292: { $procmux$329_CMP $auto$opt_reduce.cc:132:opt_mux$893 }
    New ctrl vector for $pmux cell $procmux$284: { $procmux$328_CMP $auto$opt_reduce.cc:132:opt_mux$895 }
    New ctrl vector for $pmux cell $procmux$276: { $auto$opt_reduce.cc:132:opt_mux$897 $procmux$327_CMP }
    New ctrl vector for $pmux cell $procmux$326: { $procmux$329_CMP $auto$opt_reduce.cc:132:opt_mux$899 }
    New ctrl vector for $pmux cell $procmux$268: { $procmux$330_CMP $auto$opt_reduce.cc:132:opt_mux$901 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$886: { $procmux$329_CMP $procmux$327_CMP $procmux$330_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$888: { $procmux$329_CMP $procmux$328_CMP $procmux$330_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$892: { $procmux$328_CMP $procmux$327_CMP $procmux$330_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$894: { $procmux$329_CMP $procmux$327_CMP $procmux$330_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$896: { $procmux$329_CMP $procmux$328_CMP $procmux$330_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$898: { $procmux$328_CMP $procmux$327_CMP $procmux$330_CMP }
  Optimizing cells in module $paramod\arbitro\FIFO_WORD_SIZE=10.
  Optimizing cells in module \contadores.
  Optimizing cells in module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
  Optimizing cells in module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
    New input vector for $reduce_or cell $auto$proc_dlatch.cc:247:make_hold$811: { $auto$rtlil.cc:1832:Not$817 $auto$rtlil.cc:1862:And$831 }
    New input vector for $reduce_and cell $reduce_and$rtl/FSM.v:78$207: { \FIFOs_empty [0] \FIFOs_empty [1] \FIFOs_empty [2] \FIFOs_empty [3] \FIFOs_empty [4] \FIFOs_empty [5] \FIFOs_empty [6] \FIFOs_empty [7] }
  Optimizing cells in module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
  Optimizing cells in module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.
    Consolidated identical input bits for $mux cell $procmux$760:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$procmux$760_Y
      New ports: A=1'0, B=1'1, Y=$procmux$760_Y [0]
      New connections: $procmux$760_Y [9:1] = { $procmux$760_Y [0] $procmux$760_Y [0] $procmux$760_Y [0] $procmux$760_Y [0] $procmux$760_Y [0] $procmux$760_Y [0] $procmux$760_Y [0] $procmux$760_Y [0] $procmux$760_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$752:
      Old ports: A=10'1111111111, B=10'0000000000, Y=$procmux$752_Y
      New ports: A=1'1, B=1'0, Y=$procmux$752_Y [0]
      New connections: $procmux$752_Y [9:1] = { $procmux$752_Y [0] $procmux$752_Y [0] $procmux$752_Y [0] $procmux$752_Y [0] $procmux$752_Y [0] $procmux$752_Y [0] $procmux$752_Y [0] $procmux$752_Y [0] $procmux$752_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$743:
      Old ports: A=10'1111111111, B=10'0000000000, Y=$procmux$743_Y
      New ports: A=1'1, B=1'0, Y=$procmux$743_Y [0]
      New connections: $procmux$743_Y [9:1] = { $procmux$743_Y [0] $procmux$743_Y [0] $procmux$743_Y [0] $procmux$743_Y [0] $procmux$743_Y [0] $procmux$743_Y [0] $procmux$743_Y [0] $procmux$743_Y [0] $procmux$743_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$734:
      Old ports: A=10'1111111111, B=10'0000000000, Y=$procmux$734_Y
      New ports: A=1'1, B=1'0, Y=$procmux$734_Y [0]
      New connections: $procmux$734_Y [9:1] = { $procmux$734_Y [0] $procmux$734_Y [0] $procmux$734_Y [0] $procmux$734_Y [0] $procmux$734_Y [0] $procmux$734_Y [0] $procmux$734_Y [0] $procmux$734_Y [0] $procmux$734_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$725:
      Old ports: A=10'1111111111, B=10'0000000000, Y=$procmux$725_Y
      New ports: A=1'1, B=1'0, Y=$procmux$725_Y [0]
      New connections: $procmux$725_Y [9:1] = { $procmux$725_Y [0] $procmux$725_Y [0] $procmux$725_Y [0] $procmux$725_Y [0] $procmux$725_Y [0] $procmux$725_Y [0] $procmux$725_Y [0] $procmux$725_Y [0] $procmux$725_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$716:
      Old ports: A=10'1111111111, B=10'0000000000, Y=$procmux$716_Y
      New ports: A=1'1, B=1'0, Y=$procmux$716_Y [0]
      New connections: $procmux$716_Y [9:1] = { $procmux$716_Y [0] $procmux$716_Y [0] $procmux$716_Y [0] $procmux$716_Y [0] $procmux$716_Y [0] $procmux$716_Y [0] $procmux$716_Y [0] $procmux$716_Y [0] $procmux$716_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$707:
      Old ports: A=10'1111111111, B=10'0000000000, Y=$procmux$707_Y
      New ports: A=1'1, B=1'0, Y=$procmux$707_Y [0]
      New connections: $procmux$707_Y [9:1] = { $procmux$707_Y [0] $procmux$707_Y [0] $procmux$707_Y [0] $procmux$707_Y [0] $procmux$707_Y [0] $procmux$707_Y [0] $procmux$707_Y [0] $procmux$707_Y [0] $procmux$707_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$698:
      Old ports: A=10'1111111111, B=10'0000000000, Y=$procmux$698_Y
      New ports: A=1'1, B=1'0, Y=$procmux$698_Y [0]
      New connections: $procmux$698_Y [9:1] = { $procmux$698_Y [0] $procmux$698_Y [0] $procmux$698_Y [0] $procmux$698_Y [0] $procmux$698_Y [0] $procmux$698_Y [0] $procmux$698_Y [0] $procmux$698_Y [0] $procmux$698_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$689:
      Old ports: A=10'1111111111, B=10'0000000000, Y=$procmux$689_Y
      New ports: A=1'1, B=1'0, Y=$procmux$689_Y [0]
      New connections: $procmux$689_Y [9:1] = { $procmux$689_Y [0] $procmux$689_Y [0] $procmux$689_Y [0] $procmux$689_Y [0] $procmux$689_Y [0] $procmux$689_Y [0] $procmux$689_Y [0] $procmux$689_Y [0] $procmux$689_Y [0] }
  Optimizing cells in module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.
    Consolidated identical input bits for $mux cell $procmux$763:
      Old ports: A=10'0000000000, B=$procmux$760_Y, Y=$procmux$763_Y
      New ports: A=1'0, B=$procmux$760_Y [0], Y=$procmux$763_Y [0]
      New connections: $procmux$763_Y [9:1] = { $procmux$763_Y [0] $procmux$763_Y [0] $procmux$763_Y [0] $procmux$763_Y [0] $procmux$763_Y [0] $procmux$763_Y [0] $procmux$763_Y [0] $procmux$763_Y [0] $procmux$763_Y [0] }
  Optimizing cells in module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.
Performed a total of 26 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\transaccion'.
Finding identical cells in module `$paramod\arbitro\FIFO_WORD_SIZE=10'.
<suppressed ~12 debug messages>
Finding identical cells in module `\contadores'.
Finding identical cells in module `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.
Finding identical cells in module `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3'.
<suppressed ~84 debug messages>
Removed a total of 33 cells.

4.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $procdff$841 ($dff) from module contadores.
Removing $procdff$853 ($dff) from module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Removing $procdff$854 ($dff) from module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Removing $procdff$858 ($dff) from module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.
Replaced 4 DFF cells.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \transaccion..
Finding unused cells or wires in module $paramod\arbitro\FIFO_WORD_SIZE=10..
Finding unused cells or wires in module \contadores..
Finding unused cells or wires in module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
Finding unused cells or wires in module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
Warning: Driver-driver conflict for \almost_empty_threshold [2] between cell $auto$proc_dlatch.cc:409:proc_dlatch$815.Q and constant 1'0 in $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3: Resolved using constant.
Warning: Driver-driver conflict for \almost_empty_threshold [1] between cell $auto$proc_dlatch.cc:409:proc_dlatch$815.Q and constant 1'1 in $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3: Resolved using constant.
Warning: Driver-driver conflict for \almost_empty_threshold [0] between cell $auto$proc_dlatch.cc:409:proc_dlatch$815.Q and constant 1'0 in $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3: Resolved using constant.
Warning: Driver-driver conflict for \almost_full_threshold [2] between cell $auto$proc_dlatch.cc:409:proc_dlatch$836.Q and constant 1'1 in $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3: Resolved using constant.
Warning: Driver-driver conflict for \almost_full_threshold [1] between cell $auto$proc_dlatch.cc:409:proc_dlatch$836.Q and constant 1'1 in $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3: Resolved using constant.
Warning: Driver-driver conflict for \almost_full_threshold [0] between cell $auto$proc_dlatch.cc:409:proc_dlatch$836.Q and constant 1'0 in $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3: Resolved using constant.
Finding unused cells or wires in module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3..
Removed 24 unused cells and 484 unused wires.
<suppressed ~30 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Optimizing module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Optimizing module $paramod\arbitro\FIFO_WORD_SIZE=10.
Optimizing module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.
Optimizing module contadores.
Optimizing module transaccion.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\arbitro\FIFO_WORD_SIZE=10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \contadores..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \transaccion..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~52 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
  Optimizing cells in module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
    New ctrl vector for $pmux cell $procmux$657: { $procmux$655_CMP $procmux$630_CMP $auto$opt_reduce.cc:132:opt_mux$903 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$902: { $procmux$608_CMP $procmux$615_CMP }
  Optimizing cells in module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
  Optimizing cells in module $paramod\arbitro\FIFO_WORD_SIZE=10.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$900: { $procmux$271_CMP $procmux$269_CMP $procmux$270_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$898: { $procmux$272_CMP $procmux$269_CMP $procmux$270_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$896: { $procmux$272_CMP $procmux$271_CMP $procmux$270_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$894: { $procmux$272_CMP $procmux$271_CMP $procmux$269_CMP }
  Optimizing cells in module $paramod\arbitro\FIFO_WORD_SIZE=10.
  Optimizing cells in module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.
  Optimizing cells in module \contadores.
  Optimizing cells in module \transaccion.
Performed a total of 6 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.
Finding identical cells in module `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.
Finding identical cells in module `$paramod\arbitro\FIFO_WORD_SIZE=10'.
Finding identical cells in module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3'.
Finding identical cells in module `\contadores'.
Finding identical cells in module `\transaccion'.
Removed a total of 0 cells.

4.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
Finding unused cells or wires in module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
Finding unused cells or wires in module $paramod\arbitro\FIFO_WORD_SIZE=10..
Finding unused cells or wires in module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3..
Finding unused cells or wires in module \contadores..
Finding unused cells or wires in module \transaccion..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Optimizing module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Optimizing module $paramod\arbitro\FIFO_WORD_SIZE=10.
Optimizing module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.
Optimizing module contadores.
Optimizing module transaccion.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\arbitro\FIFO_WORD_SIZE=10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \contadores..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \transaccion..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~52 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
  Optimizing cells in module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
  Optimizing cells in module $paramod\arbitro\FIFO_WORD_SIZE=10.
  Optimizing cells in module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.
  Optimizing cells in module \contadores.
  Optimizing cells in module \transaccion.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.
Finding identical cells in module `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.
Finding identical cells in module `$paramod\arbitro\FIFO_WORD_SIZE=10'.
Finding identical cells in module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3'.
Finding identical cells in module `\contadores'.
Finding identical cells in module `\transaccion'.
Removed a total of 0 cells.

4.20. Executing OPT_RMDFF pass (remove dff with constant values).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
Finding unused cells or wires in module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
Finding unused cells or wires in module $paramod\arbitro\FIFO_WORD_SIZE=10..
Finding unused cells or wires in module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3..
Finding unused cells or wires in module \contadores..
Finding unused cells or wires in module \transaccion..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Optimizing module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Optimizing module $paramod\arbitro\FIFO_WORD_SIZE=10.
Optimizing module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.
Optimizing module contadores.
Optimizing module transaccion.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Executing FSM pass (extract and optimize FSM).

5.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.estado_actual.
Not marking $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$155_ADDR as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$155_DATA as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$155_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$156_ADDR as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$157_ADDR as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$158_ADDR as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$159_ADDR as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$160_ADDR as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$161_ADDR as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:27$162_ADDR as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.$memwr$\mem$rtl/memoria.v:34$163_EN as FSM state register:
    Users of register don't seem to benefit from recoding.

5.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\estado_actual' from module `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.
  found $dff cell for state register: $procdff$855
  root of input selection tree: $0\estado_actual[16:0]
  found reset state: 17'00000000000000001 (guessed from mux tree)
  found ctrl input: \reset_L
  found state code: 17'00000000000000001
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$903
  found ctrl input: $procmux$630_CMP
  found ctrl input: $procmux$655_CMP
  found ctrl input: $procmux$606_CMP
  found state code: 17'00000000000001000
  found state code: 17'00000000000000100
  found ctrl input: \init
  found state code: 17'00000000000000010
  found ctrl output: $procmux$608_CMP
  found ctrl output: $procmux$655_CMP
  found ctrl output: $procmux$615_CMP
  found ctrl output: $procmux$630_CMP
  ctrl inputs: { $auto$opt_reduce.cc:132:opt_mux$903 $procmux$606_CMP \init \reset_L }
  ctrl outputs: { $procmux$655_CMP $procmux$630_CMP $procmux$615_CMP $procmux$608_CMP $0\estado_actual[16:0] }
  transition: 17'00000000000001000 4'---0 -> 17'00000000000000001 21'000100000000000000001
  transition: 17'00000000000001000 4'-0-1 -> 17'00000000000001000 21'000100000000000001000
  transition: 17'00000000000001000 4'-1-1 -> 17'00000000000000100 21'000100000000000000100
  transition: 17'00000000000000100 4'---0 -> 17'00000000000000001 21'001000000000000000001
  transition: 17'00000000000000100 4'-0-1 -> 17'00000000000001000 21'001000000000000001000
  transition: 17'00000000000000100 4'-1-1 -> 17'00000000000000100 21'001000000000000000100
  transition: 17'00000000000000010 4'---0 -> 17'00000000000000001 21'010000000000000000001
  transition: 17'00000000000000010 4'--01 -> 17'00000000000000100 21'010000000000000000100
  transition: 17'00000000000000010 4'--11 -> 17'00000000000000010 21'010000000000000000010
  transition: 17'00000000000000001 4'---0 -> 17'00000000000000001 21'100000000000000000001
  transition: 17'00000000000000001 4'---1 -> 17'00000000000000010 21'100000000000000000010

5.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\estado_actual$904' from module `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.
  Removing unused input signal $auto$opt_reduce.cc:132:opt_mux$903.

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
Finding unused cells or wires in module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
Finding unused cells or wires in module $paramod\arbitro\FIFO_WORD_SIZE=10..
Finding unused cells or wires in module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3..
Finding unused cells or wires in module \contadores..
Finding unused cells or wires in module \transaccion..
Removed 10 unused cells and 10 unused wires.
<suppressed ~12 debug messages>

5.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\estado_actual$904' from module `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.
  Removing unused output signal $0\estado_actual[16:0] [0].
  Removing unused output signal $0\estado_actual[16:0] [1].
  Removing unused output signal $0\estado_actual[16:0] [2].
  Removing unused output signal $0\estado_actual[16:0] [3].
  Removing unused output signal $0\estado_actual[16:0] [4].
  Removing unused output signal $0\estado_actual[16:0] [5].
  Removing unused output signal $0\estado_actual[16:0] [6].
  Removing unused output signal $0\estado_actual[16:0] [7].
  Removing unused output signal $0\estado_actual[16:0] [8].
  Removing unused output signal $0\estado_actual[16:0] [9].
  Removing unused output signal $0\estado_actual[16:0] [10].
  Removing unused output signal $0\estado_actual[16:0] [11].
  Removing unused output signal $0\estado_actual[16:0] [12].
  Removing unused output signal $0\estado_actual[16:0] [13].
  Removing unused output signal $0\estado_actual[16:0] [14].
  Removing unused output signal $0\estado_actual[16:0] [15].
  Removing unused output signal $0\estado_actual[16:0] [16].
  Removing unused output signal $procmux$608_CMP.
  Removing unused output signal $procmux$630_CMP.
  Removing unused output signal $procmux$655_CMP.

5.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\estado_actual$904' from module `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000000000001000 -> --1-
  00000000000000100 -> -1--
  00000000000000010 -> 1---
  00000000000000001 -> ---1

5.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\estado_actual$904' from module `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3':
-------------------------------------

  Information on FSM $fsm$\estado_actual$904 (\estado_actual):

  Number of input signals:    3
  Number of output signals:   1
  Number of state bits:       4

  Input signals:
    0: \reset_L
    1: \init
    2: $procmux$606_CMP

  Output signals:
    0: $procmux$615_CMP

  State encoding:
    0:     4'--1-
    1:     4'-1--
    2:     4'1---
    3:     4'---1  <RESET STATE>

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'0-1   ->     0 1'0
      1:     0 3'1-1   ->     1 1'0
      2:     0 3'--0   ->     3 1'0
      3:     1 3'0-1   ->     0 1'1
      4:     1 3'1-1   ->     1 1'1
      5:     1 3'--0   ->     3 1'1
      6:     2 3'-01   ->     1 1'0
      7:     2 3'-11   ->     2 1'0
      8:     2 3'--0   ->     3 1'0
      9:     3 3'--1   ->     2 1'0
     10:     3 3'--0   ->     3 1'0

-------------------------------------

5.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\estado_actual$904' from module `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Optimizing module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
<suppressed ~2 debug messages>
Optimizing module $paramod\arbitro\FIFO_WORD_SIZE=10.
Optimizing module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.
Optimizing module contadores.
Optimizing module transaccion.

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.
Finding identical cells in module `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\arbitro\FIFO_WORD_SIZE=10'.
Finding identical cells in module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3'.
Finding identical cells in module `\contadores'.
Finding identical cells in module `\transaccion'.
Removed a total of 1 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\arbitro\FIFO_WORD_SIZE=10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \contadores..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \transaccion..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
  Optimizing cells in module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
    New input vector for $reduce_or cell $auto$fsm_map.cc:105:implement_pattern_cache$927: { \estado_actual [1] \estado_actual [2] }
  Optimizing cells in module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
  Optimizing cells in module $paramod\arbitro\FIFO_WORD_SIZE=10.
  Optimizing cells in module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.
  Optimizing cells in module \contadores.
  Optimizing cells in module \transaccion.
Performed a total of 1 changes.

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.
Finding identical cells in module `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.
Finding identical cells in module `$paramod\arbitro\FIFO_WORD_SIZE=10'.
Finding identical cells in module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3'.
Finding identical cells in module `\contadores'.
Finding identical cells in module `\transaccion'.
Removed a total of 0 cells.

6.6. Executing OPT_RMDFF pass (remove dff with constant values).

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
Finding unused cells or wires in module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
Finding unused cells or wires in module $paramod\arbitro\FIFO_WORD_SIZE=10..
Finding unused cells or wires in module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3..
Finding unused cells or wires in module \contadores..
Finding unused cells or wires in module \transaccion..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Optimizing module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Optimizing module $paramod\arbitro\FIFO_WORD_SIZE=10.
Optimizing module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.
Optimizing module contadores.
Optimizing module transaccion.

6.9. Rerunning OPT passes. (Maybe there is more to do..)

6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\arbitro\FIFO_WORD_SIZE=10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \contadores..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \transaccion..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
  Optimizing cells in module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
  Optimizing cells in module $paramod\arbitro\FIFO_WORD_SIZE=10.
  Optimizing cells in module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.
  Optimizing cells in module \contadores.
  Optimizing cells in module \transaccion.
Performed a total of 0 changes.

6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.
Finding identical cells in module `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.
Finding identical cells in module `$paramod\arbitro\FIFO_WORD_SIZE=10'.
Finding identical cells in module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3'.
Finding identical cells in module `\contadores'.
Finding identical cells in module `\transaccion'.
Removed a total of 0 cells.

6.13. Executing OPT_RMDFF pass (remove dff with constant values).

6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
Finding unused cells or wires in module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
Finding unused cells or wires in module $paramod\arbitro\FIFO_WORD_SIZE=10..
Finding unused cells or wires in module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3..
Finding unused cells or wires in module \contadores..
Finding unused cells or wires in module \transaccion..

6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Optimizing module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Optimizing module $paramod\arbitro\FIFO_WORD_SIZE=10.
Optimizing module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.
Optimizing module contadores.
Optimizing module transaccion.

6.16. Finished OPT passes. (There is nothing left to do.)

7. Executing MEMORY pass.

7.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\mem$rtl/memoria.v:27$194' in module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3': merged $dff to cell.
Checking cell `$memwr$\mem$rtl/memoria.v:27$195' in module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3': merged $dff to cell.
Checking cell `$memwr$\mem$rtl/memoria.v:27$196' in module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3': merged $dff to cell.
Checking cell `$memwr$\mem$rtl/memoria.v:27$197' in module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3': merged $dff to cell.
Checking cell `$memwr$\mem$rtl/memoria.v:27$198' in module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3': merged $dff to cell.
Checking cell `$memwr$\mem$rtl/memoria.v:27$199' in module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3': merged $dff to cell.
Checking cell `$memwr$\mem$rtl/memoria.v:27$200' in module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3': merged $dff to cell.
Checking cell `$memwr$\mem$rtl/memoria.v:27$201' in module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3': merged $dff to cell.
Checking cell `$memwr$\mem$rtl/memoria.v:34$202' in module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3': merged $dff to cell.
Checking cell `$memrd$\mem$rtl/memoria.v:36$193' in module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3': no (compatible) $dff found.

7.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
Finding unused cells or wires in module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
Finding unused cells or wires in module $paramod\arbitro\FIFO_WORD_SIZE=10..
Finding unused cells or wires in module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3..
Finding unused cells or wires in module \contadores..
Finding unused cells or wires in module \transaccion..
Removed 13 unused cells and 13 unused wires.
<suppressed ~14 debug messages>

7.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.mem by address:
  New clock domain: posedge \clk
    Port 0 ($memwr$\mem$rtl/memoria.v:27$194) has addr 0.
      Active bits: 1111111111
    Port 1 ($memwr$\mem$rtl/memoria.v:27$195) has addr 1.
      Active bits: 1111111111
    Port 2 ($memwr$\mem$rtl/memoria.v:27$196) has addr 2.
      Active bits: 1111111111
    Port 3 ($memwr$\mem$rtl/memoria.v:27$197) has addr 3.
      Active bits: 1111111111
    Port 4 ($memwr$\mem$rtl/memoria.v:27$198) has addr 4.
      Active bits: 1111111111
    Port 5 ($memwr$\mem$rtl/memoria.v:27$199) has addr 5.
      Active bits: 1111111111
    Port 6 ($memwr$\mem$rtl/memoria.v:27$200) has addr 6.
      Active bits: 1111111111
    Port 7 ($memwr$\mem$rtl/memoria.v:27$201) has addr 7.
      Active bits: 1111111111
    Port 8 ($memwr$\mem$rtl/memoria.v:34$202) has addr \wr_ptr.
      Active bits: 1111111111
Consolidating write ports of memory $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.mem using sat-based resource sharing:
  Port 0 ($memwr$\mem$rtl/memoria.v:27$194) on posedge \clk: considered
  Port 1 ($memwr$\mem$rtl/memoria.v:27$195) on posedge \clk: considered
  Port 2 ($memwr$\mem$rtl/memoria.v:27$196) on posedge \clk: considered
  Port 3 ($memwr$\mem$rtl/memoria.v:27$197) on posedge \clk: considered
  Port 4 ($memwr$\mem$rtl/memoria.v:27$198) on posedge \clk: considered
  Port 5 ($memwr$\mem$rtl/memoria.v:27$199) on posedge \clk: considered
  Port 6 ($memwr$\mem$rtl/memoria.v:27$200) on posedge \clk: considered
  Port 7 ($memwr$\mem$rtl/memoria.v:27$201) on posedge \clk: considered
  Port 8 ($memwr$\mem$rtl/memoria.v:34$202) on posedge \clk: considered
  Common input cone for all EN signals: 3 cells.
  Size of unconstrained SAT problem: 23 variables, 53 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.
  According to SAT solver sharing of port 1 with port 2 is not possible.
  According to SAT solver sharing of port 2 with port 3 is not possible.
  According to SAT solver sharing of port 3 with port 4 is not possible.
  According to SAT solver sharing of port 4 with port 5 is not possible.
  According to SAT solver sharing of port 5 with port 6 is not possible.
  According to SAT solver sharing of port 6 with port 7 is not possible.
  Merging port 7 into port 8.

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
Finding unused cells or wires in module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
Finding unused cells or wires in module $paramod\arbitro\FIFO_WORD_SIZE=10..
Finding unused cells or wires in module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3..
Finding unused cells or wires in module \contadores..
Finding unused cells or wires in module \transaccion..

7.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\mem' in module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3':
  $memwr$\mem$rtl/memoria.v:27$194 ($memwr)
  $memwr$\mem$rtl/memoria.v:27$195 ($memwr)
  $memwr$\mem$rtl/memoria.v:27$196 ($memwr)
  $memwr$\mem$rtl/memoria.v:27$197 ($memwr)
  $memwr$\mem$rtl/memoria.v:27$198 ($memwr)
  $memwr$\mem$rtl/memoria.v:27$199 ($memwr)
  $memwr$\mem$rtl/memoria.v:27$200 ($memwr)
  $memwr$\mem$rtl/memoria.v:34$202 ($memwr)
  $memrd$\mem$rtl/memoria.v:36$193 ($memrd)

7.6. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \mem in module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3:
  created 8 $dff cells and 0 static cells of width 10.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 64 write mux blocks.

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Optimizing module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Optimizing module $paramod\arbitro\FIFO_WORD_SIZE=10.
Optimizing module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.
<suppressed ~49 debug messages>
Optimizing module contadores.
Optimizing module transaccion.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.
Finding identical cells in module `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.
Finding identical cells in module `$paramod\arbitro\FIFO_WORD_SIZE=10'.
Finding identical cells in module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3'.
Finding identical cells in module `\contadores'.
Finding identical cells in module `\transaccion'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\arbitro\FIFO_WORD_SIZE=10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $auto$memory_share.cc:646:consolidate_wr_using_sat$949: $0$memwr$\mem$rtl/memoria.v:34$163_EN[9:0]$191 [9] -> 1'1
  Analyzing evaluation results.
Running muxtree optimizer on module \contadores..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \transaccion..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
  Optimizing cells in module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
  Optimizing cells in module $paramod\arbitro\FIFO_WORD_SIZE=10.
  Optimizing cells in module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.
  Optimizing cells in module \contadores.
  Optimizing cells in module \transaccion.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.
Finding identical cells in module `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.
Finding identical cells in module `$paramod\arbitro\FIFO_WORD_SIZE=10'.
Finding identical cells in module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3'.
Finding identical cells in module `\contadores'.
Finding identical cells in module `\transaccion'.
Removed a total of 0 cells.

8.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
Finding unused cells or wires in module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3..
Finding unused cells or wires in module $paramod\arbitro\FIFO_WORD_SIZE=10..
Finding unused cells or wires in module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3..
Finding unused cells or wires in module \contadores..
Finding unused cells or wires in module \transaccion..
Removed 0 unused cells and 38 unused wires.
<suppressed ~1 debug messages>

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Optimizing module $paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3.
Optimizing module $paramod\arbitro\FIFO_WORD_SIZE=10.
Optimizing module $paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3.
Optimizing module contadores.
Optimizing module transaccion.

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing TECHMAP pass (map to technology primitives).

9.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.2. Continuing TECHMAP pass.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=6:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=6:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=6:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=4 for cells of type $pmux.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32 for cells of type $lcu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_and.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$le:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$le:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$le:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=3 for cells of type $lcu.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=10\S_WIDTH=2 for cells of type $pmux.
No more expansions possible.
<suppressed ~2252 debug messages>

10. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFF (noninv, pins=3, area=18.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=18.00) is a direct match for cell type $_DFFSR_PPP_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFFSR_PNN_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_N_ from mapping for $_DFF_P_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.
  final dff cell mappings:
    DFF _DFF_N_ (.C(~C), .D( D), .Q( Q));
    DFF _DFF_P_ (.C( C), .D( D), .Q( Q));
    DFFSR _DFF_NN0_ (.C(~C), .D( D), .Q( Q), .R(~R), .S( 0));
    DFFSR _DFF_NN1_ (.C(~C), .D( D), .Q( Q), .R( 0), .S(~R));
    DFFSR _DFF_NP0_ (.C(~C), .D( D), .Q( Q), .R( R), .S( 0));
    DFFSR _DFF_NP1_ (.C(~C), .D( D), .Q( Q), .R( 0), .S( R));
    DFFSR _DFF_PN0_ (.C( C), .D( D), .Q( Q), .R(~R), .S( 0));
    DFFSR _DFF_PN1_ (.C( C), .D( D), .Q( Q), .R( 0), .S(~R));
    DFFSR _DFF_PP0_ (.C( C), .D( D), .Q( Q), .R( R), .S( 0));
    DFFSR _DFF_PP1_ (.C( C), .D( D), .Q( Q), .R( 0), .S( R));
    DFFSR _DFFSR_NNN_ (.C(~C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_NNP_ (.C(~C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_NPN_ (.C(~C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_NPP_ (.C(~C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_PNN_ (.C( C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_PNP_ (.C( C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_PPN_ (.C( C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_PPP_ (.C( C), .D( D), .Q( Q), .R( R), .S( S));
Mapping DFF cells in module `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3':
  mapped 17 $_DFF_P_ cells to \DFF cells.
Mapping DFF cells in module `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3':
  mapped 4 $_DFF_P_ cells to \DFF cells.
Mapping DFF cells in module `$paramod\arbitro\FIFO_WORD_SIZE=10':
  mapped 4 $_DFF_P_ cells to \DFF cells.
Mapping DFF cells in module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3':
  mapped 91 $_DFF_P_ cells to \DFF cells.
Mapping DFF cells in module `\contadores':
  mapped 24 $_DFF_P_ cells to \DFF cells.
Mapping DFF cells in module `\transaccion':

11. Executing ABC pass (technology mapping using ABC).

11.1. Extracting gate netlist of module `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3' to `<abc-temp-dir>/input.blif'..
Extracted 1392 gates and 1421 wires to a netlist network with 27 inputs and 22 outputs.

11.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/isaac/Desktop/Proyecto-Digitales-II-G3/parte2_capa_transaccion/Transaccion/synthesis/cmos_cells/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/isaac/Desktop/Proyecto-Digitales-II-G3/parte2_capa_transaccion/Transaccion/synthesis/cmos_cells/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

11.1.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:       58
ABC RESULTS:               NOR cells:       57
ABC RESULTS:               NOT cells:       27
ABC RESULTS:        internal signals:     1372
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       22
Removing temp directory.

11.2. Extracting gate netlist of module `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3' to `<abc-temp-dir>/input.blif'..
Extracted 34 gates and 50 wires to a netlist network with 14 inputs and 5 outputs.

11.2.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/isaac/Desktop/Proyecto-Digitales-II-G3/parte2_capa_transaccion/Transaccion/synthesis/cmos_cells/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/isaac/Desktop/Proyecto-Digitales-II-G3/parte2_capa_transaccion/Transaccion/synthesis/cmos_cells/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

11.2.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               NOR cells:       11
ABC RESULTS:               NOT cells:        4
ABC RESULTS:        internal signals:       31
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        5
Removing temp directory.

11.3. Extracting gate netlist of module `$paramod\arbitro\FIFO_WORD_SIZE=10' to `<abc-temp-dir>/input.blif'..
Extracted 276 gates and 336 wires to a netlist network with 57 inputs and 52 outputs.

11.3.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/isaac/Desktop/Proyecto-Digitales-II-G3/parte2_capa_transaccion/Transaccion/synthesis/cmos_cells/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/isaac/Desktop/Proyecto-Digitales-II-G3/parte2_capa_transaccion/Transaccion/synthesis/cmos_cells/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

11.3.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:       96
ABC RESULTS:               NOR cells:       70
ABC RESULTS:               NOT cells:       41
ABC RESULTS:          _const0_ cells:        4
ABC RESULTS:        internal signals:      227
ABC RESULTS:           input signals:       57
ABC RESULTS:          output signals:       52
Removing temp directory.

11.4. Extracting gate netlist of module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3' to `<abc-temp-dir>/input.blif'..
Extracted 1254 gates and 1366 wires to a netlist network with 109 inputs and 91 outputs.

11.4.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/isaac/Desktop/Proyecto-Digitales-II-G3/parte2_capa_transaccion/Transaccion/synthesis/cmos_cells/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/isaac/Desktop/Proyecto-Digitales-II-G3/parte2_capa_transaccion/Transaccion/synthesis/cmos_cells/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

11.4.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:      234
ABC RESULTS:               NOR cells:      358
ABC RESULTS:               NOT cells:      101
ABC RESULTS:        internal signals:     1166
ABC RESULTS:           input signals:      109
ABC RESULTS:          output signals:       91
Removing temp directory.

11.5. Extracting gate netlist of module `\contadores' to `<abc-temp-dir>/input.blif'..
Extracted 1341 gates and 1381 wires to a netlist network with 37 inputs and 31 outputs.

11.5.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/isaac/Desktop/Proyecto-Digitales-II-G3/parte2_capa_transaccion/Transaccion/synthesis/cmos_cells/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/isaac/Desktop/Proyecto-Digitales-II-G3/parte2_capa_transaccion/Transaccion/synthesis/cmos_cells/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

11.5.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:       97
ABC RESULTS:               NOR cells:       76
ABC RESULTS:               NOT cells:       35
ABC RESULTS:        internal signals:     1313
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       31
Removing temp directory.

11.6. Extracting gate netlist of module `\transaccion' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.
Removed 0 unused cells and 2306 unused wires.

12. Executing Verilog backend.
Dumping module `$paramod\FIFO\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.
Dumping module `$paramod\FSM\NUM_FIFOS=8\FIFO_DEPTH=8\FIFO_WORD_SIZE=10\FIFO_PTR_SIZE=3'.
Dumping module `$paramod\arbitro\FIFO_WORD_SIZE=10'.
Dumping module `$paramod\memoria\MEM_DEPTH=8\WORD_SIZE=10\PTR_SIZE=3'.
Dumping module `\contadores'.
Dumping module `\transaccion'.

Warnings: 23 unique messages, 23 total
End of script. Logfile hash: 4f8099a05c
CPU: user 1.14s system 0.05s, MEM: 27.60 MB total, 21.53 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 23% 2x write_verilog (0 sec), 13% 1x techmap (0 sec), ...
