{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746060464532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746060464532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 30 20:47:44 2025 " "Processing started: Wed Apr 30 20:47:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746060464532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1746060464532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1746060464532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1746060464929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1746060464929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop_negative_edge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop_negative_edge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FlipFlop_Negative_Edge-D_FlipFlop_Negative_Edge_arch " "Found design unit 1: D_FlipFlop_Negative_Edge-D_FlipFlop_Negative_Edge_arch" {  } { { "D_FlipFlop_Negative_Edge.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/D_FlipFlop_Negative_Edge.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470861 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FlipFlop_Negative_Edge " "Found entity 1: D_FlipFlop_Negative_Edge" {  } { { "D_FlipFlop_Negative_Edge.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/D_FlipFlop_Negative_Edge.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-register_file_arch " "Found design unit 1: register_file-register_file_arch" {  } { { "register_file.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/register_file.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470861 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/register_file.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32to1-mux_32to1_arch " "Found design unit 1: mux_32to1-mux_32to1_arch" {  } { { "mux32to1.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mux32to1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470861 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32to1 " "Found entity 1: mux_32to1" {  } { { "mux32to1.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mux32to1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Behavioral " "Found design unit 1: decoder-Behavioral" {  } { { "decoder.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470875 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_Latch-SR_Latch_arch " "Found design unit 1: SR_Latch-SR_Latch_arch" {  } { { "SR_Latch.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/SR_Latch.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470875 ""} { "Info" "ISGN_ENTITY_NAME" "1 SR_Latch " "Found entity 1: SR_Latch" {  } { { "SR_Latch.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/SR_Latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-sign_extend_arch " "Found design unit 1: sign_extend-sign_extend_arch" {  } { { "sign_extend.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/sign_extend.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470875 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/sign_extend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "package_file.vhd 1 0 " "Found 1 design units, including 0 entities, in source file package_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_components " "Found design unit 1: my_components" {  } { { "package_file.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/package_file.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit_add_sub-nbit_add_sub_arch " "Found design unit 1: nbit_add_sub-nbit_add_sub_arch" {  } { { "nbit_add_sub.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/nbit_add_sub.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470875 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit_add_sub " "Found entity 1: nbit_add_sub" {  } { { "nbit_add_sub.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/nbit_add_sub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_register-n_register_arch " "Found design unit 1: n_register-n_register_arch" {  } { { "n_register.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/n_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470887 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_register " "Found entity 1: n_register" {  } { { "n_register.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/n_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxno1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxno1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_nto1-mux_nto1_arch " "Found design unit 1: mux_nto1-mux_nto1_arch" {  } { { "muxno1.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/muxno1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470891 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_nto1 " "Found entity 1: mux_nto1" {  } { { "muxno1.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/muxno1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-mux_2to1_arch " "Found design unit 1: mux_2to1-mux_2to1_arch" {  } { { "mux2to1.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mux2to1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470891 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux2to1.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mux2to1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-SYN " "Found design unit 1: instruction_memory-SYN" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/instruction_memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470891 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/instruction_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-dataflow " "Found design unit 1: full_adder-dataflow" {  } { { "full_adder.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470891 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_Latch-D_Latch_arch " "Found design unit 1: D_Latch-D_Latch_arch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/D_Latch.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470891 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_Latch " "Found entity 1: D_Latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/D_Latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop_rising_edge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop_rising_edge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FlipFlop_RE-D_FlipFlop_arch " "Found design unit 1: D_FlipFlop_RE-D_FlipFlop_arch" {  } { { "D_FlipFlop_Rising_edge.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/D_FlipFlop_Rising_edge.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470891 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FlipFlop_RE " "Found entity 1: D_FlipFlop_RE" {  } { { "D_FlipFlop_Rising_edge.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/D_FlipFlop_Rising_edge.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FlipFlop-D_FlipFlop_arch " "Found design unit 1: D_FlipFlop-D_FlipFlop_arch" {  } { { "D_FlipFlop.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/D_FlipFlop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470907 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FlipFlop " "Found entity 1: D_FlipFlop" {  } { { "D_FlipFlop.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/D_FlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-control_unit_arch " "Found design unit 1: control_unit-control_unit_arch" {  } { { "control_unit.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/control_unit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470907 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/control_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_control_unit-ALU_control_unit_arch " "Found design unit 1: ALU_control_unit-ALU_control_unit_arch" {  } { { "ALU_Control_Unit.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/ALU_Control_Unit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470907 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_control_unit " "Found entity 1: ALU_control_unit" {  } { { "ALU_Control_Unit.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/ALU_Control_Unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_32bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_32bit_tb-ALU_32bit_tb_arch " "Found design unit 1: ALU_32bit_tb-ALU_32bit_tb_arch" {  } { { "ALU_32bit_tb.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/ALU_32bit_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470907 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_32bit_tb " "Found entity 1: ALU_32bit_tb" {  } { { "ALU_32bit_tb.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/ALU_32bit_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_32bit-ALU_32bit_arch " "Found design unit 1: ALU_32bit-ALU_32bit_arch" {  } { { "ALU_32bit.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/ALU_32bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470907 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_32bit " "Found entity 1: ALU_32bit" {  } { { "ALU_32bit.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/ALU_32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1bit_msb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_1bit_msb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_1bit_MSB-ALU_1bit_MSB_arch " "Found design unit 1: ALU_1bit_MSB-ALU_1bit_MSB_arch" {  } { { "ALU_1bit_MSB.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/ALU_1bit_MSB.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470907 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_1bit_MSB " "Found entity 1: ALU_1bit_MSB" {  } { { "ALU_1bit_MSB.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/ALU_1bit_MSB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_1bit-ALU_1bit_arch " "Found design unit 1: ALU_1bit-ALU_1bit_arch" {  } { { "ALU_1bit.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/ALU_1bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470923 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_1bit " "Found entity 1: ALU_1bit" {  } { { "ALU_1bit.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/ALU_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-SYN " "Found design unit 1: data_memory-SYN" {  } { { "data_memory.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/data_memory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470923 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/data_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_cpu-mips_cpu_arch " "Found design unit 1: mips_cpu-mips_cpu_arch" {  } { { "mips_cpu.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mips_cpu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470923 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_cpu " "Found entity 1: mips_cpu" {  } { { "mips_cpu.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mips_cpu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_5bits-mux_2to1_5bits_arch " "Found design unit 1: mux_2to1_5bits-mux_2to1_5bits_arch" {  } { { "mux2to1_5bits.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mux2to1_5bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470923 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_5bits " "Found entity 1: mux_2to1_5bits" {  } { { "mux2to1_5bits.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mux2to1_5bits.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "types_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file types_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_types " "Found design unit 1: my_types" {  } { { "types_package.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/types_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_mips-cpu_mips_arch " "Found design unit 1: cpu_mips-cpu_mips_arch" {  } { { "cpu_mips.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/cpu_mips.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470939 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_mips " "Found entity 1: cpu_mips" {  } { { "cpu_mips.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/cpu_mips.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060470939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060470939 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_cpu " "Elaborating entity \"mips_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1746060471087 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUOverflow mips_cpu.vhd(35) " "Verilog HDL or VHDL warning at mips_cpu.vhd(35): object \"ALUOverflow\" assigned a value but never read" {  } { { "mips_cpu.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mips_cpu.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1746060471087 "|mips_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_register n_register:pc_register " "Elaborating entity \"n_register\" for hierarchy \"n_register:pc_register\"" {  } { { "mips_cpu.vhd" "pc_register" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mips_cpu.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FlipFlop_Negative_Edge n_register:pc_register\|D_FlipFlop_Negative_Edge:\\reg_generate:0:D0_FF " "Elaborating entity \"D_FlipFlop_Negative_Edge\" for hierarchy \"n_register:pc_register\|D_FlipFlop_Negative_Edge:\\reg_generate:0:D0_FF\"" {  } { { "n_register.vhd" "\\reg_generate:0:D0_FF" { Text "C:/Users/lushi/Desktop/VHDL/lab9/n_register.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471109 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "En D_FlipFlop_Negative_Edge.vhd(18) " "VHDL Process Statement warning at D_FlipFlop_Negative_Edge.vhd(18): signal \"En\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "D_FlipFlop_Negative_Edge.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/D_FlipFlop_Negative_Edge.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1746060471109 "|mips_cpu|n_register:pc_register|D_FlipFlop_Negative_Edge:\reg_generate:0:D0_FF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:instr_mem " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:instr_mem\"" {  } { { "mips_cpu.vhd" "instr_mem" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mips_cpu.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instruction_memory:instr_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instruction_memory:instr_mem\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.vhd" "altsyncram_component" { Text "C:/Users/lushi/Desktop/VHDL/lab9/instruction_memory.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_memory:instr_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instruction_memory:instr_mem\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/instruction_memory.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_memory:instr_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"instruction_memory:instr_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructions_ram_content.mif " "Parameter \"init_file\" = \"instructions_ram_content.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471160 ""}  } { { "instruction_memory.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/instruction_memory.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1746060471160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fk34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fk34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fk34 " "Found entity 1: altsyncram_fk34" {  } { { "db/altsyncram_fk34.tdf" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/db/altsyncram_fk34.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060471223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060471223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fk34 instruction_memory:instr_mem\|altsyncram:altsyncram_component\|altsyncram_fk34:auto_generated " "Elaborating entity \"altsyncram_fk34\" for hierarchy \"instruction_memory:instr_mem\|altsyncram:altsyncram_component\|altsyncram_fk34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060471255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060471255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla instruction_memory:instr_mem\|altsyncram:altsyncram_component\|altsyncram_fk34:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"instruction_memory:instr_mem\|altsyncram:altsyncram_component\|altsyncram_fk34:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_fk34.tdf" "decode3" { Text "C:/Users/lushi/Desktop/VHDL/lab9/db/altsyncram_fk34.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060471288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060471288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a instruction_memory:instr_mem\|altsyncram:altsyncram_component\|altsyncram_fk34:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"instruction_memory:instr_mem\|altsyncram:altsyncram_component\|altsyncram_fk34:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_fk34.tdf" "rden_decode" { Text "C:/Users/lushi/Desktop/VHDL/lab9/db/altsyncram_fk34.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/db/mux_ahb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060471319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060471319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb instruction_memory:instr_mem\|altsyncram:altsyncram_component\|altsyncram_fk34:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"instruction_memory:instr_mem\|altsyncram:altsyncram_component\|altsyncram_fk34:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_fk34.tdf" "mux2" { Text "C:/Users/lushi/Desktop/VHDL/lab9/db/altsyncram_fk34.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_add_sub nbit_add_sub:pc_adder " "Elaborating entity \"nbit_add_sub\" for hierarchy \"nbit_add_sub:pc_adder\"" {  } { { "mips_cpu.vhd" "pc_adder" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mips_cpu.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder nbit_add_sub:pc_adder\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"nbit_add_sub:pc_adder\|full_adder:fa0\"" {  } { { "nbit_add_sub.vhd" "fa0" { Text "C:/Users/lushi/Desktop/VHDL/lab9/nbit_add_sub.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:branch_mux " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:branch_mux\"" {  } { { "mips_cpu.vhd" "branch_mux" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mips_cpu.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cntrl_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cntrl_unit\"" {  } { { "mips_cpu.vhd" "cntrl_unit" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mips_cpu.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_5bits mux_2to1_5bits:RegDst_mux " "Elaborating entity \"mux_2to1_5bits\" for hierarchy \"mux_2to1_5bits:RegDst_mux\"" {  } { { "mips_cpu.vhd" "RegDst_mux" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mips_cpu.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:reg_file\"" {  } { { "mips_cpu.vhd" "reg_file" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mips_cpu.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder register_file:reg_file\|decoder:comp_dec " "Elaborating entity \"decoder\" for hierarchy \"register_file:reg_file\|decoder:comp_dec\"" {  } { { "register_file.vhd" "comp_dec" { Text "C:/Users/lushi/Desktop/VHDL/lab9/register_file.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32to1 register_file:reg_file\|mux_32to1:mux32_1_a " "Elaborating entity \"mux_32to1\" for hierarchy \"register_file:reg_file\|mux_32to1:mux32_1_a\"" {  } { { "register_file.vhd" "mux32_1_a" { Text "C:/Users/lushi/Desktop/VHDL/lab9/register_file.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:immediate_sign_extend " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:immediate_sign_extend\"" {  } { { "mips_cpu.vhd" "immediate_sign_extend" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mips_cpu.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_control_unit ALU_control_unit:ALU_ctrl " "Elaborating entity \"ALU_control_unit\" for hierarchy \"ALU_control_unit:ALU_ctrl\"" {  } { { "mips_cpu.vhd" "ALU_ctrl" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mips_cpu.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_32bit ALU_32bit:ALU " "Elaborating entity \"ALU_32bit\" for hierarchy \"ALU_32bit:ALU\"" {  } { { "mips_cpu.vhd" "ALU" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mips_cpu.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_1bit ALU_32bit:ALU\|ALU_1bit:alu_unit0 " "Elaborating entity \"ALU_1bit\" for hierarchy \"ALU_32bit:ALU\|ALU_1bit:alu_unit0\"" {  } { { "ALU_32bit.vhd" "alu_unit0" { Text "C:/Users/lushi/Desktop/VHDL/lab9/ALU_32bit.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nto1 ALU_32bit:ALU\|ALU_1bit:alu_unit0\|mux_nto1:a_mux " "Elaborating entity \"mux_nto1\" for hierarchy \"ALU_32bit:ALU\|ALU_1bit:alu_unit0\|mux_nto1:a_mux\"" {  } { { "ALU_1bit.vhd" "a_mux" { Text "C:/Users/lushi/Desktop/VHDL/lab9/ALU_1bit.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nto1 ALU_32bit:ALU\|ALU_1bit:alu_unit0\|mux_nto1:result_mux " "Elaborating entity \"mux_nto1\" for hierarchy \"ALU_32bit:ALU\|ALU_1bit:alu_unit0\|mux_nto1:result_mux\"" {  } { { "ALU_1bit.vhd" "result_mux" { Text "C:/Users/lushi/Desktop/VHDL/lab9/ALU_1bit.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_1bit_MSB ALU_32bit:ALU\|ALU_1bit_MSB:alu_unit31 " "Elaborating entity \"ALU_1bit_MSB\" for hierarchy \"ALU_32bit:ALU\|ALU_1bit_MSB:alu_unit31\"" {  } { { "ALU_32bit.vhd" "alu_unit31" { Text "C:/Users/lushi/Desktop/VHDL/lab9/ALU_32bit.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_mem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_mem\"" {  } { { "mips_cpu.vhd" "data_mem" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mips_cpu.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:data_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory:data_mem\|altsyncram:altsyncram_component\"" {  } { { "data_memory.vhd" "altsyncram_component" { Text "C:/Users/lushi/Desktop/VHDL/lab9/data_memory.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:data_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory:data_mem\|altsyncram:altsyncram_component\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/data_memory.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:data_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory:data_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_ram_content.mif " "Parameter \"init_file\" = \"data_ram_content.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060471971 ""}  } { { "data_memory.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/data_memory.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1746060471971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ia34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ia34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ia34 " "Found entity 1: altsyncram_ia34" {  } { { "db/altsyncram_ia34.tdf" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/db/altsyncram_ia34.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060472026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060472026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ia34 data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_ia34:auto_generated " "Elaborating entity \"altsyncram_ia34\" for hierarchy \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_ia34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746060472026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4912 " "Peak virtual memory: 4912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746060472573 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 30 20:47:52 2025 " "Processing ended: Wed Apr 30 20:47:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746060472573 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746060472573 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746060472573 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1746060472573 ""}
