<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v</a>
defines: 
time_elapsed: 1.512s
ram usage: 39784 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp3l1_tjgu/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:30</a>: No timescale set for &#34;sparc_ifu_thrcmpl&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:30</a>: Compile module &#34;work@sparc_ifu_thrcmpl&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:32</a>: Implicit port type (wire) for &#34;completion&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:30</a>: Top level module &#34;work@sparc_ifu_thrcmpl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>: Cannot find a module definition for &#34;work@sparc_ifu_thrcmpl::dffr_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>: Cannot find a module definition for &#34;work@sparc_ifu_thrcmpl::dffr_s&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp3l1_tjgu/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sparc_ifu_thrcmpl
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp3l1_tjgu/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp3l1_tjgu/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sparc_ifu_thrcmpl)
 |vpiName:work@sparc_ifu_thrcmpl
 |uhdmallPackages:
 \_package: builtin, parent:work@sparc_ifu_thrcmpl
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@sparc_ifu_thrcmpl, file:<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v</a>, line:30, parent:work@sparc_ifu_thrcmpl
   |vpiDefName:work@sparc_ifu_thrcmpl
   |vpiFullName:work@sparc_ifu_thrcmpl
   |vpiPort:
   \_port: (completion), line:32
     |vpiName:completion
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (completion), line:32
         |vpiName:completion
         |vpiFullName:work@sparc_ifu_thrcmpl.completion
   |vpiPort:
   \_port: (wm_imiss), line:32
     |vpiName:wm_imiss
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wm_imiss), line:97
         |vpiName:wm_imiss
         |vpiFullName:work@sparc_ifu_thrcmpl.wm_imiss
         |vpiNetType:1
   |vpiPort:
   \_port: (wm_other), line:32
     |vpiName:wm_other
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wm_other), line:98
         |vpiName:wm_other
         |vpiFullName:work@sparc_ifu_thrcmpl.wm_other
         |vpiNetType:1
   |vpiPort:
   \_port: (clk), line:34
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:34
         |vpiName:clk
         |vpiFullName:work@sparc_ifu_thrcmpl.clk
   |vpiPort:
   \_port: (se), line:34
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:34
         |vpiName:se
         |vpiFullName:work@sparc_ifu_thrcmpl.se
   |vpiPort:
   \_port: (si), line:34
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:34
         |vpiName:si
         |vpiFullName:work@sparc_ifu_thrcmpl.si
   |vpiPort:
   \_port: (reset), line:34
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:34
         |vpiName:reset
         |vpiFullName:work@sparc_ifu_thrcmpl.reset
   |vpiPort:
   \_port: (fcl_ifq_icmiss_s1), line:34
     |vpiName:fcl_ifq_icmiss_s1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fcl_ifq_icmiss_s1), line:34
         |vpiName:fcl_ifq_icmiss_s1
         |vpiFullName:work@sparc_ifu_thrcmpl.fcl_ifq_icmiss_s1
   |vpiPort:
   \_port: (erb_dtu_ifeterr_d1), line:34
     |vpiName:erb_dtu_ifeterr_d1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (erb_dtu_ifeterr_d1), line:34
         |vpiName:erb_dtu_ifeterr_d1
         |vpiFullName:work@sparc_ifu_thrcmpl.erb_dtu_ifeterr_d1
   |vpiPort:
   \_port: (sw_cond_s), line:35
     |vpiName:sw_cond_s
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sw_cond_s), line:35
         |vpiName:sw_cond_s
         |vpiFullName:work@sparc_ifu_thrcmpl.sw_cond_s
   |vpiPort:
   \_port: (en_spec_g), line:35
     |vpiName:en_spec_g
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (en_spec_g), line:35
         |vpiName:en_spec_g
         |vpiFullName:work@sparc_ifu_thrcmpl.en_spec_g
   |vpiPort:
   \_port: (atr_s), line:35
     |vpiName:atr_s
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (atr_s), line:35
         |vpiName:atr_s
         |vpiFullName:work@sparc_ifu_thrcmpl.atr_s
   |vpiPort:
   \_port: (dtu_fcl_thr_active), line:35
     |vpiName:dtu_fcl_thr_active
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dtu_fcl_thr_active), line:35
         |vpiName:dtu_fcl_thr_active
         |vpiFullName:work@sparc_ifu_thrcmpl.dtu_fcl_thr_active
   |vpiPort:
   \_port: (ifq_dtu_thrrdy), line:35
     |vpiName:ifq_dtu_thrrdy
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ifq_dtu_thrrdy), line:35
         |vpiName:ifq_dtu_thrrdy
         |vpiFullName:work@sparc_ifu_thrcmpl.ifq_dtu_thrrdy
   |vpiPort:
   \_port: (ifq_dtu_pred_rdy), line:36
     |vpiName:ifq_dtu_pred_rdy
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ifq_dtu_pred_rdy), line:36
         |vpiName:ifq_dtu_pred_rdy
         |vpiFullName:work@sparc_ifu_thrcmpl.ifq_dtu_pred_rdy
   |vpiPort:
   \_port: (exu_lop_done), line:36
     |vpiName:exu_lop_done
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (exu_lop_done), line:36
         |vpiName:exu_lop_done
         |vpiFullName:work@sparc_ifu_thrcmpl.exu_lop_done
   |vpiPort:
   \_port: (branch_done_d), line:36
     |vpiName:branch_done_d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (branch_done_d), line:36
         |vpiName:branch_done_d
         |vpiFullName:work@sparc_ifu_thrcmpl.branch_done_d
   |vpiPort:
   \_port: (fixedop_done), line:36
     |vpiName:fixedop_done
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fixedop_done), line:36
         |vpiName:fixedop_done
         |vpiFullName:work@sparc_ifu_thrcmpl.fixedop_done
   |vpiPort:
   \_port: (ldmiss), line:37
     |vpiName:ldmiss
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ldmiss), line:37
         |vpiName:ldmiss
         |vpiFullName:work@sparc_ifu_thrcmpl.ldmiss
   |vpiPort:
   \_port: (spec_ld_d), line:37
     |vpiName:spec_ld_d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spec_ld_d), line:37
         |vpiName:spec_ld_d
         |vpiFullName:work@sparc_ifu_thrcmpl.spec_ld_d
   |vpiPort:
   \_port: (trap), line:37
     |vpiName:trap
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (trap), line:37
         |vpiName:trap
         |vpiFullName:work@sparc_ifu_thrcmpl.trap
   |vpiPort:
   \_port: (retr_thr_wakeup), line:37
     |vpiName:retr_thr_wakeup
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (retr_thr_wakeup), line:37
         |vpiName:retr_thr_wakeup
         |vpiFullName:work@sparc_ifu_thrcmpl.retr_thr_wakeup
   |vpiPort:
   \_port: (flush_wake_w2), line:37
     |vpiName:flush_wake_w2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (flush_wake_w2), line:37
         |vpiName:flush_wake_w2
         |vpiFullName:work@sparc_ifu_thrcmpl.flush_wake_w2
   |vpiPort:
   \_port: (ldhit_thr), line:38
     |vpiName:ldhit_thr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ldhit_thr), line:38
         |vpiName:ldhit_thr
         |vpiFullName:work@sparc_ifu_thrcmpl.ldhit_thr
   |vpiPort:
   \_port: (spec_ld_g), line:38
     |vpiName:spec_ld_g
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spec_ld_g), line:38
         |vpiName:spec_ld_g
         |vpiFullName:work@sparc_ifu_thrcmpl.spec_ld_g
   |vpiPort:
   \_port: (clear_wmo_e), line:38
     |vpiName:clear_wmo_e
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clear_wmo_e), line:38
         |vpiName:clear_wmo_e
         |vpiFullName:work@sparc_ifu_thrcmpl.clear_wmo_e
   |vpiPort:
   \_port: (wm_stbwait), line:38
     |vpiName:wm_stbwait
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wm_stbwait), line:38
         |vpiName:wm_stbwait
         |vpiFullName:work@sparc_ifu_thrcmpl.wm_stbwait
   |vpiPort:
   \_port: (stb_retry), line:38
     |vpiName:stb_retry
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (stb_retry), line:38
         |vpiName:stb_retry
         |vpiFullName:work@sparc_ifu_thrcmpl.stb_retry
   |vpiPort:
   \_port: (rst_thread), line:39
     |vpiName:rst_thread
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst_thread), line:39
         |vpiName:rst_thread
         |vpiFullName:work@sparc_ifu_thrcmpl.rst_thread
   |vpiPort:
   \_port: (trap_thrrdy), line:39
     |vpiName:trap_thrrdy
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (trap_thrrdy), line:39
         |vpiName:trap_thrrdy
         |vpiFullName:work@sparc_ifu_thrcmpl.trap_thrrdy
   |vpiPort:
   \_port: (thr_s2), line:39
     |vpiName:thr_s2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (thr_s2), line:39
         |vpiName:thr_s2
         |vpiFullName:work@sparc_ifu_thrcmpl.thr_s2
   |vpiPort:
   \_port: (thr_e), line:39
     |vpiName:thr_e
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (thr_e), line:39
         |vpiName:thr_e
         |vpiFullName:work@sparc_ifu_thrcmpl.thr_e
   |vpiPort:
   \_port: (thr_s1), line:39
     |vpiName:thr_s1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (thr_s1), line:39
         |vpiName:thr_s1
         |vpiFullName:work@sparc_ifu_thrcmpl.thr_s1
   |vpiPort:
   \_port: (fp_thrrdy), line:39
     |vpiName:fp_thrrdy
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fp_thrrdy), line:108
         |vpiName:fp_thrrdy
         |vpiFullName:work@sparc_ifu_thrcmpl.fp_thrrdy
         |vpiNetType:1
   |vpiPort:
   \_port: (lsu_ifu_ldst_cmplt), line:40
     |vpiName:lsu_ifu_ldst_cmplt
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lsu_ifu_ldst_cmplt), line:40
         |vpiName:lsu_ifu_ldst_cmplt
         |vpiFullName:work@sparc_ifu_thrcmpl.lsu_ifu_ldst_cmplt
   |vpiPort:
   \_port: (sta_done_e), line:40
     |vpiName:sta_done_e
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sta_done_e), line:40
         |vpiName:sta_done_e
         |vpiFullName:work@sparc_ifu_thrcmpl.sta_done_e
   |vpiPort:
   \_port: (killed_inst_done_e), line:40
     |vpiName:killed_inst_done_e
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (killed_inst_done_e), line:40
         |vpiName:killed_inst_done_e
         |vpiFullName:work@sparc_ifu_thrcmpl.killed_inst_done_e
   |vpiContAssign:
   \_cont_assign: , line:141
     |vpiRhs:
     \_operation: , line:141
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:141
         |vpiOpType:29
         |vpiOperand:
         \_operation: , line:141
           |vpiOpType:28
           |vpiOperand:
           \_operation: , line:141
             |vpiOpType:34
             |vpiOperand:
             \_constant: , line:141
               |vpiConstType:7
               |vpiDecompile:4
               |vpiSize:32
               |INT:4
             |vpiOperand:
             \_operation: 
               |vpiOpType:33
               |vpiOperand:
               \_ref_obj: (fcl_ifq_icmiss_s1), line:141
                 |vpiName:fcl_ifq_icmiss_s1
           |vpiOperand:
           \_ref_obj: (thr_s1), line:141
             |vpiName:thr_s1
             |vpiFullName:work@sparc_ifu_thrcmpl.thr_s1
         |vpiOperand:
         \_operation: , line:142
           |vpiOpType:28
           |vpiOperand:
           \_operation: , line:142
             |vpiOpType:34
             |vpiOperand:
             \_constant: , line:142
               |vpiConstType:7
               |vpiDecompile:4
               |vpiSize:32
               |INT:4
             |vpiOperand:
             \_operation: 
               |vpiOpType:33
               |vpiOperand:
               \_ref_obj: (erb_dtu_ifeterr_d1), line:142
                 |vpiName:erb_dtu_ifeterr_d1
                 |vpiFullName:work@sparc_ifu_thrcmpl.erb_dtu_ifeterr_d1
           |vpiOperand:
           \_ref_obj: (thr_e), line:142
             |vpiName:thr_e
             |vpiFullName:work@sparc_ifu_thrcmpl.thr_e
       |vpiOperand:
       \_operation: , line:143
         |vpiOpType:28
         |vpiOperand:
         \_ref_obj: (wm_imiss), line:143
           |vpiName:wm_imiss
           |vpiFullName:work@sparc_ifu_thrcmpl.wm_imiss
         |vpiOperand:
         \_operation: , line:143
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (imiss_thrrdy), line:143
             |vpiName:imiss_thrrdy
             |vpiFullName:work@sparc_ifu_thrcmpl.imiss_thrrdy
     |vpiLhs:
     \_ref_obj: (wmi_nxt), line:141
       |vpiName:wmi_nxt
       |vpiFullName:work@sparc_ifu_thrcmpl.wmi_nxt
   |vpiContAssign:
   \_cont_assign: , line:146
     |vpiRhs:
     \_operation: , line:146
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:146
         |vpiOpType:34
         |vpiOperand:
         \_constant: , line:146
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiOperand:
         \_operation: 
           |vpiOpType:33
           |vpiOperand:
           \_ref_obj: (clear_wmo_e), line:146
             |vpiName:clear_wmo_e
       |vpiOperand:
       \_ref_obj: (thr_e), line:146
         |vpiName:thr_e
         |vpiFullName:work@sparc_ifu_thrcmpl.thr_e
     |vpiLhs:
     \_ref_obj: (clr_wmo_thr_e), line:146
       |vpiName:clr_wmo_thr_e
       |vpiFullName:work@sparc_ifu_thrcmpl.clr_wmo_thr_e
   |vpiContAssign:
   \_cont_assign: , line:148
     |vpiRhs:
     \_operation: , line:148
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:148
         |vpiOpType:29
         |vpiOperand:
         \_operation: , line:148
           |vpiOpType:28
           |vpiOperand:
           \_operation: , line:148
             |vpiOpType:29
             |vpiOperand:
             \_operation: , line:148
               |vpiOpType:29
               |vpiOperand:
               \_operation: , line:148
                 |vpiOpType:28
                 |vpiOperand:
                 \_operation: , line:148
                   |vpiOpType:28
                   |vpiOperand:
                   \_operation: , line:148
                     |vpiOpType:34
                     |vpiOperand:
                     \_constant: , line:148
                       |vpiConstType:7
                       |vpiDecompile:4
                       |vpiSize:32
                       |INT:4
                     |vpiOperand:
                     \_operation: 
                       |vpiOpType:33
                       |vpiOperand:
                       \_ref_obj: (sw_cond_s), line:148
                         |vpiName:sw_cond_s
                   |vpiOperand:
                   \_ref_obj: (thr_s2), line:148
                     |vpiName:thr_s2
                     |vpiFullName:work@sparc_ifu_thrcmpl.thr_s2
                 |vpiOperand:
                 \_operation: , line:148
                   |vpiOpType:4
                   |vpiOperand:
                   \_ref_obj: (clr_wmo_thr_e), line:148
                     |vpiName:clr_wmo_thr_e
                     |vpiFullName:work@sparc_ifu_thrcmpl.clr_wmo_thr_e
               |vpiOperand:
               \_ref_obj: (trap), line:149
                 |vpiName:trap
                 |vpiFullName:work@sparc_ifu_thrcmpl.trap
             |vpiOperand:
             \_ref_obj: (ldmiss), line:149
               |vpiName:ldmiss
               |vpiFullName:work@sparc_ifu_thrcmpl.ldmiss
           |vpiOperand:
           \_ref_obj: (dtu_fcl_thr_active), line:149
             |vpiName:dtu_fcl_thr_active
             |vpiFullName:work@sparc_ifu_thrcmpl.dtu_fcl_thr_active
         |vpiOperand:
         \_ref_obj: (rst_thread), line:150
           |vpiName:rst_thread
           |vpiFullName:work@sparc_ifu_thrcmpl.rst_thread
       |vpiOperand:
       \_operation: , line:151
         |vpiOpType:28
         |vpiOperand:
         \_operation: , line:151
           |vpiOpType:28
           |vpiOperand:
           \_ref_obj: (wm_other), line:151
             |vpiName:wm_other
             |vpiFullName:work@sparc_ifu_thrcmpl.wm_other
           |vpiOperand:
           \_ref_obj: (dtu_fcl_thr_active), line:151
             |vpiName:dtu_fcl_thr_active
             |vpiFullName:work@sparc_ifu_thrcmpl.dtu_fcl_thr_active
         |vpiOperand:
         \_operation: , line:152
           |vpiOpType:4
           |vpiOperand:
           \_operation: , line:152
             |vpiOpType:29
             |vpiOperand:
             \_operation: , line:152
               |vpiOpType:29
               |vpiOperand:
               \_ref_obj: (other_thrrdy), line:152
                 |vpiName:other_thrrdy
                 |vpiFullName:work@sparc_ifu_thrcmpl.other_thrrdy
               |vpiOperand:
               \_ref_obj: (spec_ld_d), line:152
                 |vpiName:spec_ld_d
                 |vpiFullName:work@sparc_ifu_thrcmpl.spec_ld_d
             |vpiOperand:
             \_ref_obj: (clr_wmo_thr_e), line:152
               |vpiName:clr_wmo_thr_e
               |vpiFullName:work@sparc_ifu_thrcmpl.clr_wmo_thr_e
     |vpiLhs:
     \_ref_obj: (wmo_nxt), line:148
       |vpiName:wmo_nxt
       |vpiFullName:work@sparc_ifu_thrcmpl.wmo_nxt
   |vpiContAssign:
   \_cont_assign: , line:160
     |vpiRhs:
     \_operation: , line:160
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (lsu_ifu_ldst_cmplt), line:160
         |vpiName:lsu_ifu_ldst_cmplt
         |vpiFullName:work@sparc_ifu_thrcmpl.lsu_ifu_ldst_cmplt
       |vpiOperand:
       \_operation: , line:160
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (spec_ld_g), line:160
           |vpiName:spec_ld_g
           |vpiFullName:work@sparc_ifu_thrcmpl.spec_ld_g
     |vpiLhs:
     \_ref_obj: (ldst_thrrdy), line:160
       |vpiName:ldst_thrrdy
       |vpiFullName:work@sparc_ifu_thrcmpl.ldst_thrrdy
   |vpiContAssign:
   \_cont_assign: , line:161
     |vpiRhs:
     \_operation: , line:161
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (ldhit_thr), line:161
         |vpiName:ldhit_thr
         |vpiFullName:work@sparc_ifu_thrcmpl.ldhit_thr
       |vpiOperand:
       \_operation: , line:161
         |vpiOpType:34
         |vpiOperand:
         \_constant: , line:161
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiOperand:
         \_operation: 
           |vpiOpType:33
           |vpiOperand:
           \_operation: , line:161
             |vpiOpType:4
             |vpiOperand:
             \_ref_obj: (en_spec_g), line:161
               |vpiName:en_spec_g
               |vpiFullName:work@sparc_ifu_thrcmpl.en_spec_g
     |vpiLhs:
     \_ref_obj: (ld_thrrdy), line:161
       |vpiName:ld_thrrdy
       |vpiFullName:work@sparc_ifu_thrcmpl.ld_thrrdy
   |vpiContAssign:
   \_cont_assign: , line:162
     |vpiRhs:
     \_operation: , line:162
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (thr_e), line:162
         |vpiName:thr_e
         |vpiFullName:work@sparc_ifu_thrcmpl.thr_e
       |vpiOperand:
       \_operation: , line:162
         |vpiOpType:34
         |vpiOperand:
         \_constant: , line:162
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiOperand:
         \_operation: 
           |vpiOpType:33
           |vpiOperand:
           \_ref_obj: (sta_done_e), line:162
             |vpiName:sta_done_e
             |vpiFullName:work@sparc_ifu_thrcmpl.sta_done_e
     |vpiLhs:
     \_ref_obj: (sta_thrrdy), line:162
       |vpiName:sta_thrrdy
       |vpiFullName:work@sparc_ifu_thrcmpl.sta_thrrdy
   |vpiContAssign:
   \_cont_assign: , line:163
     |vpiRhs:
     \_operation: , line:163
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (thr_e), line:163
         |vpiName:thr_e
         |vpiFullName:work@sparc_ifu_thrcmpl.thr_e
       |vpiOperand:
       \_operation: , line:163
         |vpiOpType:34
         |vpiOperand:
         \_constant: , line:163
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiOperand:
         \_operation: 
           |vpiOpType:33
           |vpiOperand:
           \_ref_obj: (killed_inst_done_e), line:163
             |vpiName:killed_inst_done_e
             |vpiFullName:work@sparc_ifu_thrcmpl.killed_inst_done_e
     |vpiLhs:
     \_ref_obj: (killed_thrrdy), line:163
       |vpiName:killed_thrrdy
       |vpiFullName:work@sparc_ifu_thrcmpl.killed_thrrdy
   |vpiContAssign:
   \_cont_assign: , line:166
     |vpiRhs:
     \_operation: , line:166
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:166
         |vpiOpType:29
         |vpiOperand:
         \_operation: , line:166
           |vpiOpType:29
           |vpiOperand:
           \_operation: , line:166
             |vpiOpType:29
             |vpiOperand:
             \_operation: , line:166
               |vpiOpType:29
               |vpiOperand:
               \_operation: , line:166
                 |vpiOpType:29
                 |vpiOperand:
                 \_operation: , line:166
                   |vpiOpType:29
                   |vpiOperand:
                   \_operation: , line:166
                     |vpiOpType:29
                     |vpiOperand:
                     \_operation: , line:166
                       |vpiOpType:29
                       |vpiOperand:
                       \_operation: , line:166
                         |vpiOpType:29
                         |vpiOperand:
                         \_ref_obj: (ldst_thrrdy), line:166
                           |vpiName:ldst_thrrdy
                           |vpiFullName:work@sparc_ifu_thrcmpl.ldst_thrrdy
                         |vpiOperand:
                         \_ref_obj: (branch_done_d), line:167
                           |vpiName:branch_done_d
                           |vpiFullName:work@sparc_ifu_thrcmpl.branch_done_d
                       |vpiOperand:
                       \_ref_obj: (ld_thrrdy), line:168
                         |vpiName:ld_thrrdy
                         |vpiFullName:work@sparc_ifu_thrcmpl.ld_thrrdy
                     |vpiOperand:
                     \_ref_obj: (exu_lop_done), line:169
                       |vpiName:exu_lop_done
                       |vpiFullName:work@sparc_ifu_thrcmpl.exu_lop_done
                   |vpiOperand:
                   \_ref_obj: (fixedop_done), line:170
                     |vpiName:fixedop_done
                     |vpiFullName:work@sparc_ifu_thrcmpl.fixedop_done
                 |vpiOperand:
                 \_ref_obj: (killed_thrrdy), line:171
                   |vpiName:killed_thrrdy
                   |vpiFullName:work@sparc_ifu_thrcmpl.killed_thrrdy
               |vpiOperand:
               \_ref_obj: (retr_thr_wakeup), line:172
                 |vpiName:retr_thr_wakeup
                 |vpiFullName:work@sparc_ifu_thrcmpl.retr_thr_wakeup
             |vpiOperand:
             \_ref_obj: (flush_wake_w2), line:173
               |vpiName:flush_wake_w2
               |vpiFullName:work@sparc_ifu_thrcmpl.flush_wake_w2
           |vpiOperand:
           \_ref_obj: (fp_thrrdy), line:174
             |vpiName:fp_thrrdy
             |vpiFullName:work@sparc_ifu_thrcmpl.fp_thrrdy
         |vpiOperand:
         \_ref_obj: (sta_thrrdy), line:175
           |vpiName:sta_thrrdy
           |vpiFullName:work@sparc_ifu_thrcmpl.sta_thrrdy
       |vpiOperand:
       \_ref_obj: (trap_thrrdy), line:176
         |vpiName:trap_thrrdy
         |vpiFullName:work@sparc_ifu_thrcmpl.trap_thrrdy
     |vpiLhs:
     \_ref_obj: (other_thrrdy), line:166
       |vpiName:other_thrrdy
       |vpiFullName:work@sparc_ifu_thrcmpl.other_thrrdy
   |vpiContAssign:
   \_cont_assign: , line:179
     |vpiRhs:
     \_operation: , line:179
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:179
         |vpiOpType:28
         |vpiOperand:
         \_ref_obj: (ifq_dtu_pred_rdy), line:179
           |vpiName:ifq_dtu_pred_rdy
           |vpiFullName:work@sparc_ifu_thrcmpl.ifq_dtu_pred_rdy
         |vpiOperand:
         \_operation: , line:179
           |vpiOpType:34
           |vpiOperand:
           \_constant: , line:179
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiOperand:
           \_operation: 
             |vpiOpType:33
             |vpiOperand:
             \_operation: , line:179
               |vpiOpType:4
               |vpiOperand:
               \_ref_obj: (atr_s), line:179
                 |vpiName:atr_s
                 |vpiFullName:work@sparc_ifu_thrcmpl.atr_s
       |vpiOperand:
       \_ref_obj: (dtu_fcl_thr_active), line:179
         |vpiName:dtu_fcl_thr_active
         |vpiFullName:work@sparc_ifu_thrcmpl.dtu_fcl_thr_active
     |vpiLhs:
     \_ref_obj: (pred_ifq_rdy), line:179
       |vpiName:pred_ifq_rdy
       |vpiFullName:work@sparc_ifu_thrcmpl.pred_ifq_rdy
   |vpiContAssign:
   \_cont_assign: , line:180
     |vpiRhs:
     \_operation: , line:180
       |vpiOpType:29
       |vpiOperand:
       \_ref_obj: (pred_ifq_rdy), line:180
         |vpiName:pred_ifq_rdy
         |vpiFullName:work@sparc_ifu_thrcmpl.pred_ifq_rdy
       |vpiOperand:
       \_ref_obj: (ifq_dtu_thrrdy), line:180
         |vpiName:ifq_dtu_thrrdy
         |vpiFullName:work@sparc_ifu_thrcmpl.ifq_dtu_thrrdy
     |vpiLhs:
     \_ref_obj: (imiss_thrrdy), line:180
       |vpiName:imiss_thrrdy
       |vpiFullName:work@sparc_ifu_thrcmpl.imiss_thrrdy
   |vpiContAssign:
   \_cont_assign: , line:193
     |vpiRhs:
     \_operation: , line:193
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:193
         |vpiOpType:28
         |vpiOperand:
         \_operation: , line:193
           |vpiOpType:28
           |vpiOperand:
           \_operation: , line:193
             |vpiOpType:29
             |vpiOperand:
             \_ref_obj: (imiss_thrrdy), line:193
               |vpiName:imiss_thrrdy
               |vpiFullName:work@sparc_ifu_thrcmpl.imiss_thrrdy
             |vpiOperand:
             \_operation: , line:193
               |vpiOpType:4
               |vpiOperand:
               \_ref_obj: (wm_imiss), line:193
                 |vpiName:wm_imiss
                 |vpiFullName:work@sparc_ifu_thrcmpl.wm_imiss
           |vpiOperand:
           \_operation: , line:194
             |vpiOpType:29
             |vpiOperand:
             \_ref_obj: (other_thrrdy), line:194
               |vpiName:other_thrrdy
               |vpiFullName:work@sparc_ifu_thrcmpl.other_thrrdy
             |vpiOperand:
             \_operation: , line:194
               |vpiOpType:4
               |vpiOperand:
               \_ref_obj: (wm_other), line:194
                 |vpiName:wm_other
                 |vpiFullName:work@sparc_ifu_thrcmpl.wm_other
         |vpiOperand:
         \_operation: , line:195
           |vpiOpType:29
           |vpiOperand:
           \_ref_obj: (stb_retry), line:195
             |vpiName:stb_retry
             |vpiFullName:work@sparc_ifu_thrcmpl.stb_retry
           |vpiOperand:
           \_operation: , line:195
             |vpiOpType:4
             |vpiOperand:
             \_ref_obj: (wm_stbwait), line:195
               |vpiName:wm_stbwait
               |vpiFullName:work@sparc_ifu_thrcmpl.wm_stbwait
       |vpiOperand:
       \_operation: , line:196
         |vpiOpType:29
         |vpiOperand:
         \_operation: , line:196
           |vpiOpType:29
           |vpiOperand:
           \_ref_obj: (wm_imiss), line:196
             |vpiName:wm_imiss
             |vpiFullName:work@sparc_ifu_thrcmpl.wm_imiss
           |vpiOperand:
           \_ref_obj: (wm_other), line:196
             |vpiName:wm_other
             |vpiFullName:work@sparc_ifu_thrcmpl.wm_other
         |vpiOperand:
         \_ref_obj: (wm_stbwait), line:196
           |vpiName:wm_stbwait
           |vpiFullName:work@sparc_ifu_thrcmpl.wm_stbwait
     |vpiLhs:
     \_ref_obj: (completion), line:193
       |vpiName:completion
       |vpiFullName:work@sparc_ifu_thrcmpl.completion
   |vpiNet:
   \_logic_net: (wm_imiss), line:97
   |vpiNet:
   \_logic_net: (wm_other), line:98
   |vpiNet:
   \_logic_net: (wmi_nxt), line:99
     |vpiName:wmi_nxt
     |vpiFullName:work@sparc_ifu_thrcmpl.wmi_nxt
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (wmo_nxt), line:100
     |vpiName:wmo_nxt
     |vpiFullName:work@sparc_ifu_thrcmpl.wmo_nxt
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (clr_wmo_thr_e), line:102
     |vpiName:clr_wmo_thr_e
     |vpiFullName:work@sparc_ifu_thrcmpl.clr_wmo_thr_e
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (ldst_thrrdy), line:104
     |vpiName:ldst_thrrdy
     |vpiFullName:work@sparc_ifu_thrcmpl.ldst_thrrdy
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (ld_thrrdy), line:105
     |vpiName:ld_thrrdy
     |vpiFullName:work@sparc_ifu_thrcmpl.ld_thrrdy
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (sta_thrrdy), line:106
     |vpiName:sta_thrrdy
     |vpiFullName:work@sparc_ifu_thrcmpl.sta_thrrdy
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (killed_thrrdy), line:107
     |vpiName:killed_thrrdy
     |vpiFullName:work@sparc_ifu_thrcmpl.killed_thrrdy
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (fp_thrrdy), line:108
   |vpiNet:
   \_logic_net: (pred_ifq_rdy), line:109
     |vpiName:pred_ifq_rdy
     |vpiFullName:work@sparc_ifu_thrcmpl.pred_ifq_rdy
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (imiss_thrrdy), line:110
     |vpiName:imiss_thrrdy
     |vpiFullName:work@sparc_ifu_thrcmpl.imiss_thrrdy
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (other_thrrdy), line:111
     |vpiName:other_thrrdy
     |vpiFullName:work@sparc_ifu_thrcmpl.other_thrrdy
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (completion), line:32
   |vpiNet:
   \_logic_net: (clk), line:34
   |vpiNet:
   \_logic_net: (se), line:34
   |vpiNet:
   \_logic_net: (si), line:34
   |vpiNet:
   \_logic_net: (reset), line:34
   |vpiNet:
   \_logic_net: (fcl_ifq_icmiss_s1), line:34
   |vpiNet:
   \_logic_net: (erb_dtu_ifeterr_d1), line:34
   |vpiNet:
   \_logic_net: (sw_cond_s), line:35
   |vpiNet:
   \_logic_net: (en_spec_g), line:35
   |vpiNet:
   \_logic_net: (atr_s), line:35
   |vpiNet:
   \_logic_net: (dtu_fcl_thr_active), line:35
   |vpiNet:
   \_logic_net: (ifq_dtu_thrrdy), line:35
   |vpiNet:
   \_logic_net: (ifq_dtu_pred_rdy), line:36
   |vpiNet:
   \_logic_net: (exu_lop_done), line:36
   |vpiNet:
   \_logic_net: (branch_done_d), line:36
   |vpiNet:
   \_logic_net: (fixedop_done), line:36
   |vpiNet:
   \_logic_net: (ldmiss), line:37
   |vpiNet:
   \_logic_net: (spec_ld_d), line:37
   |vpiNet:
   \_logic_net: (trap), line:37
   |vpiNet:
   \_logic_net: (retr_thr_wakeup), line:37
   |vpiNet:
   \_logic_net: (flush_wake_w2), line:37
   |vpiNet:
   \_logic_net: (ldhit_thr), line:38
   |vpiNet:
   \_logic_net: (spec_ld_g), line:38
   |vpiNet:
   \_logic_net: (clear_wmo_e), line:38
   |vpiNet:
   \_logic_net: (wm_stbwait), line:38
   |vpiNet:
   \_logic_net: (stb_retry), line:38
   |vpiNet:
   \_logic_net: (rst_thread), line:39
   |vpiNet:
   \_logic_net: (trap_thrrdy), line:39
   |vpiNet:
   \_logic_net: (thr_s2), line:39
   |vpiNet:
   \_logic_net: (thr_e), line:39
   |vpiNet:
   \_logic_net: (thr_s1), line:39
   |vpiNet:
   \_logic_net: (lsu_ifu_ldst_cmplt), line:40
   |vpiNet:
   \_logic_net: (sta_done_e), line:40
   |vpiNet:
   \_logic_net: (killed_inst_done_e), line:40
 |uhdmtopModules:
 \_module: work@sparc_ifu_thrcmpl (work@sparc_ifu_thrcmpl), file:<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v</a>, line:30
   |vpiDefName:work@sparc_ifu_thrcmpl
   |vpiName:work@sparc_ifu_thrcmpl
   |vpiPort:
   \_port: (completion), line:32, parent:work@sparc_ifu_thrcmpl
     |vpiName:completion
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (completion), line:32, parent:work@sparc_ifu_thrcmpl
         |vpiName:completion
         |vpiFullName:work@sparc_ifu_thrcmpl.completion
         |vpiRange:
         \_range: , line:92
           |vpiLeftRange:
           \_constant: , line:92
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:92
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (wm_imiss), line:32, parent:work@sparc_ifu_thrcmpl
     |vpiName:wm_imiss
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wm_imiss), line:97, parent:work@sparc_ifu_thrcmpl
         |vpiName:wm_imiss
         |vpiFullName:work@sparc_ifu_thrcmpl.wm_imiss
         |vpiNetType:1
         |vpiRange:
         \_range: , line:97
           |vpiLeftRange:
           \_constant: , line:97
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:97
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (wm_other), line:32, parent:work@sparc_ifu_thrcmpl
     |vpiName:wm_other
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wm_other), line:98, parent:work@sparc_ifu_thrcmpl
         |vpiName:wm_other
         |vpiFullName:work@sparc_ifu_thrcmpl.wm_other
         |vpiNetType:1
         |vpiRange:
         \_range: , line:97
           |vpiLeftRange:
           \_constant: , line:97
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:97
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (clk), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:34, parent:work@sparc_ifu_thrcmpl
         |vpiName:clk
         |vpiFullName:work@sparc_ifu_thrcmpl.clk
   |vpiPort:
   \_port: (se), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:34, parent:work@sparc_ifu_thrcmpl
         |vpiName:se
         |vpiFullName:work@sparc_ifu_thrcmpl.se
   |vpiPort:
   \_port: (si), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:34, parent:work@sparc_ifu_thrcmpl
         |vpiName:si
         |vpiFullName:work@sparc_ifu_thrcmpl.si
   |vpiPort:
   \_port: (reset), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:34, parent:work@sparc_ifu_thrcmpl
         |vpiName:reset
         |vpiFullName:work@sparc_ifu_thrcmpl.reset
   |vpiPort:
   \_port: (fcl_ifq_icmiss_s1), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiName:fcl_ifq_icmiss_s1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fcl_ifq_icmiss_s1), line:34, parent:work@sparc_ifu_thrcmpl
         |vpiName:fcl_ifq_icmiss_s1
         |vpiFullName:work@sparc_ifu_thrcmpl.fcl_ifq_icmiss_s1
   |vpiPort:
   \_port: (erb_dtu_ifeterr_d1), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiName:erb_dtu_ifeterr_d1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (erb_dtu_ifeterr_d1), line:34, parent:work@sparc_ifu_thrcmpl
         |vpiName:erb_dtu_ifeterr_d1
         |vpiFullName:work@sparc_ifu_thrcmpl.erb_dtu_ifeterr_d1
   |vpiPort:
   \_port: (sw_cond_s), line:35, parent:work@sparc_ifu_thrcmpl
     |vpiName:sw_cond_s
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sw_cond_s), line:35, parent:work@sparc_ifu_thrcmpl
         |vpiName:sw_cond_s
         |vpiFullName:work@sparc_ifu_thrcmpl.sw_cond_s
   |vpiPort:
   \_port: (en_spec_g), line:35, parent:work@sparc_ifu_thrcmpl
     |vpiName:en_spec_g
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (en_spec_g), line:35, parent:work@sparc_ifu_thrcmpl
         |vpiName:en_spec_g
         |vpiFullName:work@sparc_ifu_thrcmpl.en_spec_g
   |vpiPort:
   \_port: (atr_s), line:35, parent:work@sparc_ifu_thrcmpl
     |vpiName:atr_s
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (atr_s), line:35, parent:work@sparc_ifu_thrcmpl
         |vpiName:atr_s
         |vpiFullName:work@sparc_ifu_thrcmpl.atr_s
   |vpiPort:
   \_port: (dtu_fcl_thr_active), line:35, parent:work@sparc_ifu_thrcmpl
     |vpiName:dtu_fcl_thr_active
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dtu_fcl_thr_active), line:35, parent:work@sparc_ifu_thrcmpl
         |vpiName:dtu_fcl_thr_active
         |vpiFullName:work@sparc_ifu_thrcmpl.dtu_fcl_thr_active
         |vpiRange:
         \_range: , line:52
           |vpiLeftRange:
           \_constant: , line:52
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:52
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ifq_dtu_thrrdy), line:35, parent:work@sparc_ifu_thrcmpl
     |vpiName:ifq_dtu_thrrdy
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ifq_dtu_thrrdy), line:35, parent:work@sparc_ifu_thrcmpl
         |vpiName:ifq_dtu_thrrdy
         |vpiFullName:work@sparc_ifu_thrcmpl.ifq_dtu_thrrdy
         |vpiRange:
         \_range: , line:53
           |vpiLeftRange:
           \_constant: , line:53
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:53
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ifq_dtu_pred_rdy), line:36, parent:work@sparc_ifu_thrcmpl
     |vpiName:ifq_dtu_pred_rdy
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ifq_dtu_pred_rdy), line:36, parent:work@sparc_ifu_thrcmpl
         |vpiName:ifq_dtu_pred_rdy
         |vpiFullName:work@sparc_ifu_thrcmpl.ifq_dtu_pred_rdy
         |vpiRange:
         \_range: , line:53
           |vpiLeftRange:
           \_constant: , line:53
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:53
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (exu_lop_done), line:36, parent:work@sparc_ifu_thrcmpl
     |vpiName:exu_lop_done
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (exu_lop_done), line:36, parent:work@sparc_ifu_thrcmpl
         |vpiName:exu_lop_done
         |vpiFullName:work@sparc_ifu_thrcmpl.exu_lop_done
         |vpiRange:
         \_range: , line:53
           |vpiLeftRange:
           \_constant: , line:53
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:53
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (branch_done_d), line:36, parent:work@sparc_ifu_thrcmpl
     |vpiName:branch_done_d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (branch_done_d), line:36, parent:work@sparc_ifu_thrcmpl
         |vpiName:branch_done_d
         |vpiFullName:work@sparc_ifu_thrcmpl.branch_done_d
         |vpiRange:
         \_range: , line:53
           |vpiLeftRange:
           \_constant: , line:53
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:53
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (fixedop_done), line:36, parent:work@sparc_ifu_thrcmpl
     |vpiName:fixedop_done
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fixedop_done), line:36, parent:work@sparc_ifu_thrcmpl
         |vpiName:fixedop_done
         |vpiFullName:work@sparc_ifu_thrcmpl.fixedop_done
         |vpiRange:
         \_range: , line:53
           |vpiLeftRange:
           \_constant: , line:53
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:53
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ldmiss), line:37, parent:work@sparc_ifu_thrcmpl
     |vpiName:ldmiss
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ldmiss), line:37, parent:work@sparc_ifu_thrcmpl
         |vpiName:ldmiss
         |vpiFullName:work@sparc_ifu_thrcmpl.ldmiss
         |vpiRange:
         \_range: , line:58
           |vpiLeftRange:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (spec_ld_d), line:37, parent:work@sparc_ifu_thrcmpl
     |vpiName:spec_ld_d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spec_ld_d), line:37, parent:work@sparc_ifu_thrcmpl
         |vpiName:spec_ld_d
         |vpiFullName:work@sparc_ifu_thrcmpl.spec_ld_d
         |vpiRange:
         \_range: , line:58
           |vpiLeftRange:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (trap), line:37, parent:work@sparc_ifu_thrcmpl
     |vpiName:trap
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (trap), line:37, parent:work@sparc_ifu_thrcmpl
         |vpiName:trap
         |vpiFullName:work@sparc_ifu_thrcmpl.trap
         |vpiRange:
         \_range: , line:58
           |vpiLeftRange:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (retr_thr_wakeup), line:37, parent:work@sparc_ifu_thrcmpl
     |vpiName:retr_thr_wakeup
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (retr_thr_wakeup), line:37, parent:work@sparc_ifu_thrcmpl
         |vpiName:retr_thr_wakeup
         |vpiFullName:work@sparc_ifu_thrcmpl.retr_thr_wakeup
         |vpiRange:
         \_range: , line:58
           |vpiLeftRange:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (flush_wake_w2), line:37, parent:work@sparc_ifu_thrcmpl
     |vpiName:flush_wake_w2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (flush_wake_w2), line:37, parent:work@sparc_ifu_thrcmpl
         |vpiName:flush_wake_w2
         |vpiFullName:work@sparc_ifu_thrcmpl.flush_wake_w2
         |vpiRange:
         \_range: , line:58
           |vpiLeftRange:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ldhit_thr), line:38, parent:work@sparc_ifu_thrcmpl
     |vpiName:ldhit_thr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ldhit_thr), line:38, parent:work@sparc_ifu_thrcmpl
         |vpiName:ldhit_thr
         |vpiFullName:work@sparc_ifu_thrcmpl.ldhit_thr
         |vpiRange:
         \_range: , line:58
           |vpiLeftRange:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (spec_ld_g), line:38, parent:work@sparc_ifu_thrcmpl
     |vpiName:spec_ld_g
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spec_ld_g), line:38, parent:work@sparc_ifu_thrcmpl
         |vpiName:spec_ld_g
         |vpiFullName:work@sparc_ifu_thrcmpl.spec_ld_g
         |vpiRange:
         \_range: , line:58
           |vpiLeftRange:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (clear_wmo_e), line:38, parent:work@sparc_ifu_thrcmpl
     |vpiName:clear_wmo_e
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clear_wmo_e), line:38, parent:work@sparc_ifu_thrcmpl
         |vpiName:clear_wmo_e
         |vpiFullName:work@sparc_ifu_thrcmpl.clear_wmo_e
   |vpiPort:
   \_port: (wm_stbwait), line:38, parent:work@sparc_ifu_thrcmpl
     |vpiName:wm_stbwait
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wm_stbwait), line:38, parent:work@sparc_ifu_thrcmpl
         |vpiName:wm_stbwait
         |vpiFullName:work@sparc_ifu_thrcmpl.wm_stbwait
         |vpiRange:
         \_range: , line:67
           |vpiLeftRange:
           \_constant: , line:67
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:67
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (stb_retry), line:38, parent:work@sparc_ifu_thrcmpl
     |vpiName:stb_retry
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (stb_retry), line:38, parent:work@sparc_ifu_thrcmpl
         |vpiName:stb_retry
         |vpiFullName:work@sparc_ifu_thrcmpl.stb_retry
         |vpiRange:
         \_range: , line:67
           |vpiLeftRange:
           \_constant: , line:67
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:67
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (rst_thread), line:39, parent:work@sparc_ifu_thrcmpl
     |vpiName:rst_thread
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst_thread), line:39, parent:work@sparc_ifu_thrcmpl
         |vpiName:rst_thread
         |vpiFullName:work@sparc_ifu_thrcmpl.rst_thread
         |vpiRange:
         \_range: , line:70
           |vpiLeftRange:
           \_constant: , line:70
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:70
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (trap_thrrdy), line:39, parent:work@sparc_ifu_thrcmpl
     |vpiName:trap_thrrdy
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (trap_thrrdy), line:39, parent:work@sparc_ifu_thrcmpl
         |vpiName:trap_thrrdy
         |vpiFullName:work@sparc_ifu_thrcmpl.trap_thrrdy
         |vpiRange:
         \_range: , line:70
           |vpiLeftRange:
           \_constant: , line:70
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:70
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (thr_s2), line:39, parent:work@sparc_ifu_thrcmpl
     |vpiName:thr_s2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (thr_s2), line:39, parent:work@sparc_ifu_thrcmpl
         |vpiName:thr_s2
         |vpiFullName:work@sparc_ifu_thrcmpl.thr_s2
         |vpiRange:
         \_range: , line:73
           |vpiLeftRange:
           \_constant: , line:73
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:73
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (thr_e), line:39, parent:work@sparc_ifu_thrcmpl
     |vpiName:thr_e
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (thr_e), line:39, parent:work@sparc_ifu_thrcmpl
         |vpiName:thr_e
         |vpiFullName:work@sparc_ifu_thrcmpl.thr_e
         |vpiRange:
         \_range: , line:73
           |vpiLeftRange:
           \_constant: , line:73
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:73
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (thr_s1), line:39, parent:work@sparc_ifu_thrcmpl
     |vpiName:thr_s1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (thr_s1), line:39, parent:work@sparc_ifu_thrcmpl
         |vpiName:thr_s1
         |vpiFullName:work@sparc_ifu_thrcmpl.thr_s1
         |vpiRange:
         \_range: , line:73
           |vpiLeftRange:
           \_constant: , line:73
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:73
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (fp_thrrdy), line:39, parent:work@sparc_ifu_thrcmpl
     |vpiName:fp_thrrdy
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fp_thrrdy), line:108, parent:work@sparc_ifu_thrcmpl
         |vpiName:fp_thrrdy
         |vpiFullName:work@sparc_ifu_thrcmpl.fp_thrrdy
         |vpiNetType:1
         |vpiRange:
         \_range: , line:104
           |vpiLeftRange:
           \_constant: , line:104
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:104
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (lsu_ifu_ldst_cmplt), line:40, parent:work@sparc_ifu_thrcmpl
     |vpiName:lsu_ifu_ldst_cmplt
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lsu_ifu_ldst_cmplt), line:40, parent:work@sparc_ifu_thrcmpl
         |vpiName:lsu_ifu_ldst_cmplt
         |vpiFullName:work@sparc_ifu_thrcmpl.lsu_ifu_ldst_cmplt
         |vpiRange:
         \_range: , line:79
           |vpiLeftRange:
           \_constant: , line:79
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:79
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (sta_done_e), line:40, parent:work@sparc_ifu_thrcmpl
     |vpiName:sta_done_e
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sta_done_e), line:40, parent:work@sparc_ifu_thrcmpl
         |vpiName:sta_done_e
         |vpiFullName:work@sparc_ifu_thrcmpl.sta_done_e
   |vpiPort:
   \_port: (killed_inst_done_e), line:40, parent:work@sparc_ifu_thrcmpl
     |vpiName:killed_inst_done_e
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (killed_inst_done_e), line:40, parent:work@sparc_ifu_thrcmpl
         |vpiName:killed_inst_done_e
         |vpiFullName:work@sparc_ifu_thrcmpl.killed_inst_done_e
   |vpiModule:
   \_module: work@sparc_ifu_thrcmpl::dffr_s (wmi_ff), file:<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v</a>, line:129, parent:work@sparc_ifu_thrcmpl
     |vpiDefName:work@sparc_ifu_thrcmpl::dffr_s
     |vpiName:wmi_ff
     |vpiFullName:work@sparc_ifu_thrcmpl.wmi_ff
     |vpiPort:
     \_port: (din), parent:wmi_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (wmi_nxt), line:129
         |vpiName:wmi_nxt
         |vpiActual:
         \_logic_net: (wmi_nxt), line:99, parent:work@sparc_ifu_thrcmpl
           |vpiName:wmi_nxt
           |vpiFullName:work@sparc_ifu_thrcmpl.wmi_nxt
           |vpiNetType:1
           |vpiRange:
           \_range: , line:97
             |vpiLeftRange:
             \_constant: , line:97
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:97
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (clk), parent:wmi_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (clk), line:130
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiPort:
     \_port: (q), parent:wmi_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (wm_imiss), line:131
         |vpiName:wm_imiss
         |vpiActual:
         \_logic_net: (wm_imiss), line:97, parent:work@sparc_ifu_thrcmpl
     |vpiPort:
     \_port: (rst), parent:wmi_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (reset), line:132
         |vpiName:reset
         |vpiActual:
         \_logic_net: (reset), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiPort:
     \_port: (se), parent:wmi_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:133
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiPort:
     \_port: (si), parent:wmi_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:133
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiPort:
     \_port: (so), parent:wmi_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:133
         |vpiName:so
     |vpiInstance:
     \_module: work@sparc_ifu_thrcmpl (work@sparc_ifu_thrcmpl), file:<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v</a>, line:30
   |vpiModule:
   \_module: work@sparc_ifu_thrcmpl::dffr_s (wmo_ff), file:<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v</a>, line:135, parent:work@sparc_ifu_thrcmpl
     |vpiDefName:work@sparc_ifu_thrcmpl::dffr_s
     |vpiName:wmo_ff
     |vpiFullName:work@sparc_ifu_thrcmpl.wmo_ff
     |vpiPort:
     \_port: (din), parent:wmo_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (wmo_nxt), line:135
         |vpiName:wmo_nxt
         |vpiActual:
         \_logic_net: (wmo_nxt), line:100, parent:work@sparc_ifu_thrcmpl
           |vpiName:wmo_nxt
           |vpiFullName:work@sparc_ifu_thrcmpl.wmo_nxt
           |vpiNetType:1
           |vpiRange:
           \_range: , line:97
             |vpiLeftRange:
             \_constant: , line:97
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:97
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (clk), parent:wmo_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (clk), line:136
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiPort:
     \_port: (q), parent:wmo_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (wm_other), line:137
         |vpiName:wm_other
         |vpiActual:
         \_logic_net: (wm_other), line:98, parent:work@sparc_ifu_thrcmpl
     |vpiPort:
     \_port: (rst), parent:wmo_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (reset), line:138
         |vpiName:reset
         |vpiActual:
         \_logic_net: (reset), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiPort:
     \_port: (se), parent:wmo_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:139
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiPort:
     \_port: (si), parent:wmo_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:139
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:34, parent:work@sparc_ifu_thrcmpl
     |vpiPort:
     \_port: (so), parent:wmo_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:139
         |vpiName:so
     |vpiInstance:
     \_module: work@sparc_ifu_thrcmpl (work@sparc_ifu_thrcmpl), file:<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v</a>, line:30
   |vpiNet:
   \_logic_net: (wm_imiss), line:97, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (wm_other), line:98, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (wmi_nxt), line:99, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (wmo_nxt), line:100, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (clr_wmo_thr_e), line:102, parent:work@sparc_ifu_thrcmpl
     |vpiName:clr_wmo_thr_e
     |vpiFullName:work@sparc_ifu_thrcmpl.clr_wmo_thr_e
     |vpiNetType:1
     |vpiRange:
     \_range: , line:102
       |vpiLeftRange:
       \_constant: , line:102
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:102
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (ldst_thrrdy), line:104, parent:work@sparc_ifu_thrcmpl
     |vpiName:ldst_thrrdy
     |vpiFullName:work@sparc_ifu_thrcmpl.ldst_thrrdy
     |vpiNetType:1
     |vpiRange:
     \_range: , line:104
       |vpiLeftRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (ld_thrrdy), line:105, parent:work@sparc_ifu_thrcmpl
     |vpiName:ld_thrrdy
     |vpiFullName:work@sparc_ifu_thrcmpl.ld_thrrdy
     |vpiNetType:1
     |vpiRange:
     \_range: , line:104
       |vpiLeftRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (sta_thrrdy), line:106, parent:work@sparc_ifu_thrcmpl
     |vpiName:sta_thrrdy
     |vpiFullName:work@sparc_ifu_thrcmpl.sta_thrrdy
     |vpiNetType:1
     |vpiRange:
     \_range: , line:104
       |vpiLeftRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (killed_thrrdy), line:107, parent:work@sparc_ifu_thrcmpl
     |vpiName:killed_thrrdy
     |vpiFullName:work@sparc_ifu_thrcmpl.killed_thrrdy
     |vpiNetType:1
     |vpiRange:
     \_range: , line:104
       |vpiLeftRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (fp_thrrdy), line:108, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (pred_ifq_rdy), line:109, parent:work@sparc_ifu_thrcmpl
     |vpiName:pred_ifq_rdy
     |vpiFullName:work@sparc_ifu_thrcmpl.pred_ifq_rdy
     |vpiNetType:1
     |vpiRange:
     \_range: , line:104
       |vpiLeftRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (imiss_thrrdy), line:110, parent:work@sparc_ifu_thrcmpl
     |vpiName:imiss_thrrdy
     |vpiFullName:work@sparc_ifu_thrcmpl.imiss_thrrdy
     |vpiNetType:1
     |vpiRange:
     \_range: , line:104
       |vpiLeftRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (other_thrrdy), line:111, parent:work@sparc_ifu_thrcmpl
     |vpiName:other_thrrdy
     |vpiFullName:work@sparc_ifu_thrcmpl.other_thrrdy
     |vpiNetType:1
     |vpiRange:
     \_range: , line:104
       |vpiLeftRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:104
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (completion), line:32, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (clk), line:34, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (se), line:34, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (si), line:34, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (reset), line:34, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (fcl_ifq_icmiss_s1), line:34, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (erb_dtu_ifeterr_d1), line:34, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (sw_cond_s), line:35, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (en_spec_g), line:35, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (atr_s), line:35, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (dtu_fcl_thr_active), line:35, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (ifq_dtu_thrrdy), line:35, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (ifq_dtu_pred_rdy), line:36, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (exu_lop_done), line:36, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (branch_done_d), line:36, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (fixedop_done), line:36, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (ldmiss), line:37, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (spec_ld_d), line:37, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (trap), line:37, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (retr_thr_wakeup), line:37, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (flush_wake_w2), line:37, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (ldhit_thr), line:38, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (spec_ld_g), line:38, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (clear_wmo_e), line:38, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (wm_stbwait), line:38, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (stb_retry), line:38, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (rst_thread), line:39, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (trap_thrrdy), line:39, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (thr_s2), line:39, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (thr_e), line:39, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (thr_s1), line:39, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (lsu_ifu_ldst_cmplt), line:40, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (sta_done_e), line:40, parent:work@sparc_ifu_thrcmpl
   |vpiNet:
   \_logic_net: (killed_inst_done_e), line:40, parent:work@sparc_ifu_thrcmpl
Object: \work_sparc_ifu_thrcmpl of type 3000
Object: \work_sparc_ifu_thrcmpl of type 32
Object: \completion of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wm_imiss of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wm_other of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \reset of type 44
Object: \fcl_ifq_icmiss_s1 of type 44
Object: \erb_dtu_ifeterr_d1 of type 44
Object: \sw_cond_s of type 44
Object: \en_spec_g of type 44
Object: \atr_s of type 44
Object: \dtu_fcl_thr_active of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ifq_dtu_thrrdy of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ifq_dtu_pred_rdy of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \exu_lop_done of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \branch_done_d of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \fixedop_done of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ldmiss of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spec_ld_d of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \trap of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \retr_thr_wakeup of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \flush_wake_w2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ldhit_thr of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spec_ld_g of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clear_wmo_e of type 44
Object: \wm_stbwait of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \stb_retry of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rst_thread of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \trap_thrrdy of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \thr_s2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \thr_e of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \thr_s1 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \fp_thrrdy of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \lsu_ifu_ldst_cmplt of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sta_done_e of type 44
Object: \killed_inst_done_e of type 44
Object: \wmi_ff of type 32
Object: \din of type 44
Object: \clk of type 44
Object: \q of type 44
Object: \rst of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \wmo_ff of type 32
Object: \din of type 44
Object: \clk of type 44
Object: \q of type 44
Object: \rst of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \wm_imiss of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wm_other of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wmi_nxt of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wmo_nxt of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clr_wmo_thr_e of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ldst_thrrdy of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ld_thrrdy of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sta_thrrdy of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \killed_thrrdy of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \fp_thrrdy of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \pred_ifq_rdy of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \imiss_thrrdy of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \other_thrrdy of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \completion of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \se of type 36
Object: \si of type 36
Object: \reset of type 36
Object: \fcl_ifq_icmiss_s1 of type 36
Object: \erb_dtu_ifeterr_d1 of type 36
Object: \sw_cond_s of type 36
Object: \en_spec_g of type 36
Object: \atr_s of type 36
Object: \dtu_fcl_thr_active of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ifq_dtu_thrrdy of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ifq_dtu_pred_rdy of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \exu_lop_done of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \branch_done_d of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \fixedop_done of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ldmiss of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spec_ld_d of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \trap of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \retr_thr_wakeup of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \flush_wake_w2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ldhit_thr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spec_ld_g of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clear_wmo_e of type 36
Object: \wm_stbwait of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \stb_retry of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rst_thread of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \trap_thrrdy of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \thr_s2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \thr_e of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \thr_s1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \lsu_ifu_ldst_cmplt of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sta_done_e of type 36
Object: \killed_inst_done_e of type 36
Object: \work_sparc_ifu_thrcmpl of type 32
Object: \completion of type 44
Object: \wm_imiss of type 44
Object: \wm_other of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \reset of type 44
Object: \fcl_ifq_icmiss_s1 of type 44
Object: \erb_dtu_ifeterr_d1 of type 44
Object: \sw_cond_s of type 44
Object: \en_spec_g of type 44
Object: \atr_s of type 44
Object: \dtu_fcl_thr_active of type 44
Object: \ifq_dtu_thrrdy of type 44
Object: \ifq_dtu_pred_rdy of type 44
Object: \exu_lop_done of type 44
Object: \branch_done_d of type 44
Object: \fixedop_done of type 44
Object: \ldmiss of type 44
Object: \spec_ld_d of type 44
Object: \trap of type 44
Object: \retr_thr_wakeup of type 44
Object: \flush_wake_w2 of type 44
Object: \ldhit_thr of type 44
Object: \spec_ld_g of type 44
Object: \clear_wmo_e of type 44
Object: \wm_stbwait of type 44
Object: \stb_retry of type 44
Object: \rst_thread of type 44
Object: \trap_thrrdy of type 44
Object: \thr_s2 of type 44
Object: \thr_e of type 44
Object: \thr_s1 of type 44
Object: \fp_thrrdy of type 44
Object: \lsu_ifu_ldst_cmplt of type 44
Object: \sta_done_e of type 44
Object: \killed_inst_done_e of type 44
Object:  of type 8
Object: \wmi_nxt of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object:  of type 39
Object: \fcl_ifq_icmiss_s1 of type 608
Object: \thr_s1 of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object:  of type 39
Object: \erb_dtu_ifeterr_d1 of type 608
Object: \thr_e of type 608
Object:  of type 39
Object: \wm_imiss of type 608
Object:  of type 39
Object: \imiss_thrrdy of type 608
Object:  of type 8
Object: \clr_wmo_thr_e of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object:  of type 39
Object: \clear_wmo_e of type 608
Object: \thr_e of type 608
Object:  of type 8
Object: \wmo_nxt of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object:  of type 39
Object: \sw_cond_s of type 608
Object: \thr_s2 of type 608
Object:  of type 39
Object: \clr_wmo_thr_e of type 608
Object: \trap of type 608
Object: \ldmiss of type 608
Object: \dtu_fcl_thr_active of type 608
Object: \rst_thread of type 608
Object:  of type 39
Object:  of type 39
Object: \wm_other of type 608
Object: \dtu_fcl_thr_active of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \other_thrrdy of type 608
Object: \spec_ld_d of type 608
Object: \clr_wmo_thr_e of type 608
Object:  of type 8
Object: \ldst_thrrdy of type 608
Object:  of type 39
Object: \lsu_ifu_ldst_cmplt of type 608
Object:  of type 39
Object: \spec_ld_g of type 608
Object:  of type 8
Object: \ld_thrrdy of type 608
Object:  of type 39
Object: \ldhit_thr of type 608
Object:  of type 39
Object:  of type 7
Object:  of type 39
Object:  of type 39
Object: \en_spec_g of type 608
Object:  of type 8
Object: \sta_thrrdy of type 608
Object:  of type 39
Object: \thr_e of type 608
Object:  of type 39
Object:  of type 7
Object:  of type 39
Object: \sta_done_e of type 608
Object:  of type 8
Object: \killed_thrrdy of type 608
Object:  of type 39
Object: \thr_e of type 608
Object:  of type 39
Object:  of type 7
Object:  of type 39
Object: \killed_inst_done_e of type 608
Object:  of type 8
Object: \other_thrrdy of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \ldst_thrrdy of type 608
Object: \branch_done_d of type 608
Object: \ld_thrrdy of type 608
Object: \exu_lop_done of type 608
Object: \fixedop_done of type 608
Object: \killed_thrrdy of type 608
Object: \retr_thr_wakeup of type 608
Object: \flush_wake_w2 of type 608
Object: \fp_thrrdy of type 608
Object: \sta_thrrdy of type 608
Object: \trap_thrrdy of type 608
Object:  of type 8
Object: \pred_ifq_rdy of type 608
Object:  of type 39
Object:  of type 39
Object: \ifq_dtu_pred_rdy of type 608
Object:  of type 39
Object:  of type 7
Object:  of type 39
Object:  of type 39
Object: \atr_s of type 608
Object: \dtu_fcl_thr_active of type 608
Object:  of type 8
Object: \imiss_thrrdy of type 608
Object:  of type 39
Object: \pred_ifq_rdy of type 608
Object: \ifq_dtu_thrrdy of type 608
Object:  of type 8
Object: \completion of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \imiss_thrrdy of type 608
Object:  of type 39
Object: \wm_imiss of type 608
Object:  of type 39
Object: \other_thrrdy of type 608
Object:  of type 39
Object: \wm_other of type 608
Object:  of type 39
Object: \stb_retry of type 608
Object:  of type 39
Object: \wm_stbwait of type 608
Object:  of type 39
Object:  of type 39
Object: \wm_imiss of type 608
Object: \wm_other of type 608
Object: \wm_stbwait of type 608
Object: \wm_imiss of type 36
Object: \wm_other of type 36
Object: \wmi_nxt of type 36
Object: \wmo_nxt of type 36
Object: \clr_wmo_thr_e of type 36
Object: \ldst_thrrdy of type 36
Object: \ld_thrrdy of type 36
Object: \sta_thrrdy of type 36
Object: \killed_thrrdy of type 36
Object: \fp_thrrdy of type 36
Object: \pred_ifq_rdy of type 36
Object: \imiss_thrrdy of type 36
Object: \other_thrrdy of type 36
Object: \completion of type 36
Object: \clk of type 36
Object: \se of type 36
Object: \si of type 36
Object: \reset of type 36
Object: \fcl_ifq_icmiss_s1 of type 36
Object: \erb_dtu_ifeterr_d1 of type 36
Object: \sw_cond_s of type 36
Object: \en_spec_g of type 36
Object: \atr_s of type 36
Object: \dtu_fcl_thr_active of type 36
Object: \ifq_dtu_thrrdy of type 36
Object: \ifq_dtu_pred_rdy of type 36
Object: \exu_lop_done of type 36
Object: \branch_done_d of type 36
Object: \fixedop_done of type 36
Object: \ldmiss of type 36
Object: \spec_ld_d of type 36
Object: \trap of type 36
Object: \retr_thr_wakeup of type 36
Object: \flush_wake_w2 of type 36
Object: \ldhit_thr of type 36
Object: \spec_ld_g of type 36
Object: \clear_wmo_e of type 36
Object: \wm_stbwait of type 36
Object: \stb_retry of type 36
Object: \rst_thread of type 36
Object: \trap_thrrdy of type 36
Object: \thr_s2 of type 36
Object: \thr_e of type 36
Object: \thr_s1 of type 36
Object: \lsu_ifu_ldst_cmplt of type 36
Object: \sta_done_e of type 36
Object: \killed_inst_done_e of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sparc_ifu_thrcmpl::dffr_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x322b210] str=&#39;\work_sparc_ifu_thrcmpl::dffr_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x322b330] str=&#39;\din&#39; port=38
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x322b470] str=&#39;\clk&#39; port=39
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x322b5b0] str=&#39;\q&#39; port=40
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x322b6d0] str=&#39;\rst&#39; port=41
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x322b7f0] str=&#39;\se&#39; port=42
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x322b960] str=&#39;\si&#39; port=43
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x322ba80] str=&#39;\so&#39; port=44
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x322b210] str=&#39;\work_sparc_ifu_thrcmpl::dffr_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x322b330] str=&#39;\din&#39; basic_prep port=38 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x322b470] str=&#39;\clk&#39; basic_prep port=39 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x322b5b0] str=&#39;\q&#39; basic_prep port=40 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x322b6d0] str=&#39;\rst&#39; basic_prep port=41 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x322b7f0] str=&#39;\se&#39; basic_prep port=42 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x322b960] str=&#39;\si&#39; basic_prep port=43 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x322ba80] str=&#39;\so&#39; basic_prep port=44 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sparc_ifu_thrcmpl&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x321f110] str=&#39;\work_sparc_ifu_thrcmpl&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:32</a>.0-32.0&gt; [0x321f380] str=&#39;\completion&#39; output reg port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:92</a>.0-92.0&gt; [0x321f650]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:92</a>.0-92.0&gt; [0x321fb70] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:92</a>.0-92.0&gt; [0x321fdc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:32</a>.0-32.0&gt; [0x321ff70] str=&#39;\wm_imiss&#39; output reg port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x3220090]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x32203d0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x3220580] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:32</a>.0-32.0&gt; [0x3220240] str=&#39;\wm_other&#39; output reg port=3
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x3220730]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x3220a50] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x3220c00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:34</a>.0-34.0&gt; [0x32208c0] str=&#39;\clk&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:34</a>.0-34.0&gt; [0x3220db0] str=&#39;\se&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:34</a>.0-34.0&gt; [0x3220f20] str=&#39;\si&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:34</a>.0-34.0&gt; [0x32210e0] str=&#39;\reset&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:34</a>.0-34.0&gt; [0x3221290] str=&#39;\fcl_ifq_icmiss_s1&#39; input port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:34</a>.0-34.0&gt; [0x3221440] str=&#39;\erb_dtu_ifeterr_d1&#39; input port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:35</a>.0-35.0&gt; [0x32215f0] str=&#39;\sw_cond_s&#39; input port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:35</a>.0-35.0&gt; [0x3221750] str=&#39;\en_spec_g&#39; input port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:35</a>.0-35.0&gt; [0x3221900] str=&#39;\atr_s&#39; input port=12
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:35</a>.0-35.0&gt; [0x3221ab0] str=&#39;\dtu_fcl_thr_active&#39; input port=13
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:52</a>.0-52.0&gt; [0x3221c50]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:52</a>.0-52.0&gt; [0x3221f90] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:52</a>.0-52.0&gt; [0x3222140] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:35</a>.0-35.0&gt; [0x3221e00] str=&#39;\ifq_dtu_thrrdy&#39; input port=14
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x32222f0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x3222610] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x32227c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:36</a>.0-36.0&gt; [0x3222480] str=&#39;\ifq_dtu_pred_rdy&#39; input port=15
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x3222970]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x3222c90] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x3222e40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:36</a>.0-36.0&gt; [0x3222b00] str=&#39;\exu_lop_done&#39; input port=16
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x3222ff0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x3223310] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x32234c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:36</a>.0-36.0&gt; [0x3223180] str=&#39;\branch_done_d&#39; input port=17
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x3223670]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x3223990] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x3223b40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:36</a>.0-36.0&gt; [0x3223cf0] str=&#39;\fixedop_done&#39; input port=18
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x3223e10]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x3224130] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x32242e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:37</a>.0-37.0&gt; [0x3223fa0] str=&#39;\ldmiss&#39; input port=19
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3224490]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x32247b0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3224960] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:37</a>.0-37.0&gt; [0x3224620] str=&#39;\spec_ld_d&#39; input port=20
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3224b10]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3224e30] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3224fe0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:37</a>.0-37.0&gt; [0x3224ca0] str=&#39;\trap&#39; input port=21
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3225190]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x32254b0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3225660] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:37</a>.0-37.0&gt; [0x3225320] str=&#39;\retr_thr_wakeup&#39; input port=22
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3225810]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3225b30] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3225ce0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:37</a>.0-37.0&gt; [0x32259a0] str=&#39;\flush_wake_w2&#39; input port=23
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3225e90]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x32261b0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3226360] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:38</a>.0-38.0&gt; [0x3226020] str=&#39;\ldhit_thr&#39; input port=24
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3226510]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3226830] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x32269e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:38</a>.0-38.0&gt; [0x32266a0] str=&#39;\spec_ld_g&#39; input port=25
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3226b90]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3226eb0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3227060] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:38</a>.0-38.0&gt; [0x3226d20] str=&#39;\clear_wmo_e&#39; input port=26
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:38</a>.0-38.0&gt; [0x3227210] str=&#39;\wm_stbwait&#39; input port=27
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:67</a>.0-67.0&gt; [0x3227350]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:67</a>.0-67.0&gt; [0x3227690] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:67</a>.0-67.0&gt; [0x3227840] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:38</a>.0-38.0&gt; [0x3227500] str=&#39;\stb_retry&#39; input port=28
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:67</a>.0-67.0&gt; [0x32279f0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:67</a>.0-67.0&gt; [0x3227d10] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:67</a>.0-67.0&gt; [0x3227ec0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:39</a>.0-39.0&gt; [0x3227b80] str=&#39;\rst_thread&#39; input port=29
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:70</a>.0-70.0&gt; [0x3228070]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:70</a>.0-70.0&gt; [0x3228390] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:70</a>.0-70.0&gt; [0x3228540] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:39</a>.0-39.0&gt; [0x3228200] str=&#39;\trap_thrrdy&#39; input port=30
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:70</a>.0-70.0&gt; [0x32286f0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:70</a>.0-70.0&gt; [0x3228a10] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:70</a>.0-70.0&gt; [0x3228bc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:39</a>.0-39.0&gt; [0x3228880] str=&#39;\thr_s2&#39; input port=31
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:73</a>.0-73.0&gt; [0x3228d70]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:73</a>.0-73.0&gt; [0x3229090] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:73</a>.0-73.0&gt; [0x3229240] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:39</a>.0-39.0&gt; [0x3228f00] str=&#39;\thr_e&#39; input port=32
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:73</a>.0-73.0&gt; [0x32293f0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:73</a>.0-73.0&gt; [0x3229710] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:73</a>.0-73.0&gt; [0x32298c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:39</a>.0-39.0&gt; [0x3229580] str=&#39;\thr_s1&#39; input port=33
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:73</a>.0-73.0&gt; [0x3229a70]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:73</a>.0-73.0&gt; [0x3229d90] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:73</a>.0-73.0&gt; [0x3229f40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:39</a>.0-39.0&gt; [0x3229c00] str=&#39;\fp_thrrdy&#39; input port=34
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x3223800]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x322a500] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x322a6b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:40</a>.0-40.0&gt; [0x322a370] str=&#39;\lsu_ifu_ldst_cmplt&#39; input port=35
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:79</a>.0-79.0&gt; [0x322a860]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:79</a>.0-79.0&gt; [0x322ab80] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:79</a>.0-79.0&gt; [0x322ad30] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:40</a>.0-40.0&gt; [0x322a9f0] str=&#39;\sta_done_e&#39; input port=36
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:40</a>.0-40.0&gt; [0x322af30] str=&#39;\killed_inst_done_e&#39; input port=37
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x322b0a0] str=&#39;\wmi_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x322bbf0] str=&#39;\work_sparc_ifu_thrcmpl::dffr_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x322bd30] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x322be50] str=&#39;\wmi_nxt&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x322c050] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x322c170] str=&#39;\clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x322c350] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x3246de0] str=&#39;\wm_imiss&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x3246f50] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x3247070] str=&#39;\reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x32472c0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x32473e0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x32475e0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x3247700] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x3247900] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x3247a20] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x3247c00] str=&#39;\wmo_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3247d70] str=&#39;\work_sparc_ifu_thrcmpl::dffr_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x3247ed0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x3247ff0] str=&#39;\wmo_nxt&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x32481f0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x3248310] str=&#39;\clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x32484f0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x3248610] str=&#39;\wm_other&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x3248810] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x3248930] str=&#39;\reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x3248b80] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x3248ca0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x3248ea0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x3248fc0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x32491c0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x32492e0] str=&#39;\so&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-99" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:99</a>.0-99.0&gt; [0x3249500] str=&#39;\wmi_nxt&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x3249680]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x3249970] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x3249b20] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-100" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:100</a>.0-100.0&gt; [0x32497e0] str=&#39;\wmo_nxt&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x3249d50]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x324a030] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x324a1e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-102" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:102</a>.0-102.0&gt; [0x3249ec0] str=&#39;\clr_wmo_thr_e&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-102" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:102</a>.0-102.0&gt; [0x324a390]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-102" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:102</a>.0-102.0&gt; [0x324a670] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-102" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:102</a>.0-102.0&gt; [0x324a820] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324a500] str=&#39;\ldst_thrrdy&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324a9d0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324acb0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324ae60] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-105" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:105</a>.0-105.0&gt; [0x324ab40] str=&#39;\ld_thrrdy&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324b010]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324b2f0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324b4a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:106</a>.0-106.0&gt; [0x324b180] str=&#39;\sta_thrrdy&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324b650]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324b930] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324bae0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:107</a>.0-107.0&gt; [0x324b7c0] str=&#39;\killed_thrrdy&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324bc90]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324bf70] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324c120] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-109" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:109</a>.0-109.0&gt; [0x324c440] str=&#39;\pred_ifq_rdy&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324c5b0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324c2d0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324c760] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-110" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:110</a>.0-110.0&gt; [0x324be00] str=&#39;\imiss_thrrdy&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324c950]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324cc30] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324cde0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:111</a>.0-111.0&gt; [0x324cac0] str=&#39;\other_thrrdy&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x321d120]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324d0b0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324d1d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x324d2f0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x324d410] str=&#39;\wmi_nxt&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x324d530]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x324d650]
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x324d770]
              AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x324d890]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x324dad0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x324d9b0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x324dbf0] str=&#39;\fcl_ifq_icmiss_s1&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x324dd10] str=&#39;\thr_s1&#39;
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:142</a>.0-142.0&gt; [0x324de30]
              AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:142</a>.0-142.0&gt; [0x324df50]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:142</a>.0-142.0&gt; [0x324e190] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x324e070]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:142</a>.0-142.0&gt; [0x324e2b0] str=&#39;\erb_dtu_ifeterr_d1&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:142</a>.0-142.0&gt; [0x324e3d0] str=&#39;\thr_e&#39;
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-143" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:143</a>.0-143.0&gt; [0x324e4f0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-143" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:143</a>.0-143.0&gt; [0x324e610] str=&#39;\wm_imiss&#39;
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-143" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:143</a>.0-143.0&gt; [0x324e730]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-143" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:143</a>.0-143.0&gt; [0x324e850] str=&#39;\imiss_thrrdy&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x324e970]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x324ea90] str=&#39;\clr_wmo_thr_e&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x324ebb0]
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x324ecd0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x324ef10] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
            AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x324edf0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x324f030] str=&#39;\clear_wmo_e&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x324f150] str=&#39;\thr_e&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x324f270]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x324f390] str=&#39;\wmo_nxt&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x324f550]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x324f670]
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x324f7e0]
              AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x324f990]
                AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x324fb60]
                  AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x324fd30]
                    AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x324ff00]
                      AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x3250160]
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x3250940] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                        AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3250780]
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x3250fe0] str=&#39;\sw_cond_s&#39;
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x32513e0] str=&#39;\thr_s2&#39;
                    AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x3251550]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x3251670] str=&#39;\clr_wmo_thr_e&#39;
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-149" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:149</a>.0-149.0&gt; [0x3251830] str=&#39;\trap&#39;
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-149" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:149</a>.0-149.0&gt; [0x32519a0] str=&#39;\ldmiss&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-149" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:149</a>.0-149.0&gt; [0x3251b10] str=&#39;\dtu_fcl_thr_active&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-150" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:150</a>.0-150.0&gt; [0x3251c80] str=&#39;\rst_thread&#39;
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-151" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:151</a>.0-151.0&gt; [0x3251df0]
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-151" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:151</a>.0-151.0&gt; [0x3251f10]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-151" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:151</a>.0-151.0&gt; [0x3252080] str=&#39;\wm_other&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-151" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:151</a>.0-151.0&gt; [0x3252240] str=&#39;\dtu_fcl_thr_active&#39;
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:152</a>.0-152.0&gt; [0x32523b0]
              AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:152</a>.0-152.0&gt; [0x32524d0]
                AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:152</a>.0-152.0&gt; [0x3252640]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:152</a>.0-152.0&gt; [0x32527b0] str=&#39;\other_thrrdy&#39;
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:152</a>.0-152.0&gt; [0x3252970] str=&#39;\spec_ld_d&#39;
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:152</a>.0-152.0&gt; [0x3252ae0] str=&#39;\clr_wmo_thr_e&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-160" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:160</a>.0-160.0&gt; [0x3252c50]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-160" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:160</a>.0-160.0&gt; [0x3252d70] str=&#39;\ldst_thrrdy&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-160" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:160</a>.0-160.0&gt; [0x3252f30]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-160" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:160</a>.0-160.0&gt; [0x3253050] str=&#39;\lsu_ifu_ldst_cmplt&#39;
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-160" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:160</a>.0-160.0&gt; [0x3253210]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-160" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:160</a>.0-160.0&gt; [0x3253330] str=&#39;\spec_ld_g&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x32534f0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x3253610] str=&#39;\ld_thrrdy&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x32537d0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x32538f0] str=&#39;\ldhit_thr&#39;
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x3253ab0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x3253d40] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
            AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3253bd0]
              AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x3253ef0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x3254070] str=&#39;\en_spec_g&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x3254250]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x3254370] str=&#39;\sta_thrrdy&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x3254530]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x3254650] str=&#39;\thr_e&#39;
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x3254810]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x3254aa0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
            AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3254930]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x3254c50] str=&#39;\sta_done_e&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x3254de0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x3254f00] str=&#39;\killed_thrrdy&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x32550c0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x32551e0] str=&#39;\thr_e&#39;
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x32553a0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x3255630] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
            AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32554c0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x3255820] str=&#39;\killed_inst_done_e&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x32559b0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x3255ad0] str=&#39;\other_thrrdy&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x3255c90]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x3255db0]
            AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x3255f20]
              AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x32560b0]
                AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x3256280]
                  AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x3256450]
                    AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x3256620]
                      AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x32567f0]
                        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x32569c0]
                          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x3256b90]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x3256d60] str=&#39;\ldst_thrrdy&#39;
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-167" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:167</a>.0-167.0&gt; [0x3256f40] str=&#39;\branch_done_d&#39;
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-168" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:168</a>.0-168.0&gt; [0x32570d0] str=&#39;\ld_thrrdy&#39;
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:169</a>.0-169.0&gt; [0x3257240] str=&#39;\exu_lop_done&#39;
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-170" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:170</a>.0-170.0&gt; [0x32573b0] str=&#39;\fixedop_done&#39;
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-171" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:171</a>.0-171.0&gt; [0x3257520] str=&#39;\killed_thrrdy&#39;
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-172" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:172</a>.0-172.0&gt; [0x3257690] str=&#39;\retr_thr_wakeup&#39;
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-173" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:173</a>.0-173.0&gt; [0x3257800] str=&#39;\flush_wake_w2&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:174</a>.0-174.0&gt; [0x3257970] str=&#39;\fp_thrrdy&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-175" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:175</a>.0-175.0&gt; [0x3257ae0] str=&#39;\sta_thrrdy&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:176</a>.0-176.0&gt; [0x3257c50] str=&#39;\trap_thrrdy&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x3257dc0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x3257ee0] str=&#39;\pred_ifq_rdy&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x32580a0]
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x32581c0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x3258330] str=&#39;\ifq_dtu_pred_rdy&#39;
            AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x32584f0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x3258780] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
              AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3258610]
                AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x32588f0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x3258a10] str=&#39;\atr_s&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x3258bd0] str=&#39;\dtu_fcl_thr_active&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-180" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:180</a>.0-180.0&gt; [0x3258d40]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-180" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:180</a>.0-180.0&gt; [0x3258e60] str=&#39;\imiss_thrrdy&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-180" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:180</a>.0-180.0&gt; [0x3259020]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-180" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:180</a>.0-180.0&gt; [0x3259140] str=&#39;\pred_ifq_rdy&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-180" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:180</a>.0-180.0&gt; [0x3259300] str=&#39;\ifq_dtu_thrrdy&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x3259470]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x3259590] str=&#39;\completion&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x3259750]
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x3259870]
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x32599e0]
              AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x3259b50]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x3259cc0] str=&#39;\imiss_thrrdy&#39;
                AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x3259ea0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x325a020] str=&#39;\wm_imiss&#39;
              AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-194" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:194</a>.0-194.0&gt; [0x325a200]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-194" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:194</a>.0-194.0&gt; [0x325a320] str=&#39;\other_thrrdy&#39;
                AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-194" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:194</a>.0-194.0&gt; [0x325a4e0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-194" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:194</a>.0-194.0&gt; [0x325a640] str=&#39;\wm_other&#39;
            AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-195" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:195</a>.0-195.0&gt; [0x325a820]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-195" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:195</a>.0-195.0&gt; [0x325a940] str=&#39;\stb_retry&#39;
              AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-195" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:195</a>.0-195.0&gt; [0x325ab00]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-195" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:195</a>.0-195.0&gt; [0x325ac20] str=&#39;\wm_stbwait&#39;
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-196" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:196</a>.0-196.0&gt; [0x325ade0]
            AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-196" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:196</a>.0-196.0&gt; [0x325af00]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-196" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:196</a>.0-196.0&gt; [0x325b070] str=&#39;\wm_imiss&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-196" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:196</a>.0-196.0&gt; [0x325b230] str=&#39;\wm_other&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-196" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:196</a>.0-196.0&gt; [0x325b3a0] str=&#39;\wm_stbwait&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\completion&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x321f110] str=&#39;\work_sparc_ifu_thrcmpl&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:32</a>.0-32.0&gt; [0x321f380] str=&#39;\completion&#39; output reg basic_prep port=1 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:92</a>.0-92.0&gt; [0x321f650] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:92</a>.0-92.0&gt; [0x321fb70] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:92</a>.0-92.0&gt; [0x321fdc0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:32</a>.0-32.0&gt; [0x321ff70] str=&#39;\wm_imiss&#39; output reg basic_prep port=2 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x3220090] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x32203d0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x3220580] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:32</a>.0-32.0&gt; [0x3220240] str=&#39;\wm_other&#39; output reg basic_prep port=3 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x3220730] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x3220a50] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x3220c00] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:34</a>.0-34.0&gt; [0x32208c0] str=&#39;\clk&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:34</a>.0-34.0&gt; [0x3220db0] str=&#39;\se&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:34</a>.0-34.0&gt; [0x3220f20] str=&#39;\si&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:34</a>.0-34.0&gt; [0x32210e0] str=&#39;\reset&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:34</a>.0-34.0&gt; [0x3221290] str=&#39;\fcl_ifq_icmiss_s1&#39; input basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:34</a>.0-34.0&gt; [0x3221440] str=&#39;\erb_dtu_ifeterr_d1&#39; input basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:35</a>.0-35.0&gt; [0x32215f0] str=&#39;\sw_cond_s&#39; input basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:35</a>.0-35.0&gt; [0x3221750] str=&#39;\en_spec_g&#39; input basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:35</a>.0-35.0&gt; [0x3221900] str=&#39;\atr_s&#39; input basic_prep port=12 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:35</a>.0-35.0&gt; [0x3221ab0] str=&#39;\dtu_fcl_thr_active&#39; input basic_prep port=13 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:52</a>.0-52.0&gt; [0x3221c50] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:52</a>.0-52.0&gt; [0x3221f90] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:52</a>.0-52.0&gt; [0x3222140] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:35</a>.0-35.0&gt; [0x3221e00] str=&#39;\ifq_dtu_thrrdy&#39; input basic_prep port=14 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x32222f0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x3222610] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x32227c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:36</a>.0-36.0&gt; [0x3222480] str=&#39;\ifq_dtu_pred_rdy&#39; input basic_prep port=15 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x3222970] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x3222c90] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x3222e40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:36</a>.0-36.0&gt; [0x3222b00] str=&#39;\exu_lop_done&#39; input basic_prep port=16 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x3222ff0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x3223310] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x32234c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:36</a>.0-36.0&gt; [0x3223180] str=&#39;\branch_done_d&#39; input basic_prep port=17 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x3223670] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x3223990] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x3223b40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:36</a>.0-36.0&gt; [0x3223cf0] str=&#39;\fixedop_done&#39; input basic_prep port=18 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x3223e10] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x3224130] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:53</a>.0-53.0&gt; [0x32242e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:37</a>.0-37.0&gt; [0x3223fa0] str=&#39;\ldmiss&#39; input basic_prep port=19 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3224490] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x32247b0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3224960] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:37</a>.0-37.0&gt; [0x3224620] str=&#39;\spec_ld_d&#39; input basic_prep port=20 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3224b10] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3224e30] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3224fe0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:37</a>.0-37.0&gt; [0x3224ca0] str=&#39;\trap&#39; input basic_prep port=21 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3225190] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x32254b0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3225660] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:37</a>.0-37.0&gt; [0x3225320] str=&#39;\retr_thr_wakeup&#39; input basic_prep port=22 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3225810] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3225b30] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3225ce0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:37</a>.0-37.0&gt; [0x32259a0] str=&#39;\flush_wake_w2&#39; input basic_prep port=23 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3225e90] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x32261b0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3226360] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:38</a>.0-38.0&gt; [0x3226020] str=&#39;\ldhit_thr&#39; input basic_prep port=24 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3226510] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3226830] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x32269e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:38</a>.0-38.0&gt; [0x32266a0] str=&#39;\spec_ld_g&#39; input basic_prep port=25 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3226b90] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3226eb0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:58</a>.0-58.0&gt; [0x3227060] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:38</a>.0-38.0&gt; [0x3226d20] str=&#39;\clear_wmo_e&#39; input basic_prep port=26 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:38</a>.0-38.0&gt; [0x3227210] str=&#39;\wm_stbwait&#39; input basic_prep port=27 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:67</a>.0-67.0&gt; [0x3227350] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:67</a>.0-67.0&gt; [0x3227690] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:67</a>.0-67.0&gt; [0x3227840] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:38</a>.0-38.0&gt; [0x3227500] str=&#39;\stb_retry&#39; input basic_prep port=28 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:67</a>.0-67.0&gt; [0x32279f0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:67</a>.0-67.0&gt; [0x3227d10] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:67</a>.0-67.0&gt; [0x3227ec0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:39</a>.0-39.0&gt; [0x3227b80] str=&#39;\rst_thread&#39; input basic_prep port=29 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:70</a>.0-70.0&gt; [0x3228070] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:70</a>.0-70.0&gt; [0x3228390] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:70</a>.0-70.0&gt; [0x3228540] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:39</a>.0-39.0&gt; [0x3228200] str=&#39;\trap_thrrdy&#39; input basic_prep port=30 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:70</a>.0-70.0&gt; [0x32286f0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:70</a>.0-70.0&gt; [0x3228a10] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:70</a>.0-70.0&gt; [0x3228bc0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:39</a>.0-39.0&gt; [0x3228880] str=&#39;\thr_s2&#39; input basic_prep port=31 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:73</a>.0-73.0&gt; [0x3228d70] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:73</a>.0-73.0&gt; [0x3229090] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:73</a>.0-73.0&gt; [0x3229240] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:39</a>.0-39.0&gt; [0x3228f00] str=&#39;\thr_e&#39; input basic_prep port=32 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:73</a>.0-73.0&gt; [0x32293f0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:73</a>.0-73.0&gt; [0x3229710] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:73</a>.0-73.0&gt; [0x32298c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:39</a>.0-39.0&gt; [0x3229580] str=&#39;\thr_s1&#39; input basic_prep port=33 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:73</a>.0-73.0&gt; [0x3229a70] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:73</a>.0-73.0&gt; [0x3229d90] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:73</a>.0-73.0&gt; [0x3229f40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:39</a>.0-39.0&gt; [0x3229c00] str=&#39;\fp_thrrdy&#39; input basic_prep port=34 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x3223800] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x322a500] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x322a6b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:40</a>.0-40.0&gt; [0x322a370] str=&#39;\lsu_ifu_ldst_cmplt&#39; input basic_prep port=35 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:79</a>.0-79.0&gt; [0x322a860] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:79</a>.0-79.0&gt; [0x322ab80] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:79</a>.0-79.0&gt; [0x322ad30] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:40</a>.0-40.0&gt; [0x322a9f0] str=&#39;\sta_done_e&#39; input basic_prep port=36 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:40</a>.0-40.0&gt; [0x322af30] str=&#39;\killed_inst_done_e&#39; input basic_prep port=37 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x322b0a0] str=&#39;\wmi_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x322bbf0] str=&#39;\work_sparc_ifu_thrcmpl::dffr_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x322bd30] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x322be50 -&gt; 0x3249500] str=&#39;\wmi_nxt&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x322c050] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x322c170 -&gt; 0x32208c0] str=&#39;\clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x322c350] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x3246de0 -&gt; 0x321ff70] str=&#39;\wm_imiss&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x3246f50] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x3247070 -&gt; 0x32210e0] str=&#39;\reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x32472c0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x32473e0 -&gt; 0x3220db0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x32475e0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x3247700 -&gt; 0x3220f20] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x3247900] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>.0-129.0&gt; [0x3247a20 -&gt; 0x329fa20] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x3247c00] str=&#39;\wmo_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3247d70] str=&#39;\work_sparc_ifu_thrcmpl::dffr_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x3247ed0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x3247ff0 -&gt; 0x32497e0] str=&#39;\wmo_nxt&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x32481f0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x3248310 -&gt; 0x32208c0] str=&#39;\clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x32484f0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x3248610 -&gt; 0x3220240] str=&#39;\wm_other&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x3248810] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x3248930 -&gt; 0x32210e0] str=&#39;\reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x3248b80] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x3248ca0 -&gt; 0x3220db0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x3248ea0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x3248fc0 -&gt; 0x3220f20] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x32491c0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-135" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:135</a>.0-135.0&gt; [0x32492e0 -&gt; 0x329fa20] str=&#39;\so&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-99" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:99</a>.0-99.0&gt; [0x3249500] str=&#39;\wmi_nxt&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x3249680] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x3249970] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x3249b20] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-100" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:100</a>.0-100.0&gt; [0x32497e0] str=&#39;\wmo_nxt&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x3249d50] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x324a030] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-97" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:97</a>.0-97.0&gt; [0x324a1e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-102" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:102</a>.0-102.0&gt; [0x3249ec0] str=&#39;\clr_wmo_thr_e&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-102" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:102</a>.0-102.0&gt; [0x324a390] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-102" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:102</a>.0-102.0&gt; [0x324a670] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-102" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:102</a>.0-102.0&gt; [0x324a820] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324a500] str=&#39;\ldst_thrrdy&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324a9d0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324acb0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324ae60] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-105" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:105</a>.0-105.0&gt; [0x324ab40] str=&#39;\ld_thrrdy&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324b010] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324b2f0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324b4a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:106</a>.0-106.0&gt; [0x324b180] str=&#39;\sta_thrrdy&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324b650] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324b930] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324bae0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:107</a>.0-107.0&gt; [0x324b7c0] str=&#39;\killed_thrrdy&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324bc90] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324bf70] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324c120] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-109" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:109</a>.0-109.0&gt; [0x324c440] str=&#39;\pred_ifq_rdy&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324c5b0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324c2d0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324c760] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-110" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:110</a>.0-110.0&gt; [0x324be00] str=&#39;\imiss_thrrdy&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324c950] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324cc30] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324cde0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:111</a>.0-111.0&gt; [0x324cac0] str=&#39;\other_thrrdy&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x321d120] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324d0b0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-104" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:104</a>.0-104.0&gt; [0x324d1d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x324d2f0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x324d410 -&gt; 0x3249500] str=&#39;\wmi_nxt&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x324d530] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x324d650] basic_prep
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x324d770] basic_prep
              AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x324d890] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x324dad0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x324d9b0] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x324dbf0 -&gt; 0x3221290] str=&#39;\fcl_ifq_icmiss_s1&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:141</a>.0-141.0&gt; [0x324dd10 -&gt; 0x3229580] str=&#39;\thr_s1&#39; basic_prep
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:142</a>.0-142.0&gt; [0x324de30] basic_prep
              AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:142</a>.0-142.0&gt; [0x324df50] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:142</a>.0-142.0&gt; [0x324e190] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x324e070] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:142</a>.0-142.0&gt; [0x324e2b0 -&gt; 0x3221440] str=&#39;\erb_dtu_ifeterr_d1&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:142</a>.0-142.0&gt; [0x324e3d0 -&gt; 0x3228f00] str=&#39;\thr_e&#39; basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-143" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:143</a>.0-143.0&gt; [0x324e4f0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-143" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:143</a>.0-143.0&gt; [0x324e610 -&gt; 0x321ff70] str=&#39;\wm_imiss&#39; basic_prep
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-143" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:143</a>.0-143.0&gt; [0x324e730] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-143" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:143</a>.0-143.0&gt; [0x324e850 -&gt; 0x324be00] str=&#39;\imiss_thrrdy&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x324e970] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x324ea90 -&gt; 0x3249ec0] str=&#39;\clr_wmo_thr_e&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x324ebb0] basic_prep
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x324ecd0] basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x324ef10] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
            AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x324edf0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x324f030 -&gt; 0x3226d20] str=&#39;\clear_wmo_e&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-146" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:146</a>.0-146.0&gt; [0x324f150 -&gt; 0x3228f00] str=&#39;\thr_e&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x324f270] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x324f390 -&gt; 0x32497e0] str=&#39;\wmo_nxt&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x324f550] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x324f670] basic_prep
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x324f7e0] basic_prep
              AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x324f990] basic_prep
                AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x324fb60] basic_prep
                  AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x324fd30] basic_prep
                    AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x324ff00] basic_prep
                      AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x3250160] basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x3250940] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                        AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3250780] basic_prep
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x3250fe0 -&gt; 0x32215f0] str=&#39;\sw_cond_s&#39; basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x32513e0 -&gt; 0x3228880] str=&#39;\thr_s2&#39; basic_prep
                    AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x3251550] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:148</a>.0-148.0&gt; [0x3251670 -&gt; 0x3249ec0] str=&#39;\clr_wmo_thr_e&#39; basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-149" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:149</a>.0-149.0&gt; [0x3251830 -&gt; 0x3224ca0] str=&#39;\trap&#39; basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-149" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:149</a>.0-149.0&gt; [0x32519a0 -&gt; 0x3223fa0] str=&#39;\ldmiss&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-149" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:149</a>.0-149.0&gt; [0x3251b10 -&gt; 0x3221ab0] str=&#39;\dtu_fcl_thr_active&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-150" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:150</a>.0-150.0&gt; [0x3251c80 -&gt; 0x3227b80] str=&#39;\rst_thread&#39; basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-151" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:151</a>.0-151.0&gt; [0x3251df0] basic_prep
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-151" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:151</a>.0-151.0&gt; [0x3251f10] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-151" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:151</a>.0-151.0&gt; [0x3252080 -&gt; 0x3220240] str=&#39;\wm_other&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-151" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:151</a>.0-151.0&gt; [0x3252240 -&gt; 0x3221ab0] str=&#39;\dtu_fcl_thr_active&#39; basic_prep
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:152</a>.0-152.0&gt; [0x32523b0] basic_prep
              AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:152</a>.0-152.0&gt; [0x32524d0] basic_prep
                AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:152</a>.0-152.0&gt; [0x3252640] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:152</a>.0-152.0&gt; [0x32527b0 -&gt; 0x324cac0] str=&#39;\other_thrrdy&#39; basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:152</a>.0-152.0&gt; [0x3252970 -&gt; 0x3224620] str=&#39;\spec_ld_d&#39; basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:152</a>.0-152.0&gt; [0x3252ae0 -&gt; 0x3249ec0] str=&#39;\clr_wmo_thr_e&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-160" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:160</a>.0-160.0&gt; [0x3252c50] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-160" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:160</a>.0-160.0&gt; [0x3252d70 -&gt; 0x324a500] str=&#39;\ldst_thrrdy&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-160" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:160</a>.0-160.0&gt; [0x3252f30] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-160" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:160</a>.0-160.0&gt; [0x3253050 -&gt; 0x322a370] str=&#39;\lsu_ifu_ldst_cmplt&#39; basic_prep
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-160" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:160</a>.0-160.0&gt; [0x3253210] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-160" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:160</a>.0-160.0&gt; [0x3253330 -&gt; 0x32266a0] str=&#39;\spec_ld_g&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x32534f0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x3253610 -&gt; 0x324ab40] str=&#39;\ld_thrrdy&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x32537d0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x32538f0 -&gt; 0x3226020] str=&#39;\ldhit_thr&#39; basic_prep
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x3253ab0] basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x3253d40] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
            AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3253bd0] basic_prep
              AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x3253ef0] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:161</a>.0-161.0&gt; [0x3254070 -&gt; 0x3221750] str=&#39;\en_spec_g&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x3254250] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x3254370 -&gt; 0x324b180] str=&#39;\sta_thrrdy&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x3254530] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x3254650 -&gt; 0x3228f00] str=&#39;\thr_e&#39; basic_prep
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x3254810] basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x3254aa0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
            AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3254930] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-162" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:162</a>.0-162.0&gt; [0x3254c50 -&gt; 0x322a9f0] str=&#39;\sta_done_e&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x3254de0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x3254f00 -&gt; 0x324b7c0] str=&#39;\killed_thrrdy&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x32550c0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x32551e0 -&gt; 0x3228f00] str=&#39;\thr_e&#39; basic_prep
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x32553a0] basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x3255630] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
            AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32554c0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:163</a>.0-163.0&gt; [0x3255820 -&gt; 0x322af30] str=&#39;\killed_inst_done_e&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x32559b0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x3255ad0 -&gt; 0x324cac0] str=&#39;\other_thrrdy&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x3255c90] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x3255db0] basic_prep
            AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x3255f20] basic_prep
              AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x32560b0] basic_prep
                AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x3256280] basic_prep
                  AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x3256450] basic_prep
                    AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x3256620] basic_prep
                      AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x32567f0] basic_prep
                        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x32569c0] basic_prep
                          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x3256b90] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:166</a>.0-166.0&gt; [0x3256d60 -&gt; 0x324a500] str=&#39;\ldst_thrrdy&#39; basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-167" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:167</a>.0-167.0&gt; [0x3256f40 -&gt; 0x3223180] str=&#39;\branch_done_d&#39; basic_prep
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-168" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:168</a>.0-168.0&gt; [0x32570d0 -&gt; 0x324ab40] str=&#39;\ld_thrrdy&#39; basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:169</a>.0-169.0&gt; [0x3257240 -&gt; 0x3222b00] str=&#39;\exu_lop_done&#39; basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-170" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:170</a>.0-170.0&gt; [0x32573b0 -&gt; 0x3223cf0] str=&#39;\fixedop_done&#39; basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-171" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:171</a>.0-171.0&gt; [0x3257520 -&gt; 0x324b7c0] str=&#39;\killed_thrrdy&#39; basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-172" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:172</a>.0-172.0&gt; [0x3257690 -&gt; 0x3225320] str=&#39;\retr_thr_wakeup&#39; basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-173" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:173</a>.0-173.0&gt; [0x3257800 -&gt; 0x32259a0] str=&#39;\flush_wake_w2&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:174</a>.0-174.0&gt; [0x3257970 -&gt; 0x3229c00] str=&#39;\fp_thrrdy&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-175" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:175</a>.0-175.0&gt; [0x3257ae0 -&gt; 0x324b180] str=&#39;\sta_thrrdy&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:176</a>.0-176.0&gt; [0x3257c50 -&gt; 0x3228200] str=&#39;\trap_thrrdy&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x3257dc0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x3257ee0 -&gt; 0x324c440] str=&#39;\pred_ifq_rdy&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x32580a0] basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x32581c0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x3258330 -&gt; 0x3222480] str=&#39;\ifq_dtu_pred_rdy&#39; basic_prep
            AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x32584f0] basic_prep
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x3258780] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
              AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3258610] basic_prep
                AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x32588f0] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x3258a10 -&gt; 0x3221900] str=&#39;\atr_s&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-179" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:179</a>.0-179.0&gt; [0x3258bd0 -&gt; 0x3221ab0] str=&#39;\dtu_fcl_thr_active&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-180" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:180</a>.0-180.0&gt; [0x3258d40] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-180" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:180</a>.0-180.0&gt; [0x3258e60 -&gt; 0x324be00] str=&#39;\imiss_thrrdy&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-180" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:180</a>.0-180.0&gt; [0x3259020] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-180" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:180</a>.0-180.0&gt; [0x3259140 -&gt; 0x324c440] str=&#39;\pred_ifq_rdy&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-180" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:180</a>.0-180.0&gt; [0x3259300 -&gt; 0x3221e00] str=&#39;\ifq_dtu_thrrdy&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x3259470] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x3259590 -&gt; 0x321f380] str=&#39;\completion&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x3259750] basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x3259870] basic_prep
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x32599e0] basic_prep
              AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x3259b50] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x3259cc0 -&gt; 0x324be00] str=&#39;\imiss_thrrdy&#39; basic_prep
                AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x3259ea0] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-193" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:193</a>.0-193.0&gt; [0x325a020 -&gt; 0x321ff70] str=&#39;\wm_imiss&#39; basic_prep
              AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-194" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:194</a>.0-194.0&gt; [0x325a200] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-194" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:194</a>.0-194.0&gt; [0x325a320 -&gt; 0x324cac0] str=&#39;\other_thrrdy&#39; basic_prep
                AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-194" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:194</a>.0-194.0&gt; [0x325a4e0] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-194" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:194</a>.0-194.0&gt; [0x325a640 -&gt; 0x3220240] str=&#39;\wm_other&#39; basic_prep
            AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-195" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:195</a>.0-195.0&gt; [0x325a820] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-195" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:195</a>.0-195.0&gt; [0x325a940 -&gt; 0x3227500] str=&#39;\stb_retry&#39; basic_prep
              AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-195" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:195</a>.0-195.0&gt; [0x325ab00] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-195" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:195</a>.0-195.0&gt; [0x325ac20 -&gt; 0x3227210] str=&#39;\wm_stbwait&#39; basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-196" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:196</a>.0-196.0&gt; [0x325ade0] basic_prep
            AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-196" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:196</a>.0-196.0&gt; [0x325af00] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-196" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:196</a>.0-196.0&gt; [0x325b070 -&gt; 0x321ff70] str=&#39;\wm_imiss&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-196" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:196</a>.0-196.0&gt; [0x325b230 -&gt; 0x3220240] str=&#39;\wm_other&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-196" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:196</a>.0-196.0&gt; [0x325b3a0 -&gt; 0x3227210] str=&#39;\wm_stbwait&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-0" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:0</a>.0-0.0&gt; [0x329fa20] str=&#39;\so&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/sparc_ifu_thrcmpl.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sparc_ifu_thrcmpl.v:129</a>: Warning: Identifier `\so&#39; is implicitly declared.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_sparc_ifu_thrcmpl::dffr_s&#39; referenced in module `work_sparc_ifu_thrcmpl&#39; in cell `wmo_ff&#39; does not have a port named &#39;so&#39;.

</pre>
</body>