/* 
 *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 */

#ifndef _PHY_AND16_K1_
#define _PHY_AND16_K1_

#if !defined(GET_FIELD) && !defined(SET_FIELD)
#define BRCM_ALIGN(c,r,f)   c##_##r##_##f##_ALIGN
#define BRCM_BITS(c,r,f)    c##_##r##_##f##_BITS
#define BRCM_MASK(c,r,f)    c##_##r##_##f##_MASK
#define BRCM_SHIFT(c,r,f)   c##_##r##_##f##_SHIFT

#define GET_FIELD(m,c,r,f) \
	((((m) & BRCM_MASK(c,r,f)) >> BRCM_SHIFT(c,r,f)) << BRCM_ALIGN(c,r,f))

#define SET_FIELD(m,c,r,f,d) \
	((m) = (((m) & ~BRCM_MASK(c,r,f)) | ((((d) >> BRCM_ALIGN(c,r,f)) << \
	 BRCM_SHIFT(c,r,f)) & BRCM_MASK(c,r,f))) \
	)

#define SET_TYPE_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,c##_##d)
#define SET_NAME_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,c##_##r##_##f##_##d)
#define SET_VALUE_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,d)

#define DDR_PHY_GET_FIELD(m,c,r,f) \
            GET_FIELD(m,c,r,f)
#define DDR_PHY_SET_FIELD(m,c,r,f,d) \
            SET_FIELD(m,c,r,f,d)
#endif /* GET & SET */


/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PRIMARY_REVISION */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PRIMARY_REVISION 0x00000000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PRIMARY_REVISION_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PRIMARY_REVISION_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PRIMARY_REVISION_RESERVED_BITS 16
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PRIMARY_REVISION_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PRIMARY_REVISION_MAJOR_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PRIMARY_REVISION_MAJOR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PRIMARY_REVISION_MAJOR_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PRIMARY_REVISION_MAJOR_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PRIMARY_REVISION_MINOR_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PRIMARY_REVISION_MINOR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PRIMARY_REVISION_MINOR_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PRIMARY_REVISION_MINOR_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_SECONDARY_REVISION */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_SECONDARY_REVISION 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_SECONDARY_REVISION_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_SECONDARY_REVISION_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_SECONDARY_REVISION_RESERVED_BITS 24
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_SECONDARY_REVISION_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_SECONDARY_REVISION_FIX_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_SECONDARY_REVISION_FIX_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_SECONDARY_REVISION_FIX_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_SECONDARY_REVISION_FIX_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FEATURE */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FEATURE 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FEATURE_RESERVED_MASK 0xfffffe00
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FEATURE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FEATURE_RESERVED_BITS 23
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FEATURE_RESERVED_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FEATURE_PERFORMANCE_MASK 0x00000180
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FEATURE_PERFORMANCE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FEATURE_PERFORMANCE_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FEATURE_PERFORMANCE_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FEATURE_TECHNOLOGY_MASK 0x00000070
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FEATURE_TECHNOLOGY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FEATURE_TECHNOLOGY_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FEATURE_TECHNOLOGY_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FEATURE_WB_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FEATURE_WB_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FEATURE_WB_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FEATURE_WB_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FEATURE_BITS_MASK 0x00000007
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FEATURE_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FEATURE_BITS_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FEATURE_BITS_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS 0x0000000c
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_RESERVED_MASK 0xfffc0000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_RESERVED_BITS 14
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_RESERVED_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_LOCK_LOST_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_LOCK_LOST_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_LOCK_LOST_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_LOCK_LOST_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_WDOG_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_WDOG_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_WDOG_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_WDOG_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_CLOCKING_8X_MASK 0x00008000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_CLOCKING_8X_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_CLOCKING_8X_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_CLOCKING_8X_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_CLOCKING_4X_MASK 0x00004000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_CLOCKING_4X_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_CLOCKING_4X_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_CLOCKING_4X_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_CLOCKING_2X_MASK 0x00002000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_CLOCKING_2X_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_CLOCKING_2X_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_CLOCKING_2X_SHIFT 13
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_STAT_OUT_MASK 0x00001ffe
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_STAT_OUT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_STAT_OUT_BITS 12
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_STAT_OUT_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_LOCK_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_LOCK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_LOCK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_STATUS_LOCK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FIRMWARE_DEBUG */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FIRMWARE_DEBUG 0x00000010
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FIRMWARE_DEBUG_RESERVED_MASK 0xfffffff0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FIRMWARE_DEBUG_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FIRMWARE_DEBUG_RESERVED_BITS 28
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FIRMWARE_DEBUG_RESERVED_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FIRMWARE_DEBUG_STATE_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FIRMWARE_DEBUG_STATE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FIRMWARE_DEBUG_STATE_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_FIRMWARE_DEBUG_STATE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POWER_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POWER_CONTROL 0x00000014
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POWER_CONTROL_RESERVED_MASK 0xfffffffc
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POWER_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POWER_CONTROL_RESERVED_BITS 30
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POWER_CONTROL_RESERVED_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POWER_CONTROL_PWRUP_LDO_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POWER_CONTROL_PWRUP_LDO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POWER_CONTROL_PWRUP_LDO_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POWER_CONTROL_PWRUP_LDO_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POWER_CONTROL_PWRUP_PLL_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POWER_CONTROL_PWRUP_PLL_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POWER_CONTROL_PWRUP_PLL_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POWER_CONTROL_PWRUP_PLL_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_RESET_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_RESET_CONTROL 0x00000018
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_RESET_CONTROL_RESERVED_MASK 0xfffffff0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_RESET_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_RESET_CONTROL_RESERVED_BITS 28
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_RESET_CONTROL_RESERVED_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_RESET_CONTROL_POST_RESET_SEL_MASK 0x0000000c
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_RESET_CONTROL_POST_RESET_SEL_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_RESET_CONTROL_POST_RESET_SEL_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_RESET_CONTROL_POST_RESET_SEL_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_RESET_CONTROL_POST_RESETB_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_RESET_CONTROL_POST_RESETB_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_RESET_CONTROL_POST_RESETB_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_RESET_CONTROL_POST_RESETB_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_RESET_CONTROL_RESETB_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_RESET_CONTROL_RESETB_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_RESET_CONTROL_RESETB_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_RESET_CONTROL_RESETB_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL 0x0000001c
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_RESERVED_MASK 0xfffffc00
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_RESERVED_BITS 22
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_RESERVED_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_POR_ENABLE_MASK 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_POR_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_POR_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_POR_ENABLE_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_BLEED_CUR_2_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_BLEED_CUR_2_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_BLEED_CUR_2_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_BLEED_CUR_2_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_BLEED_CUR_1_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_BLEED_CUR_1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_BLEED_CUR_1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_BLEED_CUR_1_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_BLEED_CUR_0_MASK 0x00000040
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_BLEED_CUR_0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_BLEED_CUR_0_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_BLEED_CUR_0_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_LDO_REF_POSTDIV_MASK 0x00000030
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_LDO_REF_POSTDIV_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_LDO_REF_POSTDIV_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_LDO_REF_POSTDIV_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_LDO_REF_DIG_MASK 0x0000000c
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_LDO_REF_DIG_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_LDO_REF_DIG_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_LDO_REF_DIG_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_LDO_REF_ANA_MASK 0x00000003
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_LDO_REF_ANA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_LDO_REF_ANA_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_LDO_CONTROL_LDO_REF_ANA_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_REFERENCE */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_REFERENCE 0x00000020
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_REFERENCE_RESERVED_MASK 0xffffc000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_REFERENCE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_REFERENCE_RESERVED_BITS 18
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_REFERENCE_RESERVED_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_REFERENCE_CONFIG_MODE_MASK 0x00003000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_REFERENCE_CONFIG_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_REFERENCE_CONFIG_MODE_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_REFERENCE_CONFIG_MODE_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_REFERENCE_REFCLK_SEL_JTAG_MASK 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_REFERENCE_REFCLK_SEL_JTAG_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_REFERENCE_REFCLK_SEL_JTAG_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_REFERENCE_REFCLK_SEL_JTAG_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_REFERENCE_REFCLK_SEL_DIG_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_REFERENCE_REFCLK_SEL_DIG_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_REFERENCE_REFCLK_SEL_DIG_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_REFERENCE_REFCLK_SEL_DIG_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_REFERENCE_REF_FREQUENCY_MASK 0x000003ff
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_REFERENCE_REF_FREQUENCY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_REFERENCE_REF_FREQUENCY_BITS 10
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_REFERENCE_REF_FREQUENCY_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_NDIV */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_NDIV 0x00000024
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_NDIV_RESERVED_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_NDIV_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_NDIV_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_NDIV_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_NDIV_NDIV_INT_MASK 0x3ff00000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_NDIV_NDIV_INT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_NDIV_NDIV_INT_BITS 10
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_NDIV_NDIV_INT_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_NDIV_NDIV_FRAC_MASK 0x000fffff
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_NDIV_NDIV_FRAC_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_NDIV_NDIV_FRAC_BITS 20
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_NDIV_NDIV_FRAC_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_NUDGE */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_NUDGE 0x00000028
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_NUDGE_RESERVED_MASK 0xfffff000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_NUDGE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_NUDGE_RESERVED_BITS 20
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_NUDGE_RESERVED_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_NUDGE_NDIV_NUDGE_MASK 0x00000fff
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_NUDGE_NDIV_NUDGE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_NUDGE_NDIV_NUDGE_BITS 12
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_NUDGE_NDIV_NUDGE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_CONTROL 0x0000002c
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_CONTROL_RESERVED_MASK 0xfffc0000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_CONTROL_RESERVED_BITS 14
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_CONTROL_RESERVED_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_CONTROL_SSC_MODE_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_CONTROL_SSC_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_CONTROL_SSC_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_CONTROL_SSC_MODE_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_CONTROL_SSC_DOWNSPREAD_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_CONTROL_SSC_DOWNSPREAD_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_CONTROL_SSC_DOWNSPREAD_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_CONTROL_SSC_DOWNSPREAD_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_CONTROL_SSC_STEP_MASK 0x0000ffff
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_CONTROL_SSC_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_CONTROL_SSC_STEP_BITS 16
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_CONTROL_SSC_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_LIMIT */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_LIMIT 0x00000030
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_LIMIT_RESERVED_MASK 0xffc00000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_LIMIT_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_LIMIT_RESERVED_BITS 10
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_LIMIT_RESERVED_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_LIMIT_SSC_LIMIT_MASK 0x003fffff
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_LIMIT_SSC_LIMIT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_LIMIT_SSC_LIMIT_BITS 22
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SSC_LIMIT_SSC_LIMIT_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS 0x00000034
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_ENABLE_O_DFI_2X_CLK_MASK 0x00800000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_ENABLE_O_DFI_2X_CLK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_ENABLE_O_DFI_2X_CLK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_ENABLE_O_DFI_2X_CLK_SHIFT 23
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_ENABLE_EXT_CTRL_MASK 0x00400000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_ENABLE_EXT_CTRL_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_ENABLE_EXT_CTRL_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_ENABLE_EXT_CTRL_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_INIT_WITH_BYPASS_MASK 0x00200000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_INIT_WITH_BYPASS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_INIT_WITH_BYPASS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_INIT_WITH_BYPASS_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_DCO_BYPASS_EN_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_DCO_BYPASS_EN_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_DCO_BYPASS_EN_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_DCO_BYPASS_EN_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_RESERVED_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_RESERVED_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_RESERVED_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_DCO_BYPASS_MASK 0x00007ff8
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_DCO_BYPASS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_DCO_BYPASS_BITS 12
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_DCO_BYPASS_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_WDOG_DISABLE_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_WDOG_DISABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_WDOG_DISABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_WDOG_DISABLE_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_VCOCLK_EN_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_VCOCLK_EN_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_VCOCLK_EN_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_VCOCLK_EN_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_NDIV_RELOCK_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_NDIV_RELOCK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_NDIV_RELOCK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_CONTROLS_NDIV_RELOCK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG 0x00000038
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_RESERVED_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_CONFIG_OVERRIDE_MASK 0x20000000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_CONFIG_OVERRIDE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_CONFIG_OVERRIDE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_CONFIG_OVERRIDE_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_FREQ_LOW_MASK 0x10000000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_FREQ_LOW_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_FREQ_LOW_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_FREQ_LOW_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_FILT_ON_MASK 0x08000000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_FILT_ON_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_FILT_ON_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_FILT_ON_SHIFT 27
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_FILT_DCOBIAS_ON_MASK 0x04000000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_FILT_DCOBIAS_ON_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_FILT_DCOBIAS_ON_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_FILT_DCOBIAS_ON_SHIFT 26
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_TDC_PERIOD_SEL_MASK 0x03000000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_TDC_PERIOD_SEL_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_TDC_PERIOD_SEL_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_TDC_PERIOD_SEL_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_TDC_DELAY_RATE_MASK 0x00e00000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_TDC_DELAY_RATE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_TDC_DELAY_RATE_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_TDC_DELAY_RATE_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_DCO_OFFSET_DIS_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_DCO_OFFSET_DIS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_DCO_OFFSET_DIS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_DCO_OFFSET_DIS_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_VCO_FB_DIV2_MASK 0x00080000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_VCO_FB_DIV2_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_VCO_FB_DIV2_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_VCO_FB_DIV2_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_PWM_RATE_MASK 0x00070000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_PWM_RATE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_PWM_RATE_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_PWM_RATE_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_KA_MASK 0x0000e000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_KA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_KA_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_KA_SHIFT 13
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_KI_MASK 0x00001e00
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_KI_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_KI_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_KI_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_KP_MASK 0x000001f0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_KP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_KP_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_KP_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_PDIV_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_PDIV_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_PDIV_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_MANUAL_CONFIG_PDIV_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SPARES */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SPARES 0x0000003c
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SPARES_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SPARES_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SPARES_RESERVED_BITS 16
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SPARES_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SPARES_SPARE_MASK 0x0000ffff
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SPARES_SPARE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SPARES_SPARE_BITS 16
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_SPARES_SPARE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_DEBUG */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_DEBUG 0x00000040
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_DEBUG_RESERVED_MASK 0xffffff80
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_DEBUG_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_DEBUG_RESERVED_BITS 25
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_DEBUG_RESERVED_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_DEBUG_STAT_RESETB_MASK 0x00000040
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_DEBUG_STAT_RESETB_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_DEBUG_STAT_RESETB_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_DEBUG_STAT_RESETB_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_DEBUG_STAT_UPDATE_MASK 0x00000020
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_DEBUG_STAT_UPDATE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_DEBUG_STAT_UPDATE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_DEBUG_STAT_UPDATE_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_DEBUG_STAT_SELECT_MASK 0x0000001c
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_DEBUG_STAT_SELECT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_DEBUG_STAT_SELECT_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_DEBUG_STAT_SELECT_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_DEBUG_STAT_MODE_MASK 0x00000003
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_DEBUG_STAT_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_DEBUG_STAT_MODE_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_DEBUG_STAT_MODE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL 0x00000044
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL_RESERVED_MASK 0xfffff000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL_RESERVED_BITS 20
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL_RESERVED_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL_BYPASS_SELECT_MASK 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL_BYPASS_SELECT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL_BYPASS_SELECT_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL_BYPASS_SELECT_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL_HOLD_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL_HOLD_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL_HOLD_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL_HOLD_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL_MDEL_MASK 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL_MDEL_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL_MDEL_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL_MDEL_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL_ENABLE_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL_ENABLE_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL_MDIV_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL_MDIV_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL_MDIV_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_PLL_POST_CHANNEL_MDIV_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG 0x00000048
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_RESERVED_MASK 0xffffc000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_RESERVED_BITS 18
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_RESERVED_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_PWREN_MASK 0x00002000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_PWREN_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_PWREN_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_PWREN_SHIFT 13
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_REF_SEL_MASK 0x00001000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_REF_SEL_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_REF_SEL_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_REF_SEL_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_REF_CTRL30_MASK 0x00000c00
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_REF_CTRL30_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_REF_CTRL30_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_REF_CTRL30_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_REF_CTRL20_MASK 0x00000300
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_REF_CTRL20_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_REF_CTRL20_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_REF_CTRL20_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_REF_CTRL10_MASK 0x000000c0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_REF_CTRL10_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_REF_CTRL10_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_REF_CTRL10_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_BIAS30_MASK 0x00000030
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_BIAS30_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_BIAS30_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_BIAS30_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_BIAS20_MASK 0x0000000c
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_BIAS20_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_BIAS20_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_BIAS20_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_BIAS10_MASK 0x00000003
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_BIAS10_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_BIAS10_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_LDO_CONFIG_CK_LDO_BIAS10_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RESET_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RESET_CONTROL 0x0000004c
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RESET_CONTROL_RESERVED_MASK 0xfffffffc
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RESET_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RESET_CONTROL_RESERVED_BITS 30
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RESET_CONTROL_RESERVED_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RESET_CONTROL_MEMC_CLOCK_DOMAIN_MASK 0x00000003
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RESET_CONTROL_MEMC_CLOCK_DOMAIN_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RESET_CONTROL_MEMC_CLOCK_DOMAIN_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RESET_CONTROL_MEMC_CLOCK_DOMAIN_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL 0x00000050
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_DDR_CLK1_PARK_ENABLE_MASK 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_DDR_CLK1_PARK_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_DDR_CLK1_PARK_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_DDR_CLK1_PARK_ENABLE_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_DDR_CLK1_PARK_MODE_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_DDR_CLK1_PARK_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_DDR_CLK1_PARK_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_DDR_CLK1_PARK_MODE_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_DDR_CLK_PARK_ENABLE_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_DDR_CLK_PARK_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_DDR_CLK_PARK_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_DDR_CLK_PARK_ENABLE_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_DDR_CLK_PARK_MODE_MASK 0x00000040
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_DDR_CLK_PARK_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_DDR_CLK_PARK_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_DDR_CLK_PARK_MODE_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_IDDQ_CLK1_MASK 0x00000020
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_IDDQ_CLK1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_IDDQ_CLK1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_IDDQ_CLK1_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_IDDQ_CLK_MASK 0x00000010
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_IDDQ_CLK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_IDDQ_CLK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_IDDQ_CLK_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_RXENB_CLK1_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_RXENB_CLK1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_RXENB_CLK1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_RXENB_CLK1_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_RXENB_CLK_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_RXENB_CLK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_RXENB_CLK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_RXENB_CLK_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_RESERVED_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_RESERVED_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_MODE_SSTL_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_MODE_SSTL_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_MODE_SSTL_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_STATIC_PAD_CTL_MODE_SSTL_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIBRATE */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIBRATE 0x00000054
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIBRATE_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIBRATE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIBRATE_RESERVED_BITS 24
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIBRATE_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIBRATE_RESERVED_FOR_ECO_MASK 0x000000fc
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIBRATE_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIBRATE_RESERVED_FOR_ECO_BITS 6
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIBRATE_RESERVED_FOR_ECO_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIBRATE_CALIB_FAST_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIBRATE_CALIB_FAST_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIBRATE_CALIB_FAST_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIBRATE_CALIB_FAST_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIBRATE_CALIB_ONCE_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIBRATE_CALIB_ONCE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIBRATE_CALIB_ONCE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIBRATE_CALIB_ONCE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1 */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1 0x00000058
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1_CALIB_TOTAL_STEPS_MASK 0x0003ff00
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1_CALIB_TOTAL_STEPS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1_CALIB_TOTAL_STEPS_BITS 10
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1_CALIB_TOTAL_STEPS_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1_RESERVED_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1_RESERVED_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1_RESERVED_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1_CALIB_LOCK_6B_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1_CALIB_LOCK_6B_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1_CALIB_LOCK_6B_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1_CALIB_LOCK_6B_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1_CALIB_LOCK_4B_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1_CALIB_LOCK_4B_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1_CALIB_LOCK_4B_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1_CALIB_LOCK_4B_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1_CALIB_LOCK_2B_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1_CALIB_LOCK_2B_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1_CALIB_LOCK_2B_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1_CALIB_LOCK_2B_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1_CALIB_IDLE_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1_CALIB_IDLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1_CALIB_IDLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS1_CALIB_IDLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS2 */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS2 0x0000005c
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS2_CALIB_4B_STEPS_MASK 0x003ff000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS2_CALIB_4B_STEPS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS2_CALIB_4B_STEPS_BITS 10
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS2_CALIB_4B_STEPS_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS2_RESERVED_MASK 0x00000c00
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS2_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS2_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS2_RESERVED_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS2_CALIB_2B_STEPS_MASK 0x000003ff
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS2_CALIB_2B_STEPS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS2_CALIB_2B_STEPS_BITS 10
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CALIB_STATUS2_CALIB_2B_STEPS_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CONTROL_DDR_CK */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CONTROL_DDR_CK 0x00000060
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CONTROL_DDR_CK_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CONTROL_DDR_CK_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CONTROL_DDR_CK_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CONTROL_DDR_CK_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CONTROL_DDR_CK_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CONTROL_DDR_CK_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CONTROL_DDR_CK_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CONTROL_DDR_CK_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CONTROL_DDR_CK_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CONTROL_DDR_CK_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CONTROL_DDR_CK_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CONTROL_DDR_CK_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CONTROL_DDR_CK_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CONTROL_DDR_CK_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CONTROL_DDR_CK_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VDL_CONTROL_DDR_CK_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL 0x00000064
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_RESERVED_MASK 0xfff00000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_RESERVED_BITS 12
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_RESERVED_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_PUP3_MASK 0x00080000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_PUP3_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_PUP3_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_PUP3_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_PUP2_MASK 0x00040000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_PUP2_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_PUP2_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_PUP2_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_PUP1_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_PUP1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_PUP1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_PUP1_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_PUP0_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_PUP0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_PUP0_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_PUP0_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_DAC1_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_DAC1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_DAC1_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_DAC1_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_DAC0_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_DAC0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_DAC0_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_VREF_DAC_CONTROL_DAC0_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL 0x00000068
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_ZQ_STATUS_MASK 0x00200000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_ZQ_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_ZQ_STATUS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_ZQ_STATUS_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_ZQ_RXENB_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_ZQ_RXENB_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_ZQ_RXENB_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_ZQ_RXENB_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_ZQ_IDDQ_MASK 0x00080000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_ZQ_IDDQ_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_ZQ_IDDQ_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_ZQ_IDDQ_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_ZQ_DRIVE_N_MASK 0x0007c000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_ZQ_DRIVE_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_ZQ_DRIVE_N_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_ZQ_DRIVE_N_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_ZQ_DRIVE_P_MASK 0x00003e00
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_ZQ_DRIVE_P_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_ZQ_DRIVE_P_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_ZQ_DRIVE_P_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_ZQ_MODE_SSTL_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_ZQ_MODE_SSTL_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_ZQ_MODE_SSTL_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_ZQ_MODE_SSTL_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_RESERVED_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL_RESERVED_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2 */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2 0x0000006c
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_RESERVED_MASK 0xffff8000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_RESERVED_BITS 17
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_RESERVED_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_CAL_RESET_MASK 0x00004000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_CAL_RESET_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_CAL_RESET_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_CAL_RESET_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_NSETTING_MASK 0x00003e00
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_NSETTING_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_NSETTING_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_NSETTING_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_PSETTING_MASK 0x000001f0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_PSETTING_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_PSETTING_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_PSETTING_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_CAL_OP_COMPLETE_N_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_CAL_OP_COMPLETE_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_CAL_OP_COMPLETE_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_CAL_OP_COMPLETE_N_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_CAL_OP_COMPLETE_P_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_CAL_OP_COMPLETE_P_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_CAL_OP_COMPLETE_P_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_CAL_OP_COMPLETE_P_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_CAL_START_N_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_CAL_START_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_CAL_START_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_CAL_START_N_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_CAL_START_P_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_CAL_START_P_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_CAL_START_P_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_ZQ_CAL2_ZQ_CAL_START_P_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL 0x00000070
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL_BUSY_MASK 0x00080000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL_BUSY_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL_TRIGGER_MASK 0x00040000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL_TRIGGER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL_TRIGGER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL_TRIGGER_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL_RESET_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL_RESET_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL_RESET_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL_RESET_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL_EN_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL_EN_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL_EN_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL_EN_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL_RESERVED_MASK 0x0000c000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL_RESERVED_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL_SEL_MASK 0x00003fff
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL_SEL_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL_SEL_BITS 14
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_CTL_SEL_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_STATUS 0x00000074
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_STATUS_CLK_COUNT_MASK 0xffffff00
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_STATUS_CLK_COUNT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_STATUS_CLK_COUNT_BITS 24
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_STATUS_CLK_COUNT_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_STATUS_RO_COUNT_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_STATUS_RO_COUNT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_STATUS_RO_COUNT_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RO_PROC_MON_STATUS_RO_COUNT_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL 0x00000078
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_RESERVED_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_ADDR_CTL_PD_IDLE_STRENGTH_MASK 0x3e000000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_ADDR_CTL_PD_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_ADDR_CTL_PD_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_ADDR_CTL_PD_IDLE_STRENGTH_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_ADDR_CTL_ND_IDLE_STRENGTH_MASK 0x01f00000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_ADDR_CTL_ND_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_ADDR_CTL_ND_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_ADDR_CTL_ND_IDLE_STRENGTH_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_ADDR_CTL_PD_TERM_STRENGTH_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_ADDR_CTL_PD_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_ADDR_CTL_PD_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_ADDR_CTL_PD_TERM_STRENGTH_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_P_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL 0x0000007c
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_RESERVED_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_ADDR_CTL_PD_IDLE_STRENGTH_MASK 0x3e000000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_ADDR_CTL_PD_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_ADDR_CTL_PD_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_ADDR_CTL_PD_IDLE_STRENGTH_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_ADDR_CTL_ND_IDLE_STRENGTH_MASK 0x01f00000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_ADDR_CTL_ND_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_ADDR_CTL_ND_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_ADDR_CTL_ND_IDLE_STRENGTH_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_ADDR_CTL_PD_TERM_STRENGTH_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_ADDR_CTL_PD_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_ADDR_CTL_PD_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_ADDR_CTL_PD_TERM_STRENGTH_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_CK_N_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_RESERVED_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_ADDR_CTL_PD_IDLE_STRENGTH_MASK 0x3e000000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_ADDR_CTL_PD_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_ADDR_CTL_PD_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_ADDR_CTL_PD_IDLE_STRENGTH_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_ADDR_CTL_ND_IDLE_STRENGTH_MASK 0x01f00000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_ADDR_CTL_ND_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_ADDR_CTL_ND_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_ADDR_CTL_ND_IDLE_STRENGTH_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_ADDR_CTL_PD_TERM_STRENGTH_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_ADDR_CTL_PD_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_ADDR_CTL_PD_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_ADDR_CTL_PD_TERM_STRENGTH_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_RST_N_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_AC_CYC_DLY */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_AC_CYC_DLY 0x00000084
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_AC_CYC_DLY_RESERVED_MASK 0xfffffffc
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_AC_CYC_DLY_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_AC_CYC_DLY_RESERVED_BITS 30
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_AC_CYC_DLY_RESERVED_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_AC_CYC_DLY_CYC_DLY_DDR_CK_MASK 0x00000003
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_AC_CYC_DLY_CYC_DLY_DDR_CK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_AC_CYC_DLY_CYC_DLY_DDR_CK_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_AC_CYC_DLY_CYC_DLY_DDR_CK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_BUSY_ERROR_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_BUSY_ERROR_STATUS 0x00000088
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_BUSY_ERROR_STATUS_ADDR_MASK 0x0000fff0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_BUSY_ERROR_STATUS_ADDR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_BUSY_ERROR_STATUS_ADDR_BITS 12
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_BUSY_ERROR_STATUS_ADDR_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_BUSY_ERROR_STATUS_RESERVED_MASK 0x0000000e
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_BUSY_ERROR_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_BUSY_ERROR_STATUS_RESERVED_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_BUSY_ERROR_STATUS_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_BUSY_ERROR_STATUS_ERROR_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_BUSY_ERROR_STATUS_ERROR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_BUSY_ERROR_STATUS_ERROR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_COMMON_REGS_BUSY_ERROR_STATUS_ERROR_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_IDLE_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_IDLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_IDLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_IDLE_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_DIB_MODE_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_DIB_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_DIB_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_DIB_MODE_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_RESERVED_MASK 0x3ffffff0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_RESERVED_BITS 26
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_RESERVED_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_RXENB_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_RXENB_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_RXENB_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_RXENB_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_IDDQ_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_IDDQ_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_IDDQ_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_IDDQ_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_DOUT_N_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_DOUT_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_DOUT_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_DOUT_N_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_DOUT_P_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_DOUT_P_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_DOUT_P_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_DOUT_P_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_ENABLE0 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_ENABLE0 0x00000204
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_ENABLE0_RESERVED_MASK 0xffe00000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_ENABLE0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_ENABLE0_RESERVED_BITS 11
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_ENABLE0_RESERVED_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_ENABLE0_IO_IDLE_ENABLE_MASK 0x001fffff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_ENABLE0_IO_IDLE_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_ENABLE0_IO_IDLE_ENABLE_BITS 21
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_ENABLE0_IO_IDLE_ENABLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_ENABLE1 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_ENABLE1 0x00000208
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_ENABLE1_RESERVED_MASK 0xffe00000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_ENABLE1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_ENABLE1_RESERVED_BITS 11
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_ENABLE1_RESERVED_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_ENABLE1_IO_IDLE_ENABLE_MASK 0x001fffff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_ENABLE1_IO_IDLE_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_ENABLE1_IO_IDLE_ENABLE_BITS 21
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_IDLE_PAD_ENABLE1_IO_IDLE_ENABLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL 0x0000020c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_RESERVED_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ADDR_CTL_PD_IDLE_STRENGTH_MASK 0x3e000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ADDR_CTL_PD_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ADDR_CTL_PD_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ADDR_CTL_PD_IDLE_STRENGTH_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ADDR_CTL_ND_IDLE_STRENGTH_MASK 0x01f00000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ADDR_CTL_ND_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ADDR_CTL_ND_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ADDR_CTL_ND_IDLE_STRENGTH_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ADDR_CTL_PD_TERM_STRENGTH_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ADDR_CTL_PD_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ADDR_CTL_PD_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ADDR_CTL_PD_TERM_STRENGTH_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T 0x00000210
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_RESERVED_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_PD_IDLE_STRENGTH_MASK 0x3e000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_PD_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_PD_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_PD_IDLE_STRENGTH_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_ND_IDLE_STRENGTH_MASK 0x01f00000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_ND_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_ND_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_ND_IDLE_STRENGTH_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_PD_TERM_STRENGTH_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_PD_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_PD_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_PD_TERM_STRENGTH_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_ND_TERM_STRENGTH_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_ND_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_ND_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_ND_TERM_STRENGTH_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_PD_STRENGTH_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_PD_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_PD_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_PD_STRENGTH_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_ND_STRENGTH_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_ND_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_ND_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_2T_ND_STRENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT 0x00000214
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_RESERVED_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_ADDR_CTL_PD_IDLE_STRENGTH_MASK 0x3e000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_ADDR_CTL_PD_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_ADDR_CTL_PD_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_ADDR_CTL_PD_IDLE_STRENGTH_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_ADDR_CTL_ND_IDLE_STRENGTH_MASK 0x01f00000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_ADDR_CTL_ND_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_ADDR_CTL_ND_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_ADDR_CTL_ND_IDLE_STRENGTH_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_ADDR_CTL_PD_TERM_STRENGTH_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_ADDR_CTL_PD_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_ADDR_CTL_PD_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_ADDR_CTL_PD_TERM_STRENGTH_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_ADDR_CTL_ND_TERM_STRENGTH_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_ADDR_CTL_ND_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_ADDR_CTL_ND_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_ADDR_CTL_ND_TERM_STRENGTH_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_ADDR_CTL_PD_STRENGTH_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_ADDR_CTL_PD_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_ADDR_CTL_PD_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_ADDR_CTL_PD_STRENGTH_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_ADDR_CTL_ND_STRENGTH_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_ADDR_CTL_ND_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_ADDR_CTL_ND_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_ALERT_ADDR_CTL_ND_STRENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT 0x00000218
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ALERT_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ALERT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ALERT_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ALERT_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ODT_1_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ODT_1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ODT_1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ODT_1_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ODT_0_MASK 0x20000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ODT_0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ODT_0_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ODT_0_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_CKE_1_MASK 0x10000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_CKE_1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_CKE_1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_CKE_1_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_CKE_0_MASK 0x08000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_CKE_0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_CKE_0_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_CKE_0_SHIFT 27
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_PAR_MASK 0x04000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_PAR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_PAR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_PAR_SHIFT 26
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_WE_N_MASK 0x02000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_WE_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_WE_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_WE_N_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_CAS_N_MASK 0x01000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_CAS_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_CAS_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_CAS_N_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_RAS_N_MASK 0x00800000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_RAS_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_RAS_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_RAS_N_SHIFT 23
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_RST_N_MASK 0x00400000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_RST_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_RST_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_RST_N_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_AUX_2_MASK 0x00200000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_AUX_2_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_AUX_2_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_AUX_2_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_AUX_1_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_AUX_1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_AUX_1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_AUX_1_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_AUX_0_MASK 0x00080000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_AUX_0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_AUX_0_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_AUX_0_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_BA_2_MASK 0x00040000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_BA_2_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_BA_2_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_BA_2_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_BA_1_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_BA_1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_BA_1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_BA_1_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_BA_0_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_BA_0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_BA_0_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_BA_0_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_15_MASK 0x00008000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_15_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_15_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_15_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_14_MASK 0x00004000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_14_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_14_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_14_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_13_MASK 0x00002000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_13_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_13_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_13_SHIFT 13
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_12_MASK 0x00001000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_12_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_12_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_12_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_11_MASK 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_11_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_11_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_11_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_10_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_10_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_10_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_10_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_9_MASK 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_9_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_9_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_9_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_8_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_8_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_8_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_8_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_7_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_7_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_7_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_7_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_6_MASK 0x00000040
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_6_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_6_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_6_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_5_MASK 0x00000020
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_5_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_5_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_5_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_4_MASK 0x00000010
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_4_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_4_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_4_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_3_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_3_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_3_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_3_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_2_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_2_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_2_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_2_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_1_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_1_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_0_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_0_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_SELECT_ADDR_0_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_CS_SELECT */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_CS_SELECT 0x0000021c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_CS_SELECT_RESERVED_MASK 0xfffffffc
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_CS_SELECT_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_CS_SELECT_RESERVED_BITS 30
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_CS_SELECT_RESERVED_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_CS_SELECT_CS1_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_CS_SELECT_CS1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_CS_SELECT_CS1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_CS_SELECT_CS1_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_CS_SELECT_CS0_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_CS_SELECT_CS0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_CS_SELECT_CS0_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRIVE_PAD_CTL_1T_2T_CS_SELECT_CS0_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL 0x00000220
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_AUTO_OEB_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_AUTO_OEB_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_AUTO_OEB_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_AUTO_OEB_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_RXENB_ALERT_N_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_RXENB_ALERT_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_RXENB_ALERT_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_RXENB_ALERT_N_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_CKE1_MASK 0x01000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_CKE1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_CKE1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_CKE1_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_ODT1_MASK 0x00400000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_ODT1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_ODT1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_ODT1_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_ALERT_N_MASK 0x00040000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_ALERT_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_ALERT_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_ALERT_N_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_RESERVED_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_RESERVED_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_RESERVED_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_ODT_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_ODT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_ODT_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_ODT_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_PAR_MASK 0x00008000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_PAR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_PAR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_PAR_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_BA_MASK 0x00004000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_BA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_BA_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_BA_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_AUX2_MASK 0x00002000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_AUX2_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_AUX2_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_AUX2_SHIFT 13
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_AUX1_MASK 0x00001000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_AUX1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_AUX1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_AUX1_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_AUX0_MASK 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_AUX0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_AUX0_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_AUX0_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_CS1_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_CS1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_CS1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_CS1_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A15_MASK 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A15_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A15_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A15_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A14_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A14_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A14_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A14_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A13_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A13_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A13_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A13_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A12_MASK 0x00000040
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A12_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A12_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A12_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A11_MASK 0x00000020
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A11_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A11_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A11_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A10_MASK 0x00000010
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A10_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A10_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A10_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A09_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A09_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A09_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A09_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_NVDIMM_RESP_SIG_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_NVDIMM_RESP_SIG_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_NVDIMM_RESP_SIG_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_NVDIMM_RESP_SIG_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_RXENB_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_RXENB_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_RXENB_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_RXENB_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_MODE_SSTL_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_MODE_SSTL_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_MODE_SSTL_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL_MODE_SSTL_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1 0x00000224
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_RESERVED_MASK 0xfffffe00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_RESERVED_BITS 23
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_RESERVED_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A08_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A08_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A08_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A08_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A07_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A07_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A07_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A07_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A06_MASK 0x00000040
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A06_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A06_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A06_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A05_MASK 0x00000020
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A05_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A05_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A05_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A04_MASK 0x00000010
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A04_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A04_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A04_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A03_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A03_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A03_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A03_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A02_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A02_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A02_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A02_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A01_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A01_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A01_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A01_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A00_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A00_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A00_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STATIC_PAD_CTL1_IDDQ_A00_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG 0x00000228
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_OCTAL_RANK_ENABLE_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_OCTAL_RANK_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_OCTAL_RANK_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_OCTAL_RANK_ENABLE_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_QUAD_RANK_ENABLE_MASK 0x20000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_QUAD_RANK_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_QUAD_RANK_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_QUAD_RANK_ENABLE_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_DUAL_RANK_ENABLE_MASK 0x10000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_DUAL_RANK_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_DUAL_RANK_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_DUAL_RANK_ENABLE_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_ECC_ENABLED_MASK 0x08000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_ECC_ENABLED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_ECC_ENABLED_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_ECC_ENABLED_SHIFT 27
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_SPLIT_DQ_BUS_MASK 0x04000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_SPLIT_DQ_BUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_SPLIT_DQ_BUS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_SPLIT_DQ_BUS_SHIFT 26
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_BUS16_MASK 0x02000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_BUS16_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_BUS16_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_BUS16_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_BUS8_MASK 0x01000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_BUS8_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_BUS8_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_BUS8_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_DDR5_TIMING_MODE_MASK 0x00080000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_DDR5_TIMING_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_DDR5_TIMING_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_DDR5_TIMING_MODE_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_HALF_CYCLE_CS_MASK 0x00040000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_HALF_CYCLE_CS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_HALF_CYCLE_CS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_HALF_CYCLE_CS_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_DRAM_CLK_RATIO_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_DRAM_CLK_RATIO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_DRAM_CLK_RATIO_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_DRAM_CLK_RATIO_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_DDR4_GEARDOWN_ENABLE_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_DDR4_GEARDOWN_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_DDR4_GEARDOWN_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_DDR4_GEARDOWN_ENABLE_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_ENABLE_CID_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_ENABLE_CID_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_ENABLE_CID_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_ENABLE_CID_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_DDR_2T_MODE_ENABLE_MASK 0x00000040
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_DDR_2T_MODE_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_DDR_2T_MODE_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_DDR_2T_MODE_ENABLE_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_CA_INVERSION_ENABLE_MASK 0x00000020
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_CA_INVERSION_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_CA_INVERSION_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_CA_INVERSION_ENABLE_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_CA_MIRRORING_ENABLE_MASK 0x00000010
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_CA_MIRRORING_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_CA_MIRRORING_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_CA_MIRRORING_ENABLE_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_DRAM_TYPE_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_DRAM_TYPE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_DRAM_TYPE_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_CONFIG_DRAM_TYPE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING2 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING2 0x0000022c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING2_TRTP_MASK 0xff000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING2_TRTP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING2_TRTP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING2_TRTP_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING2_TWR_MASK 0x00ff0000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING2_TWR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING2_TWR_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING2_TWR_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING2_TCWL_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING2_TCWL_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING2_TCWL_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING2_TCWL_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING2_TCAS_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING2_TCAS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING2_TCAS_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING2_TCAS_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING3 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING3 0x00000230
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING3_TCAL_MASK 0x0ff00000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING3_TCAL_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING3_TCAL_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING3_TCAL_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING3_RESERVED_MASK 0x000fffff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING3_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING3_RESERVED_BITS 20
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DRAM_TIMING3_RESERVED_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD00 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD00 0x00000234
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD00_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD00_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD00_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD00_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD00_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD00_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD00_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD00_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD00_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD00_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD00_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD00_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD00_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD00_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD00_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD00_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD01 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD01 0x00000238
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD01_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD01_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD01_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD01_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD01_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD01_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD01_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD01_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD01_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD01_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD01_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD01_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD01_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD01_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD01_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD01_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD02 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD02 0x0000023c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD02_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD02_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD02_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD02_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD02_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD02_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD02_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD02_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD02_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD02_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD02_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD02_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD02_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD02_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD02_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD02_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD03 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD03 0x00000240
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD03_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD03_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD03_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD03_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD03_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD03_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD03_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD03_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD03_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD03_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD03_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD03_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD03_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD03_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD03_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD03_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD04 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD04 0x00000244
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD04_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD04_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD04_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD04_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD04_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD04_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD04_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD04_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD04_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD04_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD04_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD04_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD04_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD04_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD04_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD04_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD05 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD05 0x00000248
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD05_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD05_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD05_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD05_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD05_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD05_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD05_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD05_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD05_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD05_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD05_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD05_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD05_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD05_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD05_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD05_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD06 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD06 0x0000024c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD06_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD06_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD06_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD06_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD06_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD06_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD06_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD06_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD06_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD06_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD06_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD06_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD06_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD06_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD06_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD06_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD07 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD07 0x00000250
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD07_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD07_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD07_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD07_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD07_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD07_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD07_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD07_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD07_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD07_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD07_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD07_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD07_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD07_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD07_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD07_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD08 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD08 0x00000254
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD08_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD08_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD08_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD08_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD08_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD08_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD08_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD08_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD08_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD08_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD08_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD08_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD08_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD08_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD08_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD08_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD09 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD09 0x00000258
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD09_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD09_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD09_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD09_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD09_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD09_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD09_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD09_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD09_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD09_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD09_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD09_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD09_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD09_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD09_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD09_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD10 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD10 0x0000025c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD10_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD10_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD10_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD10_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD10_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD10_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD10_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD10_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD10_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD10_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD10_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD10_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD10_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD10_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD10_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD10_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD11 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD11 0x00000260
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD11_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD11_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD11_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD11_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD11_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD11_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD11_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD11_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD11_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD11_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD11_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD11_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD11_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD11_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD11_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD11_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD12 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD12 0x00000264
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD12_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD12_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD12_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD12_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD12_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD12_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD12_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD12_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD12_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD12_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD12_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD12_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD12_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD12_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD12_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD12_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD13 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD13 0x00000268
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD13_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD13_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD13_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD13_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD13_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD13_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD13_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD13_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD13_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD13_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD13_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD13_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD13_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD13_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD13_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD13_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD14 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD14 0x0000026c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD14_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD14_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD14_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD14_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD14_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD14_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD14_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD14_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD14_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD14_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD14_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD14_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD14_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD14_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD14_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD14_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD15 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD15 0x00000270
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD15_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD15_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD15_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD15_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD15_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD15_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD15_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD15_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD15_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD15_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD15_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD15_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD15_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD15_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD15_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AD15_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA0 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA0 0x00000274
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA1 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA1 0x00000278
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA2 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA2 0x0000027c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA2_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA2_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA2_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA2_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA2_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA2_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA2_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA2_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA2_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA2_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA2_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA2_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA2_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA2_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA2_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_BA2_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUTO_OEB_EN */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUTO_OEB_EN 0x00000280
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUTO_OEB_EN_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUTO_OEB_EN_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUTO_OEB_EN_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUTO_OEB_EN_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUTO_OEB_EN_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUTO_OEB_EN_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUTO_OEB_EN_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUTO_OEB_EN_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUTO_OEB_EN_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUTO_OEB_EN_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUTO_OEB_EN_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUTO_OEB_EN_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUTO_OEB_EN_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUTO_OEB_EN_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUTO_OEB_EN_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUTO_OEB_EN_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS0 0x00000284
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS1 0x00000288
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX0 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX0 0x0000028c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX1 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX1 0x00000290
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX2 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX2 0x00000294
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX2_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX2_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX2_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX2_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX2_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX2_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX2_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX2_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX2_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX2_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX2_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX2_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX2_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX2_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX2_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_AUX2_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_PAR */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_PAR 0x00000298
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_PAR_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_PAR_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_PAR_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_PAR_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_PAR_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_PAR_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_PAR_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_PAR_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_PAR_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_PAR_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_PAR_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_PAR_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_PAR_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_PAR_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_PAR_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_PAR_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ALERT_N */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ALERT_N 0x0000029c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ALERT_N_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ALERT_N_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ALERT_N_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ALERT_N_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ALERT_N_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ALERT_N_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ALERT_N_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ALERT_N_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ALERT_N_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ALERT_N_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ALERT_N_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ALERT_N_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ALERT_N_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ALERT_N_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ALERT_N_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ALERT_N_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RAS_N */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RAS_N 0x000002a0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RAS_N_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RAS_N_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RAS_N_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RAS_N_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RAS_N_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RAS_N_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RAS_N_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RAS_N_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RAS_N_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RAS_N_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RAS_N_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RAS_N_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RAS_N_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RAS_N_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RAS_N_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RAS_N_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CAS_N */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CAS_N 0x000002a4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CAS_N_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CAS_N_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CAS_N_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CAS_N_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CAS_N_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CAS_N_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CAS_N_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CAS_N_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CAS_N_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CAS_N_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CAS_N_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CAS_N_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CAS_N_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CAS_N_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CAS_N_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CAS_N_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE 0x000002a8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE1 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE1 0x000002ac
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_CKE1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RST_N */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RST_N 0x000002b0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT 0x000002b4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT1 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT1 0x000002b8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_ODT1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_WE_N */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_WE_N 0x000002bc
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL 0x000002c0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_EN_GLITCH_FREE_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_EN_GLITCH_FREE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_EN_GLITCH_FREE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_EN_GLITCH_FREE_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_MODE_MASK 0x00003ff0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_MODE_BITS 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_MODE_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_RESERVED_MASK 0x0000000c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_RESERVED_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_DISABLE_INPUT_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_DISABLE_INPUT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_DISABLE_INPUT_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_DISABLE_INPUT_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_ENABLE_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_ENABLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1 0x000002c4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_RESERVED_MASK 0xff800000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_RESERVED_BITS 9
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_RESERVED_SHIFT 23
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_CMD_MASK 0x007ffc00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_CMD_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_CMD_BITS 13
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_CMD_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_ENABLE_MASK 0x000003ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_ENABLE_BITS 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_ENABLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_MASK */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_MASK 0x000002c8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_MASK_RESERVED_MASK 0xffffe000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_MASK_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_MASK_RESERVED_BITS 19
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_MASK_RESERVED_SHIFT 13
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_MASK_MASK_MASK 0x00001fff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_MASK_MASK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_MASK_MASK_BITS 13
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_MASK_MASK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2 0x000002cc
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_RESERVED_MASK 0xff800000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_RESERVED_BITS 9
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_RESERVED_SHIFT 23
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_CMD_MASK 0x007ffc00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_CMD_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_CMD_BITS 13
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_CMD_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_ENABLE_MASK 0x000003ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_ENABLE_BITS 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_ENABLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_MASK */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_MASK 0x000002d0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_MASK_RESERVED_MASK 0xffffe000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_MASK_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_MASK_RESERVED_BITS 19
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_MASK_RESERVED_SHIFT 13
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_MASK_MASK_MASK 0x00001fff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_MASK_MASK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_MASK_MASK_BITS 13
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_MASK_MASK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1 0x000002d4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_MCP_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_MCP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_MCP_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_MCP_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_CS_MASK 0x60000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_CS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_CS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_CS_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_RESERVED_MASK 0x18000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_RESERVED_SHIFT 27
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_AUX_MASK 0x07000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_AUX_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_AUX_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_AUX_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_ACT_MASK 0x00800000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_ACT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_ACT_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_ACT_SHIFT 23
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_WE_MASK 0x00400000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_WE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_WE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_WE_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_CAS_MASK 0x00200000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_CAS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_CAS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_CAS_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_RAS_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_RAS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_RAS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_RAS_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_BA_MASK 0x000f0000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_BA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_BA_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_BA_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_AD_MASK 0x0000ffff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_AD_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_AD_BITS 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG1_AD_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG1 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG1 0x000002d8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG1_MCP_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG1_MCP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG1_MCP_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG1_MCP_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG1_RESERVED_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG1_RESERVED_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG1_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG1_CS_MASK 0x30000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG1_CS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG1_CS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG1_CS_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG1_CA_B_MASK 0x0fffc000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG1_CA_B_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG1_CA_B_BITS 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG1_CA_B_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG1_CA_A_MASK 0x00003fff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG1_CA_A_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG1_CA_A_BITS 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG1_CA_A_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG1 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG1 0x000002dc
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG1_CID_MASK 0x00001c00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG1_CID_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG1_CID_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG1_CID_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG1_REPLAY_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG1_REPLAY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG1_REPLAY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG1_REPLAY_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG1_MPRP1_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG1_MPRP1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG1_MPRP1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG1_MPRP1_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG1_RESERVED_MASK 0x0000007e
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG1_RESERVED_BITS 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG1_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG1_AD16_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG1_AD16_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG1_AD16_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG1_AD16_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2 0x000002e0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_MCP_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_MCP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_MCP_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_MCP_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_CS_MASK 0x60000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_CS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_CS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_CS_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_RESERVED_MASK 0x18000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_RESERVED_SHIFT 27
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_AUX_MASK 0x07000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_AUX_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_AUX_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_AUX_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_ACT_MASK 0x00800000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_ACT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_ACT_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_ACT_SHIFT 23
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_WE_MASK 0x00400000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_WE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_WE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_WE_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_CAS_MASK 0x00200000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_CAS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_CAS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_CAS_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_RAS_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_RAS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_RAS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_RAS_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_BA_MASK 0x000f0000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_BA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_BA_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_BA_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_AD_MASK 0x0000ffff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_AD_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_AD_BITS 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG2_AD_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG2 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG2 0x000002e4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG2_MCP_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG2_MCP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG2_MCP_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG2_MCP_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG2_RESERVED_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG2_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG2_RESERVED_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG2_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG2_CS_MASK 0x30000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG2_CS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG2_CS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG2_CS_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG2_CA_B_MASK 0x0fffc000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG2_CA_B_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG2_CA_B_BITS 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG2_CA_B_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG2_CA_A_MASK 0x00003fff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG2_CA_A_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG2_CA_A_BITS 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG2_CA_A_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG2 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG2 0x000002e8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG2_CID_MASK 0x00001c00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG2_CID_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG2_CID_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG2_CID_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG2_REPLAY_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG2_REPLAY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG2_REPLAY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG2_REPLAY_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG2_MPRP1_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG2_MPRP1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG2_MPRP1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG2_MPRP1_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG2_RESERVED_MASK 0x0000007e
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG2_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG2_RESERVED_BITS 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG2_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG2_AD16_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG2_AD16_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG2_AD16_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG2_AD16_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3 0x000002ec
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_MCP_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_MCP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_MCP_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_MCP_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_CS_MASK 0x60000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_CS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_CS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_CS_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_RESERVED_MASK 0x18000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_RESERVED_SHIFT 27
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_AUX_MASK 0x07000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_AUX_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_AUX_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_AUX_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_ACT_MASK 0x00800000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_ACT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_ACT_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_ACT_SHIFT 23
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_WE_MASK 0x00400000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_WE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_WE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_WE_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_CAS_MASK 0x00200000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_CAS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_CAS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_CAS_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_RAS_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_RAS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_RAS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_RAS_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_BA_MASK 0x000f0000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_BA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_BA_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_BA_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_AD_MASK 0x0000ffff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_AD_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_AD_BITS 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG3_AD_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG3 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG3 0x000002f0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG3_MCP_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG3_MCP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG3_MCP_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG3_MCP_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG3_RESERVED_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG3_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG3_RESERVED_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG3_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG3_CS_MASK 0x30000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG3_CS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG3_CS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG3_CS_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG3_CA_B_MASK 0x0fffc000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG3_CA_B_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG3_CA_B_BITS 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG3_CA_B_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG3_CA_A_MASK 0x00003fff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG3_CA_A_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG3_CA_A_BITS 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG3_CA_A_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG3 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG3 0x000002f4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG3_CID_MASK 0x00001c00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG3_CID_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG3_CID_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG3_CID_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG3_REPLAY_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG3_REPLAY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG3_REPLAY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG3_REPLAY_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG3_MPRP1_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG3_MPRP1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG3_MPRP1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG3_MPRP1_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG3_RESERVED_MASK 0x0000007e
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG3_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG3_RESERVED_BITS 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG3_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG3_AD16_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG3_AD16_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG3_AD16_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG3_AD16_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4 0x000002f8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_MCP_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_MCP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_MCP_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_MCP_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_CS_MASK 0x60000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_CS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_CS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_CS_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_RESERVED_MASK 0x18000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_RESERVED_SHIFT 27
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_AUX_MASK 0x07000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_AUX_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_AUX_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_AUX_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_ACT_MASK 0x00800000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_ACT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_ACT_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_ACT_SHIFT 23
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_WE_MASK 0x00400000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_WE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_WE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_WE_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_CAS_MASK 0x00200000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_CAS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_CAS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_CAS_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_RAS_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_RAS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_RAS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_RAS_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_BA_MASK 0x000f0000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_BA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_BA_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_BA_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_AD_MASK 0x0000ffff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_AD_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_AD_BITS 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG4_AD_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG4 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG4 0x000002fc
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG4_MCP_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG4_MCP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG4_MCP_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG4_MCP_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG4_RESERVED_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG4_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG4_RESERVED_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG4_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG4_CS_MASK 0x30000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG4_CS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG4_CS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG4_CS_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG4_CA_B_MASK 0x0fffc000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG4_CA_B_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG4_CA_B_BITS 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG4_CA_B_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG4_CA_A_MASK 0x00003fff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG4_CA_A_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG4_CA_A_BITS 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG4_CA_A_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG4 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG4 0x00000300
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG4_CID_MASK 0x00001c00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG4_CID_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG4_CID_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG4_CID_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG4_REPLAY_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG4_REPLAY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG4_REPLAY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG4_REPLAY_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG4_MPRP1_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG4_MPRP1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG4_MPRP1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG4_MPRP1_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG4_RESERVED_MASK 0x0000007e
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG4_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG4_RESERVED_BITS 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG4_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG4_AD16_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG4_AD16_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG4_AD16_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_AUX_REG4_AD16_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_STATUS 0x00000304
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_STATUS_RESERVED_MASK 0xfffffffc
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_STATUS_RESERVED_BITS 30
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_STATUS_RESERVED_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_STATUS_CMDS_SENT_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_STATUS_CMDS_SENT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_STATUS_CMDS_SENT_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_STATUS_CMDS_SENT_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_STATUS_BUSY_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_STATUS_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_STATUS_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_STATUS_BUSY_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0 0x00000308
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0_DDR5_CHAN_MASK 0x02000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0_DDR5_CHAN_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0_DDR5_CHAN_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0_DDR5_CHAN_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0_RESERVED_MASK 0x01f80000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0_RESERVED_BITS 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0_RESERVED_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0_CS1_MASK 0x00040000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0_CS1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0_CS1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0_CS1_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0_CS0_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0_CS0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0_CS0_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0_CS0_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0_VALID_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0_VALID_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0_VALID_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0_VALID_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0_AD_MASK 0x0000ffff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0_AD_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0_AD_BITS 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG0_AD_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1 0x0000030c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1_DDR5_CHAN_MASK 0x02000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1_DDR5_CHAN_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1_DDR5_CHAN_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1_DDR5_CHAN_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1_RESERVED_MASK 0x01f80000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1_RESERVED_BITS 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1_RESERVED_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1_CS1_MASK 0x00040000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1_CS1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1_CS1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1_CS1_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1_CS0_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1_CS0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1_CS0_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1_CS0_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1_VALID_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1_VALID_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1_VALID_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1_VALID_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1_AD_MASK 0x0000ffff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1_AD_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1_AD_BITS 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG1_AD_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2 0x00000310
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2_DDR5_CHAN_MASK 0x02000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2_DDR5_CHAN_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2_DDR5_CHAN_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2_DDR5_CHAN_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2_RESERVED_MASK 0x01f80000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2_RESERVED_BITS 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2_RESERVED_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2_CS1_MASK 0x00040000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2_CS1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2_CS1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2_CS1_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2_CS0_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2_CS0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2_CS0_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2_CS0_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2_VALID_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2_VALID_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2_VALID_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2_VALID_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2_AD_MASK 0x0000ffff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2_AD_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2_AD_BITS 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG2_AD_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3 0x00000314
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3_DDR5_CHAN_MASK 0x02000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3_DDR5_CHAN_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3_DDR5_CHAN_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3_DDR5_CHAN_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3_RESERVED_MASK 0x01f80000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3_RESERVED_BITS 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3_RESERVED_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3_CS1_MASK 0x00040000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3_CS1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3_CS1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3_CS1_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3_CS0_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3_CS0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3_CS0_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3_CS0_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3_VALID_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3_VALID_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3_VALID_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3_VALID_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3_AD_MASK 0x0000ffff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3_AD_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3_AD_BITS 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG3_AD_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4 0x00000318
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4_DDR5_CHAN_MASK 0x02000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4_DDR5_CHAN_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4_DDR5_CHAN_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4_DDR5_CHAN_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4_RESERVED_MASK 0x01f80000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4_RESERVED_BITS 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4_RESERVED_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4_CS1_MASK 0x00040000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4_CS1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4_CS1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4_CS1_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4_CS0_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4_CS0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4_CS0_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4_CS0_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4_VALID_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4_VALID_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4_VALID_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4_VALID_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4_AD_MASK 0x0000ffff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4_AD_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4_AD_BITS 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG4_AD_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5 0x0000031c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5_DDR5_CHAN_MASK 0x02000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5_DDR5_CHAN_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5_DDR5_CHAN_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5_DDR5_CHAN_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5_RESERVED_MASK 0x01f80000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5_RESERVED_BITS 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5_RESERVED_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5_CS1_MASK 0x00040000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5_CS1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5_CS1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5_CS1_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5_CS0_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5_CS0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5_CS0_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5_CS0_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5_VALID_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5_VALID_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5_VALID_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5_VALID_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5_AD_MASK 0x0000ffff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5_AD_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5_AD_BITS 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG5_AD_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6 0x00000320
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6_DDR5_CHAN_MASK 0x02000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6_DDR5_CHAN_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6_DDR5_CHAN_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6_DDR5_CHAN_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6_RESERVED_MASK 0x01f80000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6_RESERVED_BITS 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6_RESERVED_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6_CS1_MASK 0x00040000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6_CS1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6_CS1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6_CS1_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6_CS0_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6_CS0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6_CS0_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6_CS0_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6_VALID_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6_VALID_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6_VALID_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6_VALID_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6_AD_MASK 0x0000ffff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6_AD_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6_AD_BITS 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG6_AD_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7 0x00000324
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7_DDR5_CHAN_MASK 0x02000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7_DDR5_CHAN_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7_DDR5_CHAN_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7_DDR5_CHAN_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7_RESERVED_MASK 0x01f80000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7_RESERVED_BITS 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7_RESERVED_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7_CS1_MASK 0x00040000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7_CS1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7_CS1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7_CS1_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7_CS0_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7_CS0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7_CS0_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7_CS0_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7_VALID_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7_VALID_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7_VALID_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7_VALID_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7_AD_MASK 0x0000ffff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7_AD_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7_AD_BITS 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_MODE_REG7_AD_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_CLEAR */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_CLEAR 0x00000328
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_CLEAR_RESERVED_MASK 0xfffffffe
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_CLEAR_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_CLEAR_RESERVED_BITS 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_CLEAR_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_CLEAR_CLEAR_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_CLEAR_CLEAR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_CLEAR_CLEAR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_CLEAR_CLEAR_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_STATUS 0x0000032c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_STATUS_STATE_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_STATUS_STATE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_STATUS_STATE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_STATUS_STATE_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_STATUS_RESERVED_MASK 0x000000fe
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_STATUS_RESERVED_BITS 7
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_STATUS_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_STATUS_ALERT_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_STATUS_ALERT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_STATUS_ALERT_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_STATUS_ALERT_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_DFI */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_DFI 0x00000330
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_DFI_RESERVED_MASK 0xfffffffe
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_DFI_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_DFI_RESERVED_BITS 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_DFI_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_DFI_MASK_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_DFI_MASK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_DFI_MASK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ALERT_DFI_MASK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL 0x00000334
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_COUNT_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_COUNT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_COUNT_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_COUNT_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_RESERVED_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_RESERVED_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_RESERVED_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_WL_MODE_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_WL_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_WL_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_WL_MODE_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_SAMPLE_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_SAMPLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_SAMPLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_SAMPLE_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_SAMPLEX3_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_SAMPLEX3_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_SAMPLEX3_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_SAMPLEX3_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_ENABLE_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_ENABLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS 0x00000338
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_STATUS_MASK 0x00001ff0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_STATUS_BITS 9
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_STATUS_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_RESERVED_MASK 0x0000000e
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_RESERVED_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_VALID_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_VALID_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_VALID_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_VALID_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL 0x0000033c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_TEST_CYCLE_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_TEST_CYCLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_TEST_CYCLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_TEST_CYCLE_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_SELECT_MASK 0x0000f000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_SELECT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_SELECT_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_SELECT_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_RESERVED_MASK 0x00000fc0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_RESERVED_BITS 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_CS_N_MASK 0x00000030
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_CS_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_CS_N_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_CS_N_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_UNUSED13_MASK 0x0000000c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_UNUSED13_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_UNUSED13_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_UNUSED13_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_DQS_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_DQS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_DQS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_DQS_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_ENABLE_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_CONTROL_ENABLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS 0x00000340
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_DATA_MASK 0x00ff0000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_DATA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_DATA_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_DATA_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL8_STATUS_MASK 0x00001000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL8_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL8_STATUS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL8_STATUS_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL7_STATUS_MASK 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL7_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL7_STATUS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL7_STATUS_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL6_STATUS_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL6_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL6_STATUS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL6_STATUS_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL5_STATUS_MASK 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL5_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL5_STATUS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL5_STATUS_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL4_STATUS_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL4_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL4_STATUS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL4_STATUS_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL3_STATUS_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL3_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL3_STATUS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL3_STATUS_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL2_STATUS_MASK 0x00000040
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL2_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL2_STATUS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL2_STATUS_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL1_STATUS_MASK 0x00000020
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL1_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL1_STATUS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL1_STATUS_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL0_STATUS_MASK 0x00000010
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL0_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL0_STATUS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_BL0_STATUS_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_RESERVED_MASK 0x0000000e
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_RESERVED_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_VALID_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_VALID_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_VALID_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_READ_ENABLE_STATUS_VALID_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL 0x00000344
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_RESERVED_MASK 0xffffc000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_RESERVED_BITS 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_RESERVED_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CS1_IDLE_MASK 0x00002000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CS1_IDLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CS1_IDLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CS1_IDLE_SHIFT 13
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CKE1_IDLE_MASK 0x00001000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CKE1_IDLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CKE1_IDLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CKE1_IDLE_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_RESERVED_FOR_ECO_MASK 0x00000f00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_RESERVED_FOR_ECO_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_RESERVED_FOR_ECO_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_MAX_NOISE_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_MAX_NOISE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_MAX_NOISE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_MAX_NOISE_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_LOW_NOISE_MASK 0x00000040
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_LOW_NOISE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_LOW_NOISE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_LOW_NOISE_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_LOW_VTT_MASK 0x00000020
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_LOW_VTT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_LOW_VTT_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_LOW_VTT_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_HIGH_VTT_MASK 0x00000010
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_HIGH_VTT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_HIGH_VTT_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_HIGH_VTT_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ERROR_RESET_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ERROR_RESET_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ERROR_RESET_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ERROR_RESET_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CTL_IDLE_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CTL_IDLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CTL_IDLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CTL_IDLE_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CS_IDLE_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CS_IDLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CS_IDLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CS_IDLE_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CKE_IDLE_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CKE_IDLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CKE_IDLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CKE_IDLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS 0x00000348
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_RESERVED_MASK 0xfff80000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_RESERVED_BITS 13
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_RESERVED_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_ERROR_MASK 0x0007fff8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_ERROR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_ERROR_BITS 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_ERROR_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_ERROR_LOW_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_ERROR_LOW_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_ERROR_LOW_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_ERROR_LOW_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_ERROR_HIGH_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_ERROR_HIGH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_ERROR_HIGH_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_ERROR_HIGH_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_READY_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_READY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_READY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_READY_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS 0x0000034c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS_MASK_MASK 0xffffffff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS_MASK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS_MASK_BITS 32
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS_MASK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS1 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS1 0x00000350
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS1_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS1_RESERVED_BITS 24
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS1_MASK_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS1_MASK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS1_MASK_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS1_MASK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE 0x00000354
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE_MASK_MASK 0xffffffff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE_MASK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE_MASK_BITS 32
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE_MASK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE1 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE1 0x00000358
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE1_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE1_RESERVED_BITS 24
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE1_MASK_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE1_MASK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE1_MASK_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE1_MASK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL 0x0000035c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_RESERVED_MASK 0xffffffc0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_RESERVED_BITS 26
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_PHY_STANDBY_MASK 0x00000020
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_PHY_STANDBY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_PHY_STANDBY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_PHY_STANDBY_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_FORCE_CKE_RST_N_MASK 0x00000010
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_FORCE_CKE_RST_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_FORCE_CKE_RST_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_FORCE_CKE_RST_N_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_RST_N_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_RST_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_RST_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_RST_N_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_CKE1_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_CKE1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_CKE1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_CKE1_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_CKE_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_CKE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_CKE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_CKE_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_BIT_PIPE_RESET_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_BIT_PIPE_RESET_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_BIT_PIPE_RESET_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_STANDBY_CONTROL_BIT_PIPE_RESET_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE 0x00000360
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_RESERVED_MASK 0xfffffe00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_RESERVED_BITS 23
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_RESERVED_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_BL_MASK 0x000001ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_BL_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_BL_BITS 9
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_BL_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DFI_CNTRL */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DFI_CNTRL 0x00000364
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DFI_CNTRL_SELF_REFRESH_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DFI_CNTRL_SELF_REFRESH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DFI_CNTRL_SELF_REFRESH_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DFI_CNTRL_SELF_REFRESH_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DFI_CNTRL_RESERVED_MASK 0x000000f8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DFI_CNTRL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DFI_CNTRL_RESERVED_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DFI_CNTRL_RESERVED_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DFI_CNTRL_ACK_ENABLE_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DFI_CNTRL_ACK_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DFI_CNTRL_ACK_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DFI_CNTRL_ACK_ENABLE_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DFI_CNTRL_ACK_STATUS_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DFI_CNTRL_ACK_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DFI_CNTRL_ACK_STATUS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DFI_CNTRL_ACK_STATUS_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DFI_CNTRL_ASSERT_REQ_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DFI_CNTRL_ASSERT_REQ_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DFI_CNTRL_ASSERT_REQ_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DFI_CNTRL_ASSERT_REQ_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL 0x00000368
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL_RESERVED_MASK 0xffffe000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL_RESERVED_BITS 19
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL_RESERVED_SHIFT 13
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL_ODT_FORCE_VALUE_MASK 0x00001000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL_ODT_FORCE_VALUE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL_ODT_FORCE_VALUE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL_ODT_FORCE_VALUE_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL_ODT_FORCE_MASK 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL_ODT_FORCE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL_ODT_FORCE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL_ODT_FORCE_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL_ODT_ENABLE_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL_ODT_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL_ODT_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL_ODT_ENABLE_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL_ODT_LENGTH_MASK 0x000003c0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL_ODT_LENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL_ODT_LENGTH_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL_ODT_LENGTH_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL_ODT_DELAY_MASK 0x0000003f
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL_ODT_DELAY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL_ODT_DELAY_BITS 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT_CNTRL_ODT_DELAY_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL 0x0000036c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL_RESERVED_MASK 0xffffe000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL_RESERVED_BITS 19
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL_RESERVED_SHIFT 13
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL_ODT_FORCE_VALUE_MASK 0x00001000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL_ODT_FORCE_VALUE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL_ODT_FORCE_VALUE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL_ODT_FORCE_VALUE_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL_ODT_FORCE_MASK 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL_ODT_FORCE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL_ODT_FORCE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL_ODT_FORCE_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL_ODT_ENABLE_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL_ODT_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL_ODT_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL_ODT_ENABLE_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL_ODT_LENGTH_MASK 0x000003c0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL_ODT_LENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL_ODT_LENGTH_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL_ODT_LENGTH_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL_ODT_DELAY_MASK 0x0000003f
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL_ODT_DELAY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL_ODT_DELAY_BITS 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_WRITE_ODT1_CNTRL_ODT_DELAY_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL 0x00000370
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL_PAR_ERROR_MASK 0xf0000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL_PAR_ERROR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL_PAR_ERROR_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL_PAR_ERROR_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL_RESERVED_MASK 0x0e000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL_RESERVED_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL_RESERVED_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL_AUX_MASK_MASK 0x01c00000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL_AUX_MASK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL_AUX_MASK_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL_AUX_MASK_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL_BG_BA_MASK_MASK 0x003c0000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL_BG_BA_MASK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL_BG_BA_MASK_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL_BG_BA_MASK_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL_AD_MASK_MASK 0x0003fffe
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL_AD_MASK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL_AD_MASK_BITS 17
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL_AD_MASK_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL_PAR_ENABLE_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL_PAR_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL_PAR_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PAR_CNTRL_PAR_ENABLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1 0x00000374
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD15_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD15_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD15_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD15_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD14_MASK 0x30000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD14_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD14_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD14_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD13_MASK 0x0c000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD13_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD13_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD13_SHIFT 26
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD12_MASK 0x03000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD12_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD12_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD12_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD11_MASK 0x00c00000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD11_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD11_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD11_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD10_MASK 0x00300000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD10_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD10_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD10_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD09_MASK 0x000c0000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD09_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD09_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD09_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD08_MASK 0x00030000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD08_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD08_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD08_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD07_MASK 0x0000c000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD07_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD07_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD07_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD06_MASK 0x00003000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD06_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD06_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD06_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD05_MASK 0x00000c00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD05_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD05_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD05_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD04_MASK 0x00000300
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD04_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD04_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD04_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD03_MASK 0x000000c0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD03_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD03_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD03_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD02_MASK 0x00000030
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD02_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD02_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD02_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD01_MASK 0x0000000c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD01_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD01_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD01_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD00_MASK 0x00000003
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD00_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD00_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY1_CYC_DLY_AD00_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2 0x00000378
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_RESERVED_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_WE_N_MASK 0x30000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_WE_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_WE_N_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_WE_N_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_ODT_MASK 0x0c000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_ODT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_ODT_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_ODT_SHIFT 26
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_RST_N_MASK 0x03000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_RST_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_RST_N_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_RST_N_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_CKE_MASK 0x00c00000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_CKE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_CKE_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_CKE_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_CAS_N_MASK 0x00300000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_CAS_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_CAS_N_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_CAS_N_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_RAS_N_MASK 0x000c0000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_RAS_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_RAS_N_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_RAS_N_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_PAR_MASK 0x00030000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_PAR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_PAR_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_PAR_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_CS1_MASK 0x0000c000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_CS1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_CS1_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_CS1_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_CS0_MASK 0x00003000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_CS0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_CS0_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_CS0_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_AUX2_MASK 0x00000c00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_AUX2_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_AUX2_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_AUX2_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_AUX1_MASK 0x00000300
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_AUX1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_AUX1_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_AUX1_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_AUX0_MASK 0x000000c0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_AUX0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_AUX0_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_AUX0_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_BA2_MASK 0x00000030
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_BA2_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_BA2_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_BA2_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_BA1_MASK 0x0000000c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_BA1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_BA1_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_BA1_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_BA0_MASK 0x00000003
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_BA0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_BA0_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY2_CYC_DLY_BA0_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3 0x0000037c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3_CYC_DLY_AUTO_OEB_EN_MASK 0x00300000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3_CYC_DLY_AUTO_OEB_EN_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3_CYC_DLY_AUTO_OEB_EN_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3_CYC_DLY_AUTO_OEB_EN_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3_CMD_CYC_DLY_PAR_MASK 0x000c0000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3_CMD_CYC_DLY_PAR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3_CMD_CYC_DLY_PAR_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3_CMD_CYC_DLY_PAR_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3_RESERVED_MASK 0x0003ffc0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3_RESERVED_BITS 12
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3_CYC_DLY_ODT1_MASK 0x00000030
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3_CYC_DLY_ODT1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3_CYC_DLY_ODT1_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3_CYC_DLY_ODT1_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3_CYC_DLY_CKE1_MASK 0x0000000c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3_CYC_DLY_CKE1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3_CYC_DLY_CKE1_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3_CYC_DLY_CKE1_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3_CYC_DLY_DDR_ALERT_N_MASK 0x00000003
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3_CYC_DLY_DDR_ALERT_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3_CYC_DLY_DDR_ALERT_N_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_CYC_DLY3_CYC_DLY_DDR_ALERT_N_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_BIT_CELL_DDR_CLK_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_BIT_CELL_DDR_CLK_CONTROL 0x00000380
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_BIT_CELL_DDR_CLK_CONTROL_GATE_ENABLE_MASK 0xffffffff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_BIT_CELL_DDR_CLK_CONTROL_GATE_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_BIT_CELL_DDR_CLK_CONTROL_GATE_ENABLE_BITS 32
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_BIT_CELL_DDR_CLK_CONTROL_GATE_ENABLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_BIT_CELL_DDR_CLK_CONTROL2 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_BIT_CELL_DDR_CLK_CONTROL2 0x00000384
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_BIT_CELL_DDR_CLK_CONTROL2_RESERVED_MASK 0xfffffe00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_BIT_CELL_DDR_CLK_CONTROL2_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_BIT_CELL_DDR_CLK_CONTROL2_RESERVED_BITS 23
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_BIT_CELL_DDR_CLK_CONTROL2_RESERVED_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_BIT_CELL_DDR_CLK_CONTROL2_GATE_ENABLE_MASK 0x000001ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_BIT_CELL_DDR_CLK_CONTROL2_GATE_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_BIT_CELL_DDR_CLK_CONTROL2_GATE_ENABLE_BITS 9
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_BIT_CELL_DDR_CLK_CONTROL2_GATE_ENABLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT 0x00000388
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_RESERVED_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_RESERVED_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_RESERVED_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_ODT_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_ODT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_ODT_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_ODT_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_RST_MASK 0x20000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_RST_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_RST_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_RST_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_PAR_MASK 0x10000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_PAR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_PAR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_PAR_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_CKE_MASK 0x08000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_CKE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_CKE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_CKE_SHIFT 27
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_CS_MASK 0x06000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_CS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_CS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_CS_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_AUX_MASK 0x01c00000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_AUX_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_AUX_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_AUX_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_WE_MASK 0x00200000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_WE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_WE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_WE_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_CAS_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_CAS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_CAS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_CAS_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_RAS_MASK 0x00080000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_RAS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_RAS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_RAS_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_BA_MASK 0x00070000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_BA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_BA_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_BA_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_AD_MASK 0x0000ffff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_AD_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_AD_BITS 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT_AD_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT2 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT2 0x0000038c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT2_CID_MASK 0x00000e00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT2_CID_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT2_CID_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT2_CID_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT2_ODT1_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT2_ODT1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT2_ODT1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT2_ODT1_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT2_CKE1_MASK 0x00000040
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT2_CKE1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT2_CKE1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT2_CKE1_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT2_RESERVED_MASK 0x0000003f
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT2_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT2_RESERVED_BITS 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_DEFAULT2_RESERVED_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_AC_DEFAULT */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_AC_DEFAULT 0x00000390
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_AC_DEFAULT_RESERVED_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_AC_DEFAULT_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_AC_DEFAULT_RESERVED_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_AC_DEFAULT_RESERVED_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_AC_DEFAULT_RST_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_AC_DEFAULT_RST_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_AC_DEFAULT_RST_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_AC_DEFAULT_RST_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_AC_DEFAULT_CS_MASK 0x30000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_AC_DEFAULT_CS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_AC_DEFAULT_CS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_AC_DEFAULT_CS_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_AC_DEFAULT_AD_B_MASK 0x0fffc000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_AC_DEFAULT_AD_B_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_AC_DEFAULT_AD_B_BITS 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_AC_DEFAULT_AD_B_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_AC_DEFAULT_AD_A_MASK 0x00003fff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_AC_DEFAULT_AD_A_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_AC_DEFAULT_AD_A_BITS 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_AC_DEFAULT_AD_A_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK 0x00000394
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_ALERT_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_ALERT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_ALERT_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_ALERT_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_ODT_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_ODT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_ODT_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_ODT_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_RST_MASK 0x20000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_RST_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_RST_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_RST_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_PAR_MASK 0x10000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_PAR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_PAR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_PAR_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_CKE_MASK 0x08000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_CKE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_CKE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_CKE_SHIFT 27
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_CS_MASK 0x06000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_CS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_CS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_CS_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_AUX_MASK 0x01c00000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_AUX_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_AUX_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_AUX_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_WE_MASK 0x00200000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_WE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_WE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_WE_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_CAS_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_CAS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_CAS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_CAS_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_RAS_MASK 0x00080000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_RAS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_RAS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_RAS_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_BA_MASK 0x00070000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_BA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_BA_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_BA_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_AD_MASK 0x0000ffff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_AD_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_AD_BITS 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK_AD_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK2 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK2 0x00000398
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK2_ODT1_MASK 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK2_ODT1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK2_ODT1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK2_ODT1_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK2_CKE1_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK2_CKE1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK2_CKE1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK2_CKE1_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK2_RESERVED_MASK 0x000000fe
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK2_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK2_RESERVED_BITS 7
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK2_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK2_CK_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK2_CK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK2_CK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_READBACK2_CK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_SPARE_REG */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_SPARE_REG 0x0000039c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_SPARE_REG_RESERVED_FOR_ECO_MASK 0xffffffff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_SPARE_REG_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_SPARE_REG_RESERVED_FOR_ECO_BITS 32
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_AC_SPARE_REG_RESERVED_FOR_ECO_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_LEAKAGE_TEST */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_LEAKAGE_TEST 0x000003a0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_LEAKAGE_TEST_RESERVED_MASK 0xfffff800
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_LEAKAGE_TEST_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_LEAKAGE_TEST_RESERVED_BITS 21
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_LEAKAGE_TEST_RESERVED_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_LEAKAGE_TEST_TEST_CK_N_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_LEAKAGE_TEST_TEST_CK_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_LEAKAGE_TEST_TEST_CK_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_LEAKAGE_TEST_TEST_CK_N_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_LEAKAGE_TEST_DRIVE_HI_MASK 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_LEAKAGE_TEST_DRIVE_HI_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_LEAKAGE_TEST_DRIVE_HI_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_LEAKAGE_TEST_DRIVE_HI_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_LEAKAGE_TEST_DELAY_MASK 0x000001fe
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_LEAKAGE_TEST_DELAY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_LEAKAGE_TEST_DELAY_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_LEAKAGE_TEST_DELAY_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_LEAKAGE_TEST_TEST_EN_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_LEAKAGE_TEST_TEST_EN_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_LEAKAGE_TEST_TEST_EN_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_LEAKAGE_TEST_TEST_EN_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_BUSY_ERROR_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_BUSY_ERROR_STATUS 0x000003a4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_BUSY_ERROR_STATUS_ADDR_MASK 0x0000fff0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_BUSY_ERROR_STATUS_ADDR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_BUSY_ERROR_STATUS_ADDR_BITS 12
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_BUSY_ERROR_STATUS_ADDR_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_BUSY_ERROR_STATUS_RESERVED_MASK 0x0000000e
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_BUSY_ERROR_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_BUSY_ERROR_STATUS_RESERVED_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_BUSY_ERROR_STATUS_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_BUSY_ERROR_STATUS_ERROR_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_BUSY_ERROR_STATUS_ERROR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_BUSY_ERROR_STATUS_ERROR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_BUSY_ERROR_STATUS_ERROR_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_GEN_CTL */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_GEN_CTL 0x000003a8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_GEN_CTL_RESERVED_MASK 0xfffffff8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_GEN_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_GEN_CTL_RESERVED_BITS 29
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_GEN_CTL_RESERVED_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_GEN_CTL_MODE_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_GEN_CTL_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_GEN_CTL_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_GEN_CTL_MODE_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_GEN_CTL_PAUSE_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_GEN_CTL_PAUSE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_GEN_CTL_PAUSE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_GEN_CTL_PAUSE_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_GEN_CTL_ENABLE_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_GEN_CTL_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_GEN_CTL_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_GEN_CTL_ENABLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0 0x000003ac
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_15_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_15_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_15_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_15_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_14_MASK 0x30000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_14_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_14_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_14_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_13_MASK 0x0c000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_13_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_13_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_13_SHIFT 26
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_12_MASK 0x03000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_12_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_12_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_12_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_11_MASK 0x00c00000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_11_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_11_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_11_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_10_MASK 0x00300000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_10_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_10_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_10_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_9_MASK 0x000c0000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_9_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_9_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_9_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_8_MASK 0x00030000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_8_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_8_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_8_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_7_MASK 0x0000c000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_7_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_7_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_7_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_6_MASK 0x00003000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_6_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_6_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_6_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_5_MASK 0x00000c00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_5_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_5_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_5_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_4_MASK 0x00000300
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_4_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_4_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_4_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_3_MASK 0x000000c0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_3_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_3_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_3_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_2_MASK 0x00000030
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_2_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_2_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_2_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_1_MASK 0x0000000c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_1_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_1_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_0_MASK 0x00000003
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_0_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK0_ADDR_0_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1 0x000003b0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_AUX_2_MASK 0x03000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_AUX_2_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_AUX_2_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_AUX_2_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_AUX_1_MASK 0x00c00000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_AUX_1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_AUX_1_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_AUX_1_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_AUX_0_MASK 0x00300000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_AUX_0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_AUX_0_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_AUX_0_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_RESERVED_MASK 0x000ff000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_RESERVED_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_BA_2_MASK 0x00000c00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_BA_2_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_BA_2_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_BA_2_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_BA_1_MASK 0x00000300
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_BA_1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_BA_1_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_BA_1_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_BA_0_MASK 0x000000c0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_BA_0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_BA_0_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_BA_0_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_WE_N_MASK 0x00000030
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_WE_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_WE_N_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_WE_N_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_CAS_N_MASK 0x0000000c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_CAS_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_CAS_N_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_CAS_N_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_RAS_N_MASK 0x00000003
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_RAS_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_RAS_N_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_NOISE_CTL_MASK1_RAS_N_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0 0x000003b4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CS_1_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CS_1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CS_1_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CS_1_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CS_0_MASK 0x30000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CS_0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CS_0_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CS_0_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_13_MASK 0x0c000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_13_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_13_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_13_SHIFT 26
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_12_MASK 0x03000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_12_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_12_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_12_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_11_MASK 0x00c00000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_11_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_11_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_11_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_10_MASK 0x00300000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_10_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_10_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_10_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_9_MASK 0x000c0000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_9_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_9_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_9_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_8_MASK 0x00030000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_8_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_8_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_8_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_7_MASK 0x0000c000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_7_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_7_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_7_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_6_MASK 0x00003000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_6_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_6_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_6_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_5_MASK 0x00000c00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_5_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_5_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_5_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_4_MASK 0x00000300
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_4_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_4_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_4_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_3_MASK 0x000000c0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_3_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_3_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_3_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_2_MASK 0x00000030
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_2_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_2_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_2_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_1_MASK 0x0000000c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_1_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_1_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_0_MASK 0x00000003
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_0_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK0_CA_A_0_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1 */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1 0x000003b8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_RESERVED_MASK 0xf0000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_RESERVED_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_RESERVED_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_13_MASK 0x0c000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_13_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_13_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_13_SHIFT 26
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_12_MASK 0x03000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_12_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_12_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_12_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_11_MASK 0x00c00000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_11_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_11_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_11_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_10_MASK 0x00300000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_10_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_10_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_10_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_9_MASK 0x000c0000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_9_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_9_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_9_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_8_MASK 0x00030000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_8_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_8_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_8_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_7_MASK 0x0000c000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_7_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_7_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_7_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_6_MASK 0x00003000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_6_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_6_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_6_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_5_MASK 0x00000c00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_5_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_5_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_5_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_4_MASK 0x00000300
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_4_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_4_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_4_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_3_MASK 0x000000c0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_3_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_3_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_3_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_2_MASK 0x00000030
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_2_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_2_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_2_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_1_MASK 0x0000000c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_1_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_1_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_0_MASK 0x00000003
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_0_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CA_NOISE_CTL_MASK1_CA_B_0_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS 0x000003bc
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_VALID_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_VALID_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_VALID_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_VALID_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_CRC_ERR_STATUS_MASK 0x10000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_CRC_ERR_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_CRC_ERR_STATUS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_CRC_ERR_STATUS_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_CA_PAR_ERR_STATUS_MASK 0x08000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_CA_PAR_ERR_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_CA_PAR_ERR_STATUS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_CA_PAR_ERR_STATUS_SHIFT 27
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_C02_MASK 0x04000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_C02_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_C02_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_C02_SHIFT 26
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_C01_MASK 0x02000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_C01_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_C01_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_C01_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_C00_MASK 0x01000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_C00_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_C00_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_C00_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_PAR_MASK 0x00800000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_PAR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_PAR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_PAR_SHIFT 23
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ACT_N_MASK 0x00400000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ACT_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ACT_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ACT_N_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_BG_MASK 0x00300000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_BG_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_BG_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_BG_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_BA_MASK 0x000c0000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_BA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_BA_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_BA_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_RESERVED_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_RESERVED_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_RESERVED_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_RAS_N_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_RAS_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_RAS_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_RAS_N_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_CAS_N_MASK 0x00008000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_CAS_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_CAS_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_CAS_N_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_WE_N_MASK 0x00004000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_WE_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_WE_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_WE_N_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_13_MASK 0x00002000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_13_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_13_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_13_SHIFT 13
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_12_MASK 0x00001000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_12_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_12_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_12_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_11_MASK 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_11_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_11_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_11_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_10_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_10_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_10_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_10_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_9_MASK 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_9_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_9_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_9_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_8_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_8_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_8_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_8_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_7_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_7_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_7_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_7_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_6_MASK 0x00000040
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_6_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_6_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_6_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_5_MASK 0x00000020
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_5_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_5_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_5_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_4_MASK 0x00000010
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_4_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_4_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_4_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_3_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_3_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_3_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_3_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_2_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_2_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_2_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_2_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_1_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_1_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_0_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_0_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CA_PAR_STATUS_ADDR_0_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK 0x000003c0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_AUX_MASK 0x0e000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_AUX_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_AUX_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_AUX_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_WE_MASK 0x00800000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_WE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_WE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_WE_SHIFT 23
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_CAS_MASK 0x00400000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_CAS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_CAS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_CAS_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_RAS_MASK 0x00200000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_RAS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_RAS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_RAS_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_RESERVED_MASK 0x00180000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_RESERVED_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_BA_MASK 0x00070000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_BA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_BA_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_BA_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_AD_MASK 0x0000ffff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_AD_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_AD_BITS 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_COMMAND_REG_MASK_AD_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG_MASK */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG_MASK 0x000003c4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG_MASK_RESERVED_MASK 0xf0000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG_MASK_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG_MASK_RESERVED_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG_MASK_RESERVED_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG_MASK_CA_B_MASK 0x0fffc000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG_MASK_CA_B_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG_MASK_CA_B_BITS 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG_MASK_CA_B_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG_MASK_CA_A_MASK 0x00003fff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG_MASK_CA_A_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG_MASK_CA_A_BITS 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_COMMAND_REG_MASK_CA_A_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_CONTROL 0x000003c8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_CONTROL_DRIVE_MASK 0x003ffff0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_CONTROL_DRIVE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_CONTROL_DRIVE_BITS 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_CONTROL_DRIVE_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_CONTROL_RESERVED_MASK 0x0000000c
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_CONTROL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_CONTROL_RESERVED_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_CONTROL_VALUE_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_CONTROL_VALUE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_CONTROL_VALUE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_CONTROL_VALUE_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_CONTROL_ENABLE_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_CONTROL_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_CONTROL_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_CONTROL_ENABLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_STATUS 0x000003cc
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_STATUS_RESERVED_MASK 0xfffc0000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_STATUS_RESERVED_BITS 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_STATUS_RESERVED_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_STATUS_STATUS_MASK 0x0003ffff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_STATUS_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_STATUS_STATUS_BITS 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_PRIME_DQ_STATUS_STATUS_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND 0x000003d0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_CID_MASK 0x07000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_CID_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_CID_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_CID_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_PAR_MASK 0x00800000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_PAR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_PAR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_PAR_SHIFT 23
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_ACT_N_MASK 0x00400000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_ACT_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_ACT_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_ACT_N_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_BG_MASK 0x00300000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_BG_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_BG_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_BG_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_BA_MASK 0x000c0000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_BA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_BA_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_BA_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_RESERVED_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_RESERVED_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_RESERVED_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_RAS_N_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_RAS_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_RAS_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_RAS_N_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_CAS_N_MASK 0x00008000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_CAS_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_CAS_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_CAS_N_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_WE_N_MASK 0x00004000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_WE_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_WE_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_WE_N_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_ADDR_MASK 0x00003fff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_ADDR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_ADDR_BITS 14
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CAPTURE_COMMAND_ADDR_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL 0x000003d4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_RESERVED_MASK 0xfff80000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_RESERVED_BITS 13
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_RESERVED_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_MCC_EXIT_MASK 0x00040000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_MCC_EXIT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_MCC_EXIT_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_MCC_EXIT_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_INIT_DLY_MASK 0x0003fc00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_INIT_DLY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_INIT_DLY_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_INIT_DLY_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_CS_LOW_MASK 0x000003c0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_CS_LOW_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_CS_LOW_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_CS_LOW_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_CS_LOOP_MASK 0x00000020
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_CS_LOOP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_CS_LOOP_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_CS_LOOP_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_CS_MASK 0x00000018
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_CS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_CS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_CS_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_CHAN_MASK 0x00000006
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_CHAN_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_CHAN_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_CHAN_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_ENABLE_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_CONTROL_ENABLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_STATUS 0x000003d8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_STATUS_STATUS_ONE_SHOT_MASK 0x01ff0000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_STATUS_STATUS_ONE_SHOT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_STATUS_STATUS_ONE_SHOT_BITS 9
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_STATUS_STATUS_ONE_SHOT_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_STATUS_RESERVED_MASK 0x0000fe00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_STATUS_RESERVED_BITS 7
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_STATUS_RESERVED_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_STATUS_STATUS_MASK 0x000001ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_STATUS_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_STATUS_STATUS_BITS 9
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_STATUS_STATUS_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL 0x000003dc
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_RESERVED_MASK 0xfe000000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_RESERVED_BITS 7
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_RESERVED_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_CHAN_MASK 0x01800000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_CHAN_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_CHAN_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_CHAN_SHIFT 23
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_CS_MASK 0x00600000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_CS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_CS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_CS_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_CA_TRNG_SIG_MASK 0x001e0000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_CA_TRNG_SIG_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_CA_TRNG_SIG_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_CA_TRNG_SIG_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_CA_PAR_BIT_MASK 0x0001e000
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_CA_PAR_BIT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_CA_PAR_BIT_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_CA_PAR_BIT_SHIFT 13
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_CS_LOW_EXIT_MASK 0x00001e00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_CS_LOW_EXIT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_CS_LOW_EXIT_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_CS_LOW_EXIT_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_INIT_DLY_MASK 0x000001e0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_INIT_DLY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_INIT_DLY_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_INIT_DLY_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_CS_LOW_ENTRY_MASK 0x0000001e
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_CS_LOW_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_CS_LOW_ENTRY_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_CS_LOW_ENTRY_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_ENABLE_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_CONTROL_ENABLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_STATUS 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_STATUS_RESERVED_MASK 0xfffffe00
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_STATUS_RESERVED_BITS 23
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_STATUS_RESERVED_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_STATUS_STATUS_MASK 0x000001ff
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_STATUS_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_STATUS_STATUS_BITS 9
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CATM_STATUS_STATUS_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_ONE_SHOT */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_ONE_SHOT 0x000003e4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_ONE_SHOT_RESERVED_MASK 0xfffffffe
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_ONE_SHOT_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_ONE_SHOT_RESERVED_BITS 31
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_ONE_SHOT_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_ONE_SHOT_ENABLE_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_ONE_SHOT_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_ONE_SHOT_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_DDR5_CSTM_ONE_SHOT_ENABLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CKE1_NVDIMM_RESP_SIG_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CKE1_NVDIMM_RESP_SIG_STATUS 0x000003e8
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CKE1_NVDIMM_RESP_SIG_STATUS_STATUS_MASK 0x0ffffff0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CKE1_NVDIMM_RESP_SIG_STATUS_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CKE1_NVDIMM_RESP_SIG_STATUS_STATUS_BITS 24
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CKE1_NVDIMM_RESP_SIG_STATUS_STATUS_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CKE1_NVDIMM_RESP_SIG_STATUS_RESERVED_MASK 0x0000000e
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CKE1_NVDIMM_RESP_SIG_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CKE1_NVDIMM_RESP_SIG_STATUS_RESERVED_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CKE1_NVDIMM_RESP_SIG_STATUS_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CKE1_NVDIMM_RESP_SIG_STATUS_VALID_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CKE1_NVDIMM_RESP_SIG_STATUS_VALID_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CKE1_NVDIMM_RESP_SIG_STATUS_VALID_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_CKE1_NVDIMM_RESP_SIG_STATUS_VALID_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ODT1_NVDIMM_RESP_SIG_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ODT1_NVDIMM_RESP_SIG_STATUS 0x000003ec
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ODT1_NVDIMM_RESP_SIG_STATUS_STATUS_MASK 0x0ffffff0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ODT1_NVDIMM_RESP_SIG_STATUS_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ODT1_NVDIMM_RESP_SIG_STATUS_STATUS_BITS 24
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ODT1_NVDIMM_RESP_SIG_STATUS_STATUS_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ODT1_NVDIMM_RESP_SIG_STATUS_RESERVED_MASK 0x0000000e
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ODT1_NVDIMM_RESP_SIG_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ODT1_NVDIMM_RESP_SIG_STATUS_RESERVED_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ODT1_NVDIMM_RESP_SIG_STATUS_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ODT1_NVDIMM_RESP_SIG_STATUS_VALID_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ODT1_NVDIMM_RESP_SIG_STATUS_VALID_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ODT1_NVDIMM_RESP_SIG_STATUS_VALID_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_CONTROL_REGS_ODT1_NVDIMM_RESP_SIG_STATUS_VALID_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS0 0x00000600
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS1 0x00000604
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS0 0x00000608
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS1 0x0000060c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQSU_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS0 0x00000610
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS0 0x00000614
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS0 0x00000618
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS0 0x0000061c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS0 0x00000620
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS0 0x00000624
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS0 0x00000628
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS0 0x0000062c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS0 0x00000630
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS1 0x00000634
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS1 0x00000638
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS1 0x0000063c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS1 0x00000640
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS1 0x00000644
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS1 0x00000648
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS1 0x0000064c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS1 0x00000650
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS1 0x00000654
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DM_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS0 0x00000658
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS0 0x0000065c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS1 0x00000660
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSP_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS1 0x00000664
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSN_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS0 0x00000668
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS0 0x0000066c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS1 0x00000670
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSPU_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS1 0x00000674
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQSNU_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS0 0x00000678
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS0 0x0000067c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS0 0x00000680
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS0 0x00000684
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS0 0x00000688
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS0 0x0000068c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS0 0x00000690
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS0 0x00000694
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS0 0x00000698
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS1 0x0000069c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS1 0x000006a0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS1 0x000006a4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS1 0x000006a8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS1 0x000006ac
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS1 0x000006b0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS1 0x000006b4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS1 0x000006b8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS1 0x000006bc
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DM_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0 0x000006c0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS1 0x000006c4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS0 0x000006c8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS1 0x000006cc
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_VDL_CONTROL_RD_ENU_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC 0x000006d0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_ENABLE_CS1_MASK 0x00400000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_ENABLE_CS1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_ENABLE_CS1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_ENABLE_CS1_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_CS1U_CYCLES_MASK 0x003e0000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_CS1U_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_CS1U_CYCLES_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_CS1U_CYCLES_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_RESERVED_MASK 0x00008000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_RESERVED_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_RESERVED_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_CS0U_CYCLES_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_CS0U_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_CS0U_CYCLES_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_CS0U_CYCLES_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_CS1_CYCLES_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_CS1_CYCLES_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_CS1_CYCLES_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_CS0_CYCLES_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_CS0_CYCLES_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC 0x000006d4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_ENABLE_CS1_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_ENABLE_CS1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_ENABLE_CS1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_ENABLE_CS1_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_RESERVED_MASK 0x000e0000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_RESERVED_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_RESERVED_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_CS1U_CYCLES_MASK 0x0000f000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_CS1U_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_CS1U_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_CS1U_CYCLES_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_CS0U_CYCLES_MASK 0x00000f00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_CS0U_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_CS0U_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_CS0U_CYCLES_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQS_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ0_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ0_DLY_CYC 0x000006d8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ0_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ0_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ0_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ0_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ0_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ0_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ0_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ0_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ0_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ0_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ0_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ0_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ0_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ0_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ0_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ0_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ0_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ0_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ0_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ0_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ1_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ1_DLY_CYC 0x000006dc
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ1_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ1_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ1_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ1_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ1_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ1_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ1_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ1_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ1_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ1_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ1_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ1_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ1_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ1_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ1_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ1_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ1_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ1_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ1_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ1_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ2_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ2_DLY_CYC 0x000006e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ2_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ2_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ2_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ2_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ2_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ2_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ2_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ2_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ2_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ2_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ2_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ2_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ2_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ2_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ2_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ2_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ2_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ2_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ2_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ2_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ3_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ3_DLY_CYC 0x000006e4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ3_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ3_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ3_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ3_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ3_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ3_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ3_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ3_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ3_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ3_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ3_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ3_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ3_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ3_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ3_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ3_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ3_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ3_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ3_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ3_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ4_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ4_DLY_CYC 0x000006e8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ4_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ4_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ4_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ4_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ4_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ4_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ4_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ4_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ4_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ4_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ4_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ4_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ4_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ4_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ4_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ4_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ4_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ4_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ4_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ4_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ5_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ5_DLY_CYC 0x000006ec
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ5_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ5_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ5_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ5_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ5_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ5_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ5_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ5_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ5_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ5_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ5_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ5_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ5_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ5_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ5_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ5_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ5_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ5_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ5_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ5_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ6_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ6_DLY_CYC 0x000006f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ6_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ6_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ6_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ6_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ6_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ6_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ6_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ6_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ6_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ6_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ6_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ6_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ6_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ6_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ6_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ6_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ6_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ6_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ6_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ6_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ7_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ7_DLY_CYC 0x000006f4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ7_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ7_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ7_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ7_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ7_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ7_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ7_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ7_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ7_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ7_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ7_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ7_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ7_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ7_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ7_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ7_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ7_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ7_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ7_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DQ7_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DM_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DM_DLY_CYC 0x000006f8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DM_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DM_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DM_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DM_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DM_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DM_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DM_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DM_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DM_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DM_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DM_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DM_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DM_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DM_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DM_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DM_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DM_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DM_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DM_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_CHAN_DM_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL 0x000006fc
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_RESERVED_BITS 24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_RD_EN_SUPPRESSION_MODE_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_RD_EN_SUPPRESSION_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_RD_EN_SUPPRESSION_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_RD_EN_SUPPRESSION_MODE_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_FIFO_ERROR_ON_DFI_MASK 0x00000040
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_FIFO_ERROR_ON_DFI_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_FIFO_ERROR_ON_DFI_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_FIFO_ERROR_ON_DFI_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_RD_EN_TOGGLE_MODE_MASK 0x00000020
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_RD_EN_TOGGLE_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_RD_EN_TOGGLE_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_RD_EN_TOGGLE_MODE_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_MODE_MASK 0x00000010
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_MODE_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_RD_EN_MODE_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_RD_EN_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_RD_EN_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_RD_EN_MODE_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_RD_DATA_DLY_MASK 0x00000007
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_RD_DATA_DLY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_RD_DATA_DLY_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CONTROL_RD_DATA_DLY_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_ADDR */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_ADDR 0x00000700
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_ADDR_RESERVED_MASK 0xfffffff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_ADDR_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_ADDR_RESERVED_BITS 28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_ADDR_RESERVED_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_ADDR_ADDR_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_ADDR_ADDR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_ADDR_ADDR_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_ADDR_ADDR_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_DATA */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_DATA 0x00000704
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_DATA_DATA_MASK 0xffffffff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_DATA_DATA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_DATA_DATA_BITS 32
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_DATA_DATA_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_DM_DBI */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_DM_DBI 0x00000708
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_DM_DBI_RESERVED_MASK 0xfffffff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_DM_DBI_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_DM_DBI_RESERVED_BITS 28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_DM_DBI_RESERVED_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_DM_DBI_DM_DBI_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_DM_DBI_DM_DBI_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_DM_DBI_DM_DBI_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_DM_DBI_DM_DBI_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS 0x0000070c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS_OVER_FLOW_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS_OVER_FLOW_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS_OVER_FLOW_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS_OVER_FLOW_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS_UNDER_FLOW_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS_UNDER_FLOW_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS_UNDER_FLOW_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS_UNDER_FLOW_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS_RESET_NOT_EMPTY_MASK 0x20000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS_RESET_NOT_EMPTY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS_RESET_NOT_EMPTY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS_RESET_NOT_EMPTY_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS_RD_STATUS_MASK 0x000ff000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS_RD_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS_RD_STATUS_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS_RD_STATUS_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS_RESERVED_MASK 0x00000c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS_RESERVED_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS_WR_STATUS_MASK 0x000003ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS_WR_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS_WR_STATUS_BITS 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_STATUS_WR_STATUS_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS 0x00000710
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS_OVER_FLOW_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS_OVER_FLOW_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS_OVER_FLOW_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS_OVER_FLOW_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS_UNDER_FLOW_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS_UNDER_FLOW_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS_UNDER_FLOW_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS_UNDER_FLOW_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS_RESET_NOT_EMPTY_MASK 0x20000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS_RESET_NOT_EMPTY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS_RESET_NOT_EMPTY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS_RESET_NOT_EMPTY_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS_RD_STATUS_MASK 0x000ff000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS_RD_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS_RD_STATUS_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS_RD_STATUS_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS_RESERVED_MASK 0x00000c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS_RESERVED_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS_WR_STATUS_MASK 0x000003ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS_WR_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS_WR_STATUS_BITS 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFOU_STATUS_WR_STATUS_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_CLEAR */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_CLEAR 0x00000714
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_CLEAR_RESERVED_MASK 0xfffffffe
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_CLEAR_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_CLEAR_RESERVED_BITS 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_CLEAR_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_CLEAR_CLEAR_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_CLEAR_CLEAR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_CLEAR_CLEAR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_FIFO_CLEAR_CLEAR_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DYNAMIC_CLOCK_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DYNAMIC_CLOCK_CONTROL 0x00000718
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DYNAMIC_CLOCK_CONTROL_RESERVED_MASK 0xfffffff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DYNAMIC_CLOCK_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DYNAMIC_CLOCK_CONTROL_RESERVED_BITS 28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DYNAMIC_CLOCK_CONTROL_RESERVED_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DYNAMIC_CLOCK_CONTROL_DISABLE_WR_CHAN_MEMC_CLK_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DYNAMIC_CLOCK_CONTROL_DISABLE_WR_CHAN_MEMC_CLK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DYNAMIC_CLOCK_CONTROL_DISABLE_WR_CHAN_MEMC_CLK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DYNAMIC_CLOCK_CONTROL_DISABLE_WR_CHAN_MEMC_CLK_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DYNAMIC_CLOCK_CONTROL_DISABLE_RD_CHAN_MEMC_CLK_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DYNAMIC_CLOCK_CONTROL_DISABLE_RD_CHAN_MEMC_CLK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DYNAMIC_CLOCK_CONTROL_DISABLE_RD_CHAN_MEMC_CLK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DYNAMIC_CLOCK_CONTROL_DISABLE_RD_CHAN_MEMC_CLK_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DYNAMIC_CLOCK_CONTROL_AGGRESSIVE_BIT_CELL_READ_DISABLE_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DYNAMIC_CLOCK_CONTROL_AGGRESSIVE_BIT_CELL_READ_DISABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DYNAMIC_CLOCK_CONTROL_AGGRESSIVE_BIT_CELL_READ_DISABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DYNAMIC_CLOCK_CONTROL_AGGRESSIVE_BIT_CELL_READ_DISABLE_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DYNAMIC_CLOCK_CONTROL_DISABLE_BIT_CELL_DDR_CK_ON_IDLE_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DYNAMIC_CLOCK_CONTROL_DISABLE_BIT_CELL_DDR_CK_ON_IDLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DYNAMIC_CLOCK_CONTROL_DISABLE_BIT_CELL_DDR_CK_ON_IDLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DYNAMIC_CLOCK_CONTROL_DISABLE_BIT_CELL_DDR_CK_ON_IDLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL 0x0000071c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_IDLE_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_IDLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_IDLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_IDLE_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_RESERVED_FOR_ECO_MASK 0x7c000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_RESERVED_FOR_ECO_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_RESERVED_FOR_ECO_SHIFT 26
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_AUTO_RD_EN_RXENB_MODE_MASK 0x02000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_AUTO_RD_EN_RXENB_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_AUTO_RD_EN_RXENB_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_AUTO_RD_EN_RXENB_MODE_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_AUTO_RD_EN_IDDQ_MODE_MASK 0x01000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_AUTO_RD_EN_IDDQ_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_AUTO_RD_EN_IDDQ_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_AUTO_RD_EN_IDDQ_MODE_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_MASK 0x00c00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_MASK 0x00300000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_RESERVED_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_RESERVED_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_RESERVED_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_MASK 0x00007ff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_BITS 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_RXENB_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_RXENB_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_RXENB_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_RXENB_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_IDDQ_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_IDDQ_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_IDDQ_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_IDDQ_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_DOUT_N_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_DOUT_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_DOUT_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_DOUT_N_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_DOUT_P_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_DOUT_P_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_DOUT_P_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_DOUT_P_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL 0x00000720
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_RESERVED_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK 0x3e000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK 0x01f00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL 0x00000724
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_RESERVED_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK 0x3e000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK 0x01f00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSP_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL 0x00000728
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_RESERVED_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK 0x3e000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK 0x01f00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQSN_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL 0x0000072c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_MRR_RDBI_ENABLE_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_MRR_RDBI_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_MRR_RDBI_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_MRR_RDBI_ENABLE_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_ENABLE_DQSU_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_ENABLE_DQSU_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_ENABLE_DQSU_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_ENABLE_DQSU_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_DQ_DM_DATA_MASK 0x3fe00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_DQ_DM_DATA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_DQ_DM_DATA_BITS 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_DQ_DM_DATA_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_FORCE_DQS_TOGGLE_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_FORCE_DQS_TOGGLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_FORCE_DQS_TOGGLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_FORCE_DQS_TOGGLE_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_FORCE_DQS_HI_MASK 0x00080000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_FORCE_DQS_HI_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_FORCE_DQS_HI_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_FORCE_DQS_HI_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_FORCE_DQ_DM_MASK 0x00040000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_FORCE_DQ_DM_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_FORCE_DQ_DM_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_FORCE_DQ_DM_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_DM_INVERT_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_DM_INVERT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_DM_INVERT_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_DM_INVERT_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_WDBI_ENABLE_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_WDBI_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_WDBI_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_WDBI_ENABLE_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_RDBI_ENABLE_MASK 0x00008000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_RDBI_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_RDBI_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_RDBI_ENABLE_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_DM_MODE_MASK 0x00004000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_DM_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_DM_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_DM_MODE_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_DQ_PAD_OFF_MASK 0x00000ff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_DQ_PAD_OFF_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_DQ_PAD_OFF_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_DQ_PAD_OFF_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_RESERVED_MASK 0x0000000c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_RESERVED_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_DQS_TX_DIS_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_DQS_TX_DIS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_DQS_TX_DIS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_DQS_TX_DIS_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_MODE_SSTL_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_MODE_SSTL_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_MODE_SSTL_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_STATIC_PAD_CTL_MODE_SSTL_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE 0x00000730
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_RESERVED_MASK 0xffc00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_RESERVED_BITS 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_RESERVED_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQS_POSTAM_MODE_MASK 0x00200000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQS_POSTAM_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQS_POSTAM_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQS_POSTAM_MODE_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_POSTAM_TERM_BITS_MASK 0x00180000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_POSTAM_TERM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_POSTAM_TERM_BITS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_POSTAM_TERM_BITS_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DM_POSTAM_BITS_MASK 0x00060000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DM_POSTAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DM_POSTAM_BITS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DM_POSTAM_BITS_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DM_PREAM_BITS_MASK 0x0001c000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DM_PREAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DM_PREAM_BITS_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DM_PREAM_BITS_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_MASK 0x00003000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQ_PREAM_BITS_MASK 0x00000e00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQ_PREAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQ_PREAM_BITS_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQ_PREAM_BITS_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQS_MASK 0x000001e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQS_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQS_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQS_POSTAM_BITS_MASK 0x00000018
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQS_POSTAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQS_POSTAM_BITS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQS_POSTAM_BITS_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQS_PREAM_BITS_MASK 0x00000007
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQS_PREAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQS_PREAM_BITS_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQS_PREAM_BITS_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_ODT_CONTROL */
#define DDR_PHY_DDR34_PHY_BYTE_LANE_0_ODT_CONTROL 0x1023c734
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_ODT_CONTROL 0x00000734
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_ODT_CONTROL_RESERVED_MASK 0xfffff000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_ODT_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_ODT_CONTROL_RESERVED_BITS 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_ODT_CONTROL_RESERVED_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_ENABLE_MASK 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_ENABLE_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_DELAY_MASK 0x000007c0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_DELAY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_DELAY_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_DELAY_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_POST_LENGTH_MASK 0x00000038
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_POST_LENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_POST_LENGTH_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_POST_LENGTH_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_PRE_LENGTH_MASK 0x00000007
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_PRE_LENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_PRE_LENGTH_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_PRE_LENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_ENABLE */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_ENABLE 0x00000738
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_ENABLE_RESERVED_MASK 0xffffffc0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_ENABLE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_ENABLE_RESERVED_BITS 26
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_ENABLE_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_ENABLE_RESERVED_FOR_ECO_MASK 0x0000003c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_ENABLE_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_ENABLE_RESERVED_FOR_ECO_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_ENABLE_RESERVED_FOR_ECO_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_ENABLE_MEMC_CLOCK_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_ENABLE_MEMC_CLOCK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_ENABLE_MEMC_CLOCK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_ENABLE_MEMC_CLOCK_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_ENABLE_BIT_CLOCK_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_ENABLE_BIT_CLOCK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_ENABLE_BIT_CLOCK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_ENABLE_BIT_CLOCK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_IDLE */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_IDLE 0x0000073c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_IDLE_RESERVED_MASK 0xffffffc0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_IDLE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_IDLE_RESERVED_BITS 26
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_IDLE_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_IDLE_RESERVED_FOR_ECO_MASK 0x00000038
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_IDLE_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_IDLE_RESERVED_FOR_ECO_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_IDLE_RESERVED_FOR_ECO_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_IDLE_BIT_CLOCK_FIRST_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_IDLE_BIT_CLOCK_FIRST_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_IDLE_BIT_CLOCK_FIRST_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_IDLE_BIT_CLOCK_FIRST_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_IDLE_MEMC_CLOCK_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_IDLE_MEMC_CLOCK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_IDLE_MEMC_CLOCK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_IDLE_MEMC_CLOCK_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_IDLE_BIT_CLOCK_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_IDLE_BIT_CLOCK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_IDLE_BIT_CLOCK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CLOCK_IDLE_BIT_CLOCK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CHAN_FIFO_CLEAR */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CHAN_FIFO_CLEAR 0x00000740
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CHAN_FIFO_CLEAR_RESERVED_MASK 0xfffffff8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CHAN_FIFO_CLEAR_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CHAN_FIFO_CLEAR_RESERVED_BITS 29
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CHAN_FIFO_CLEAR_RESERVED_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CHAN_FIFO_CLEAR_IMMEDIATE_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CHAN_FIFO_CLEAR_IMMEDIATE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CHAN_FIFO_CLEAR_IMMEDIATE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CHAN_FIFO_CLEAR_IMMEDIATE_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CHAN_FIFO_CLEAR_VALUE_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CHAN_FIFO_CLEAR_VALUE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CHAN_FIFO_CLEAR_VALUE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CHAN_FIFO_CLEAR_VALUE_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CHAN_FIFO_CLEAR_ENABLE_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CHAN_FIFO_CLEAR_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CHAN_FIFO_CLEAR_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_READ_CHAN_FIFO_CLEAR_ENABLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_BL_SPARE_REG */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_BL_SPARE_REG 0x00000744
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_BL_SPARE_REG_RESERVED_FOR_ECO_MASK 0xffffffff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_BL_SPARE_REG_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_BL_SPARE_REG_RESERVED_FOR_ECO_BITS 32
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_BL_SPARE_REG_RESERVED_FOR_ECO_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_LEAKAGE_TEST */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_LEAKAGE_TEST 0x00000748
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_LEAKAGE_TEST_RESERVED_MASK 0xfffff800
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_LEAKAGE_TEST_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_LEAKAGE_TEST_RESERVED_BITS 21
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_LEAKAGE_TEST_RESERVED_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_LEAKAGE_TEST_TEST_DQS_N_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_LEAKAGE_TEST_TEST_DQS_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_LEAKAGE_TEST_TEST_DQS_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_LEAKAGE_TEST_TEST_DQS_N_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_LEAKAGE_TEST_DRIVE_HI_MASK 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_LEAKAGE_TEST_DRIVE_HI_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_LEAKAGE_TEST_DRIVE_HI_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_LEAKAGE_TEST_DRIVE_HI_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_LEAKAGE_TEST_DELAY_MASK 0x000001fe
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_LEAKAGE_TEST_DELAY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_LEAKAGE_TEST_DELAY_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_LEAKAGE_TEST_DELAY_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_LEAKAGE_TEST_TEST_EN_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_LEAKAGE_TEST_TEST_EN_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_LEAKAGE_TEST_TEST_EN_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_LEAKAGE_TEST_TEST_EN_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK 0x0000074c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK_READ_ENBU_MASK 0x00001000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK_READ_ENBU_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK_READ_ENBU_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK_READ_ENBU_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK_DQSU_MASK 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK_DQSU_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK_DQSU_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK_DQSU_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK_READ_ENB_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK_READ_ENB_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK_READ_ENB_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK_READ_ENB_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK_DQS_MASK 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK_DQS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK_DQS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK_DQS_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK_RESERVED_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK_RESERVED_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK_DQ_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK_DQ_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK_DQ_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_DQ_DM_DQS_READBACK_DQ_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_BUSY_ERROR_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_BUSY_ERROR_STATUS 0x00000750
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_BUSY_ERROR_STATUS_ADDR_MASK 0x0000fff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_BUSY_ERROR_STATUS_ADDR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_BUSY_ERROR_STATUS_ADDR_BITS 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_BUSY_ERROR_STATUS_ADDR_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_BUSY_ERROR_STATUS_RESERVED_MASK 0x0000000e
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_BUSY_ERROR_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_BUSY_ERROR_STATUS_RESERVED_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_BUSY_ERROR_STATUS_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_BUSY_ERROR_STATUS_ERROR_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_BUSY_ERROR_STATUS_ERROR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_BUSY_ERROR_STATUS_ERROR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_BUSY_ERROR_STATUS_ERROR_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG 0x00000754
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_CRC_ERR_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_CRC_ERR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_CRC_ERR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_CRC_ERR_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_PAR_ERR_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_PAR_ERR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_PAR_ERR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_PAR_ERR_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_MR5A2_MASK 0x20000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_MR5A2_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_MR5A2_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_MR5A2_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_MR5A1_MASK 0x10000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_MR5A1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_MR5A1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_MR5A1_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_MR5A0_MASK 0x08000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_MR5A0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_MR5A0_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_MR5A0_SHIFT 27
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_C02_MASK 0x04000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_C02_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_C02_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_C02_SHIFT 26
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_C01_MASK 0x02000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_C01_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_C01_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_C01_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_C00_MASK 0x01000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_C00_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_C00_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_C00_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_PAR_MASK 0x00800000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_PAR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_PAR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_PAR_SHIFT 23
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_ACT_N_MASK 0x00400000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_ACT_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_ACT_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_ACT_N_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_BG01_MASK 0x00200000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_BG01_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_BG01_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_BG01_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_BG00_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_BG00_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_BG00_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_BG00_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_BA01_MASK 0x00080000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_BA01_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_BA01_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_BA01_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_BA00_MASK 0x00040000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_BA00_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_BA00_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_BA00_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD17_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD17_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD17_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD17_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_RAS_N_AD16_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_RAS_N_AD16_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_RAS_N_AD16_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_RAS_N_AD16_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_CAS_N_AD15_MASK 0x00008000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_CAS_N_AD15_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_CAS_N_AD15_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_CAS_N_AD15_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_WE_N_AD14_MASK 0x00004000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_WE_N_AD14_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_WE_N_AD14_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_WE_N_AD14_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD13_MASK 0x00002000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD13_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD13_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD13_SHIFT 13
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD12_MASK 0x00001000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD12_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD12_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD12_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD11_MASK 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD11_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD11_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD11_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD10_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD10_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD10_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD10_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD09_MASK 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD09_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD09_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD09_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD08_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD08_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD08_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD08_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD07_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD07_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD07_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD07_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD06_MASK 0x00000040
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD06_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD06_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD06_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD05_MASK 0x00000020
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD05_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD05_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD05_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD04_MASK 0x00000010
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD04_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD04_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD04_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD03_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD03_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD03_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD03_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD02_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD02_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD02_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD02_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD01_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD01_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD01_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD01_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD00_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD00_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD00_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_CA_PARITY_LOG_AD00_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_MRR_READ_DATA */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_MRR_READ_DATA 0x00000758
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_MRR_READ_DATA_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_MRR_READ_DATA_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_MRR_READ_DATA_RESERVED_BITS 24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_MRR_READ_DATA_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_MRR_READ_DATA_DATA_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_MRR_READ_DATA_DATA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_MRR_READ_DATA_DATA_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_0_MRR_READ_DATA_DATA_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS0 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS1 0x00000804
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS0 0x00000808
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS1 0x0000080c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQSU_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS0 0x00000810
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS0 0x00000814
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS0 0x00000818
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS0 0x0000081c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS0 0x00000820
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS0 0x00000824
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS0 0x00000828
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS0 0x0000082c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS0 0x00000830
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS1 0x00000834
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS1 0x00000838
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS1 0x0000083c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS1 0x00000840
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS1 0x00000844
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS1 0x00000848
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS1 0x0000084c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS1 0x00000850
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS1 0x00000854
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DM_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS0 0x00000858
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS0 0x0000085c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS1 0x00000860
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSP_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS1 0x00000864
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSN_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS0 0x00000868
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS0 0x0000086c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS1 0x00000870
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSPU_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS1 0x00000874
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQSNU_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS0 0x00000878
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS0 0x0000087c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS0 0x00000880
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS0 0x00000884
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS0 0x00000888
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS0 0x0000088c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS0 0x00000890
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS0 0x00000894
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS0 0x00000898
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS1 0x0000089c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS1 0x000008a0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS1 0x000008a4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS1 0x000008a8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS1 0x000008ac
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS1 0x000008b0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS1 0x000008b4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS1 0x000008b8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS1 0x000008bc
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DM_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0 0x000008c0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS1 0x000008c4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS0 0x000008c8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS1 0x000008cc
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_VDL_CONTROL_RD_ENU_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC 0x000008d0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_ENABLE_CS1_MASK 0x00400000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_ENABLE_CS1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_ENABLE_CS1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_ENABLE_CS1_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_CS1U_CYCLES_MASK 0x003e0000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_CS1U_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_CS1U_CYCLES_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_CS1U_CYCLES_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_RESERVED_MASK 0x00008000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_RESERVED_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_RESERVED_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_CS0U_CYCLES_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_CS0U_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_CS0U_CYCLES_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_CS0U_CYCLES_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_CS1_CYCLES_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_CS1_CYCLES_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_CS1_CYCLES_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_CS0_CYCLES_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_CS0_CYCLES_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC 0x000008d4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_ENABLE_CS1_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_ENABLE_CS1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_ENABLE_CS1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_ENABLE_CS1_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_RESERVED_MASK 0x000e0000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_RESERVED_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_RESERVED_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_CS1U_CYCLES_MASK 0x0000f000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_CS1U_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_CS1U_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_CS1U_CYCLES_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_CS0U_CYCLES_MASK 0x00000f00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_CS0U_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_CS0U_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_CS0U_CYCLES_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQS_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ0_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ0_DLY_CYC 0x000008d8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ0_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ0_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ0_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ0_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ0_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ0_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ0_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ0_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ0_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ0_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ0_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ0_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ0_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ0_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ0_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ0_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ0_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ0_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ0_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ0_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ1_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ1_DLY_CYC 0x000008dc
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ1_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ1_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ1_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ1_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ1_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ1_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ1_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ1_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ1_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ1_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ1_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ1_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ1_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ1_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ1_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ1_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ1_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ1_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ1_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ1_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ2_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ2_DLY_CYC 0x000008e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ2_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ2_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ2_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ2_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ2_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ2_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ2_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ2_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ2_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ2_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ2_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ2_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ2_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ2_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ2_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ2_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ2_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ2_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ2_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ2_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ3_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ3_DLY_CYC 0x000008e4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ3_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ3_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ3_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ3_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ3_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ3_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ3_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ3_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ3_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ3_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ3_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ3_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ3_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ3_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ3_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ3_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ3_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ3_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ3_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ3_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ4_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ4_DLY_CYC 0x000008e8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ4_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ4_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ4_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ4_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ4_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ4_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ4_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ4_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ4_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ4_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ4_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ4_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ4_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ4_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ4_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ4_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ4_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ4_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ4_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ4_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ5_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ5_DLY_CYC 0x000008ec
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ5_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ5_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ5_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ5_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ5_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ5_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ5_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ5_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ5_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ5_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ5_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ5_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ5_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ5_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ5_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ5_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ5_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ5_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ5_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ5_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ6_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ6_DLY_CYC 0x000008f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ6_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ6_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ6_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ6_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ6_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ6_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ6_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ6_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ6_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ6_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ6_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ6_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ6_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ6_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ6_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ6_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ6_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ6_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ6_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ6_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ7_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ7_DLY_CYC 0x000008f4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ7_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ7_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ7_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ7_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ7_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ7_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ7_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ7_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ7_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ7_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ7_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ7_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ7_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ7_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ7_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ7_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ7_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ7_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ7_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DQ7_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DM_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DM_DLY_CYC 0x000008f8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DM_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DM_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DM_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DM_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DM_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DM_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DM_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DM_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DM_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DM_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DM_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DM_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DM_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DM_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DM_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DM_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DM_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DM_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DM_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_CHAN_DM_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL 0x000008fc
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_RESERVED_BITS 24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_RD_EN_SUPPRESSION_MODE_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_RD_EN_SUPPRESSION_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_RD_EN_SUPPRESSION_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_RD_EN_SUPPRESSION_MODE_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_FIFO_ERROR_ON_DFI_MASK 0x00000040
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_FIFO_ERROR_ON_DFI_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_FIFO_ERROR_ON_DFI_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_FIFO_ERROR_ON_DFI_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_RD_EN_TOGGLE_MODE_MASK 0x00000020
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_RD_EN_TOGGLE_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_RD_EN_TOGGLE_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_RD_EN_TOGGLE_MODE_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_MODE_MASK 0x00000010
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_MODE_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_RD_EN_MODE_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_RD_EN_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_RD_EN_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_RD_EN_MODE_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_RD_DATA_DLY_MASK 0x00000007
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_RD_DATA_DLY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_RD_DATA_DLY_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CONTROL_RD_DATA_DLY_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_ADDR */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_ADDR 0x00000900
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_ADDR_RESERVED_MASK 0xfffffff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_ADDR_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_ADDR_RESERVED_BITS 28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_ADDR_RESERVED_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_ADDR_ADDR_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_ADDR_ADDR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_ADDR_ADDR_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_ADDR_ADDR_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_DATA */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_DATA 0x00000904
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_DATA_DATA_MASK 0xffffffff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_DATA_DATA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_DATA_DATA_BITS 32
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_DATA_DATA_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_DM_DBI */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_DM_DBI 0x00000908
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_DM_DBI_RESERVED_MASK 0xfffffff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_DM_DBI_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_DM_DBI_RESERVED_BITS 28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_DM_DBI_RESERVED_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_DM_DBI_DM_DBI_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_DM_DBI_DM_DBI_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_DM_DBI_DM_DBI_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_DM_DBI_DM_DBI_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS 0x0000090c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS_OVER_FLOW_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS_OVER_FLOW_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS_OVER_FLOW_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS_OVER_FLOW_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS_UNDER_FLOW_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS_UNDER_FLOW_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS_UNDER_FLOW_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS_UNDER_FLOW_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS_RESET_NOT_EMPTY_MASK 0x20000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS_RESET_NOT_EMPTY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS_RESET_NOT_EMPTY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS_RESET_NOT_EMPTY_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS_RD_STATUS_MASK 0x000ff000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS_RD_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS_RD_STATUS_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS_RD_STATUS_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS_RESERVED_MASK 0x00000c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS_RESERVED_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS_WR_STATUS_MASK 0x000003ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS_WR_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS_WR_STATUS_BITS 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_STATUS_WR_STATUS_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS 0x00000910
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS_OVER_FLOW_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS_OVER_FLOW_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS_OVER_FLOW_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS_OVER_FLOW_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS_UNDER_FLOW_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS_UNDER_FLOW_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS_UNDER_FLOW_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS_UNDER_FLOW_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS_RESET_NOT_EMPTY_MASK 0x20000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS_RESET_NOT_EMPTY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS_RESET_NOT_EMPTY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS_RESET_NOT_EMPTY_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS_RD_STATUS_MASK 0x000ff000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS_RD_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS_RD_STATUS_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS_RD_STATUS_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS_RESERVED_MASK 0x00000c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS_RESERVED_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS_WR_STATUS_MASK 0x000003ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS_WR_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS_WR_STATUS_BITS 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFOU_STATUS_WR_STATUS_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_CLEAR */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_CLEAR 0x00000914
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_CLEAR_RESERVED_MASK 0xfffffffe
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_CLEAR_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_CLEAR_RESERVED_BITS 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_CLEAR_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_CLEAR_CLEAR_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_CLEAR_CLEAR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_CLEAR_CLEAR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_FIFO_CLEAR_CLEAR_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DYNAMIC_CLOCK_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DYNAMIC_CLOCK_CONTROL 0x00000918
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DYNAMIC_CLOCK_CONTROL_RESERVED_MASK 0xfffffff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DYNAMIC_CLOCK_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DYNAMIC_CLOCK_CONTROL_RESERVED_BITS 28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DYNAMIC_CLOCK_CONTROL_RESERVED_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DYNAMIC_CLOCK_CONTROL_DISABLE_WR_CHAN_MEMC_CLK_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DYNAMIC_CLOCK_CONTROL_DISABLE_WR_CHAN_MEMC_CLK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DYNAMIC_CLOCK_CONTROL_DISABLE_WR_CHAN_MEMC_CLK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DYNAMIC_CLOCK_CONTROL_DISABLE_WR_CHAN_MEMC_CLK_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DYNAMIC_CLOCK_CONTROL_DISABLE_RD_CHAN_MEMC_CLK_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DYNAMIC_CLOCK_CONTROL_DISABLE_RD_CHAN_MEMC_CLK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DYNAMIC_CLOCK_CONTROL_DISABLE_RD_CHAN_MEMC_CLK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DYNAMIC_CLOCK_CONTROL_DISABLE_RD_CHAN_MEMC_CLK_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DYNAMIC_CLOCK_CONTROL_AGGRESSIVE_BIT_CELL_READ_DISABLE_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DYNAMIC_CLOCK_CONTROL_AGGRESSIVE_BIT_CELL_READ_DISABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DYNAMIC_CLOCK_CONTROL_AGGRESSIVE_BIT_CELL_READ_DISABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DYNAMIC_CLOCK_CONTROL_AGGRESSIVE_BIT_CELL_READ_DISABLE_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DYNAMIC_CLOCK_CONTROL_DISABLE_BIT_CELL_DDR_CK_ON_IDLE_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DYNAMIC_CLOCK_CONTROL_DISABLE_BIT_CELL_DDR_CK_ON_IDLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DYNAMIC_CLOCK_CONTROL_DISABLE_BIT_CELL_DDR_CK_ON_IDLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DYNAMIC_CLOCK_CONTROL_DISABLE_BIT_CELL_DDR_CK_ON_IDLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL 0x0000091c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_IDLE_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_IDLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_IDLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_IDLE_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_RESERVED_FOR_ECO_MASK 0x7c000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_RESERVED_FOR_ECO_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_RESERVED_FOR_ECO_SHIFT 26
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_AUTO_RD_EN_RXENB_MODE_MASK 0x02000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_AUTO_RD_EN_RXENB_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_AUTO_RD_EN_RXENB_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_AUTO_RD_EN_RXENB_MODE_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_AUTO_RD_EN_IDDQ_MODE_MASK 0x01000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_AUTO_RD_EN_IDDQ_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_AUTO_RD_EN_IDDQ_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_AUTO_RD_EN_IDDQ_MODE_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_MASK 0x00c00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_MASK 0x00300000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_RESERVED_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_RESERVED_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_RESERVED_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_MASK 0x00007ff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_BITS 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_RXENB_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_RXENB_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_RXENB_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_RXENB_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_IDDQ_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_IDDQ_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_IDDQ_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_IDDQ_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_DOUT_N_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_DOUT_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_DOUT_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_DOUT_N_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_DOUT_P_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_DOUT_P_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_DOUT_P_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_DOUT_P_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL 0x00000920
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_RESERVED_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK 0x3e000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK 0x01f00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL 0x00000924
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_RESERVED_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK 0x3e000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK 0x01f00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSP_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL 0x00000928
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_RESERVED_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK 0x3e000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK 0x01f00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQSN_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL 0x0000092c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_MRR_RDBI_ENABLE_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_MRR_RDBI_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_MRR_RDBI_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_MRR_RDBI_ENABLE_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_ENABLE_DQSU_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_ENABLE_DQSU_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_ENABLE_DQSU_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_ENABLE_DQSU_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_DQ_DM_DATA_MASK 0x3fe00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_DQ_DM_DATA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_DQ_DM_DATA_BITS 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_DQ_DM_DATA_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_FORCE_DQS_TOGGLE_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_FORCE_DQS_TOGGLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_FORCE_DQS_TOGGLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_FORCE_DQS_TOGGLE_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_FORCE_DQS_HI_MASK 0x00080000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_FORCE_DQS_HI_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_FORCE_DQS_HI_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_FORCE_DQS_HI_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_FORCE_DQ_DM_MASK 0x00040000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_FORCE_DQ_DM_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_FORCE_DQ_DM_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_FORCE_DQ_DM_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_DM_INVERT_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_DM_INVERT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_DM_INVERT_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_DM_INVERT_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_WDBI_ENABLE_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_WDBI_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_WDBI_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_WDBI_ENABLE_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_RDBI_ENABLE_MASK 0x00008000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_RDBI_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_RDBI_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_RDBI_ENABLE_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_DM_MODE_MASK 0x00004000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_DM_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_DM_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_DM_MODE_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_DQ_PAD_OFF_MASK 0x00000ff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_DQ_PAD_OFF_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_DQ_PAD_OFF_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_DQ_PAD_OFF_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_RESERVED_MASK 0x0000000c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_RESERVED_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_DQS_TX_DIS_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_DQS_TX_DIS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_DQS_TX_DIS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_DQS_TX_DIS_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_MODE_SSTL_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_MODE_SSTL_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_MODE_SSTL_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_STATIC_PAD_CTL_MODE_SSTL_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE 0x00000930
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_RESERVED_MASK 0xffc00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_RESERVED_BITS 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_RESERVED_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQS_POSTAM_MODE_MASK 0x00200000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQS_POSTAM_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQS_POSTAM_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQS_POSTAM_MODE_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_POSTAM_TERM_BITS_MASK 0x00180000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_POSTAM_TERM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_POSTAM_TERM_BITS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_POSTAM_TERM_BITS_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DM_POSTAM_BITS_MASK 0x00060000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DM_POSTAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DM_POSTAM_BITS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DM_POSTAM_BITS_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DM_PREAM_BITS_MASK 0x0001c000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DM_PREAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DM_PREAM_BITS_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DM_PREAM_BITS_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_MASK 0x00003000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQ_PREAM_BITS_MASK 0x00000e00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQ_PREAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQ_PREAM_BITS_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQ_PREAM_BITS_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQS_MASK 0x000001e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQS_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQS_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQS_POSTAM_BITS_MASK 0x00000018
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQS_POSTAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQS_POSTAM_BITS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQS_POSTAM_BITS_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQS_PREAM_BITS_MASK 0x00000007
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQS_PREAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQS_PREAM_BITS_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQS_PREAM_BITS_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_ODT_CONTROL */
#define DDR_PHY_DDR34_PHY_BYTE_LANE_1_ODT_CONTROL 0x1023c934
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_ODT_CONTROL 0x00000934
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_ODT_CONTROL_RESERVED_MASK 0xfffff000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_ODT_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_ODT_CONTROL_RESERVED_BITS 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_ODT_CONTROL_RESERVED_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_ENABLE_MASK 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_ENABLE_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_DELAY_MASK 0x000007c0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_DELAY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_DELAY_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_DELAY_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_POST_LENGTH_MASK 0x00000038
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_POST_LENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_POST_LENGTH_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_POST_LENGTH_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_PRE_LENGTH_MASK 0x00000007
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_PRE_LENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_PRE_LENGTH_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_PRE_LENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_ENABLE */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_ENABLE 0x00000938
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_ENABLE_RESERVED_MASK 0xffffffc0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_ENABLE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_ENABLE_RESERVED_BITS 26
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_ENABLE_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_ENABLE_RESERVED_FOR_ECO_MASK 0x0000003c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_ENABLE_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_ENABLE_RESERVED_FOR_ECO_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_ENABLE_RESERVED_FOR_ECO_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_ENABLE_MEMC_CLOCK_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_ENABLE_MEMC_CLOCK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_ENABLE_MEMC_CLOCK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_ENABLE_MEMC_CLOCK_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_ENABLE_BIT_CLOCK_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_ENABLE_BIT_CLOCK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_ENABLE_BIT_CLOCK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_ENABLE_BIT_CLOCK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_IDLE */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_IDLE 0x0000093c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_IDLE_RESERVED_MASK 0xffffffc0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_IDLE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_IDLE_RESERVED_BITS 26
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_IDLE_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_IDLE_RESERVED_FOR_ECO_MASK 0x00000038
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_IDLE_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_IDLE_RESERVED_FOR_ECO_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_IDLE_RESERVED_FOR_ECO_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_IDLE_BIT_CLOCK_FIRST_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_IDLE_BIT_CLOCK_FIRST_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_IDLE_BIT_CLOCK_FIRST_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_IDLE_BIT_CLOCK_FIRST_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_IDLE_MEMC_CLOCK_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_IDLE_MEMC_CLOCK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_IDLE_MEMC_CLOCK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_IDLE_MEMC_CLOCK_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_IDLE_BIT_CLOCK_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_IDLE_BIT_CLOCK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_IDLE_BIT_CLOCK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CLOCK_IDLE_BIT_CLOCK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CHAN_FIFO_CLEAR */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CHAN_FIFO_CLEAR 0x00000940
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CHAN_FIFO_CLEAR_RESERVED_MASK 0xfffffff8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CHAN_FIFO_CLEAR_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CHAN_FIFO_CLEAR_RESERVED_BITS 29
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CHAN_FIFO_CLEAR_RESERVED_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CHAN_FIFO_CLEAR_IMMEDIATE_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CHAN_FIFO_CLEAR_IMMEDIATE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CHAN_FIFO_CLEAR_IMMEDIATE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CHAN_FIFO_CLEAR_IMMEDIATE_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CHAN_FIFO_CLEAR_VALUE_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CHAN_FIFO_CLEAR_VALUE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CHAN_FIFO_CLEAR_VALUE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CHAN_FIFO_CLEAR_VALUE_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CHAN_FIFO_CLEAR_ENABLE_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CHAN_FIFO_CLEAR_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CHAN_FIFO_CLEAR_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_READ_CHAN_FIFO_CLEAR_ENABLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_BL_SPARE_REG */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_BL_SPARE_REG 0x00000944
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_BL_SPARE_REG_RESERVED_FOR_ECO_MASK 0xffffffff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_BL_SPARE_REG_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_BL_SPARE_REG_RESERVED_FOR_ECO_BITS 32
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_BL_SPARE_REG_RESERVED_FOR_ECO_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_LEAKAGE_TEST */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_LEAKAGE_TEST 0x00000948
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_LEAKAGE_TEST_RESERVED_MASK 0xfffff800
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_LEAKAGE_TEST_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_LEAKAGE_TEST_RESERVED_BITS 21
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_LEAKAGE_TEST_RESERVED_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_LEAKAGE_TEST_TEST_DQS_N_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_LEAKAGE_TEST_TEST_DQS_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_LEAKAGE_TEST_TEST_DQS_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_LEAKAGE_TEST_TEST_DQS_N_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_LEAKAGE_TEST_DRIVE_HI_MASK 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_LEAKAGE_TEST_DRIVE_HI_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_LEAKAGE_TEST_DRIVE_HI_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_LEAKAGE_TEST_DRIVE_HI_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_LEAKAGE_TEST_DELAY_MASK 0x000001fe
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_LEAKAGE_TEST_DELAY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_LEAKAGE_TEST_DELAY_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_LEAKAGE_TEST_DELAY_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_LEAKAGE_TEST_TEST_EN_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_LEAKAGE_TEST_TEST_EN_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_LEAKAGE_TEST_TEST_EN_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_LEAKAGE_TEST_TEST_EN_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK 0x0000094c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK_READ_ENBU_MASK 0x00001000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK_READ_ENBU_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK_READ_ENBU_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK_READ_ENBU_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK_DQSU_MASK 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK_DQSU_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK_DQSU_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK_DQSU_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK_READ_ENB_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK_READ_ENB_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK_READ_ENB_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK_READ_ENB_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK_DQS_MASK 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK_DQS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK_DQS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK_DQS_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK_RESERVED_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK_RESERVED_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK_DQ_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK_DQ_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK_DQ_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_DQ_DM_DQS_READBACK_DQ_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_BUSY_ERROR_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_BUSY_ERROR_STATUS 0x00000950
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_BUSY_ERROR_STATUS_ADDR_MASK 0x0000fff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_BUSY_ERROR_STATUS_ADDR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_BUSY_ERROR_STATUS_ADDR_BITS 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_BUSY_ERROR_STATUS_ADDR_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_BUSY_ERROR_STATUS_RESERVED_MASK 0x0000000e
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_BUSY_ERROR_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_BUSY_ERROR_STATUS_RESERVED_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_BUSY_ERROR_STATUS_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_BUSY_ERROR_STATUS_ERROR_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_BUSY_ERROR_STATUS_ERROR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_BUSY_ERROR_STATUS_ERROR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_BUSY_ERROR_STATUS_ERROR_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG 0x00000954
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_CRC_ERR_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_CRC_ERR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_CRC_ERR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_CRC_ERR_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_PAR_ERR_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_PAR_ERR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_PAR_ERR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_PAR_ERR_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_MR5A2_MASK 0x20000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_MR5A2_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_MR5A2_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_MR5A2_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_MR5A1_MASK 0x10000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_MR5A1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_MR5A1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_MR5A1_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_MR5A0_MASK 0x08000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_MR5A0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_MR5A0_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_MR5A0_SHIFT 27
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_C02_MASK 0x04000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_C02_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_C02_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_C02_SHIFT 26
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_C01_MASK 0x02000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_C01_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_C01_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_C01_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_C00_MASK 0x01000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_C00_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_C00_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_C00_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_PAR_MASK 0x00800000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_PAR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_PAR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_PAR_SHIFT 23
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_ACT_N_MASK 0x00400000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_ACT_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_ACT_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_ACT_N_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_BG01_MASK 0x00200000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_BG01_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_BG01_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_BG01_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_BG00_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_BG00_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_BG00_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_BG00_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_BA01_MASK 0x00080000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_BA01_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_BA01_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_BA01_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_BA00_MASK 0x00040000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_BA00_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_BA00_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_BA00_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD17_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD17_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD17_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD17_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_RAS_N_AD16_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_RAS_N_AD16_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_RAS_N_AD16_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_RAS_N_AD16_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_CAS_N_AD15_MASK 0x00008000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_CAS_N_AD15_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_CAS_N_AD15_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_CAS_N_AD15_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_WE_N_AD14_MASK 0x00004000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_WE_N_AD14_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_WE_N_AD14_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_WE_N_AD14_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD13_MASK 0x00002000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD13_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD13_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD13_SHIFT 13
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD12_MASK 0x00001000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD12_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD12_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD12_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD11_MASK 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD11_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD11_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD11_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD10_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD10_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD10_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD10_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD09_MASK 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD09_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD09_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD09_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD08_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD08_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD08_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD08_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD07_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD07_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD07_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD07_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD06_MASK 0x00000040
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD06_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD06_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD06_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD05_MASK 0x00000020
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD05_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD05_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD05_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD04_MASK 0x00000010
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD04_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD04_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD04_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD03_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD03_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD03_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD03_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD02_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD02_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD02_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD02_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD01_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD01_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD01_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD01_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD00_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD00_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD00_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_CA_PARITY_LOG_AD00_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_MRR_READ_DATA */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_MRR_READ_DATA 0x00000958
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_MRR_READ_DATA_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_MRR_READ_DATA_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_MRR_READ_DATA_RESERVED_BITS 24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_MRR_READ_DATA_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_MRR_READ_DATA_DATA_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_MRR_READ_DATA_DATA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_MRR_READ_DATA_DATA_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_1_MRR_READ_DATA_DATA_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS0 0x00000a00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS1 0x00000a04
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQS_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS0 0x00000a08
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS1 0x00000a0c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQSU_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS0 0x00000a10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS0 0x00000a14
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS0 0x00000a18
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS0 0x00000a1c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS0 0x00000a20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS0 0x00000a24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS0 0x00000a28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS0 0x00000a2c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS0 0x00000a30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS1 0x00000a34
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS1 0x00000a38
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS1 0x00000a3c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS1 0x00000a40
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS1 0x00000a44
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS1 0x00000a48
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS1 0x00000a4c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS1 0x00000a50
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS1 0x00000a54
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DM_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS0 0x00000a58
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS0 0x00000a5c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS1 0x00000a60
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSP_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS1 0x00000a64
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSN_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS0 0x00000a68
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS0 0x00000a6c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS1 0x00000a70
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSPU_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS1 0x00000a74
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQSNU_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS0 0x00000a78
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS0 0x00000a7c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS0 0x00000a80
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS0 0x00000a84
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS0 0x00000a88
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS0 0x00000a8c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS0 0x00000a90
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS0 0x00000a94
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS0 0x00000a98
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS1 0x00000a9c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS1 0x00000aa0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS1 0x00000aa4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS1 0x00000aa8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS1 0x00000aac
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS1 0x00000ab0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS1 0x00000ab4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS1 0x00000ab8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS1 0x00000abc
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DM_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0 0x00000ac0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS1 0x00000ac4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS0 0x00000ac8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS1 0x00000acc
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_VDL_CONTROL_RD_ENU_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC 0x00000ad0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_ENABLE_CS1_MASK 0x00400000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_ENABLE_CS1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_ENABLE_CS1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_ENABLE_CS1_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_CS1U_CYCLES_MASK 0x003e0000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_CS1U_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_CS1U_CYCLES_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_CS1U_CYCLES_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_RESERVED_MASK 0x00008000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_RESERVED_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_RESERVED_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_CS0U_CYCLES_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_CS0U_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_CS0U_CYCLES_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_CS0U_CYCLES_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_CS1_CYCLES_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_CS1_CYCLES_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_CS1_CYCLES_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_CS0_CYCLES_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_CS0_CYCLES_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC 0x00000ad4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_ENABLE_CS1_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_ENABLE_CS1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_ENABLE_CS1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_ENABLE_CS1_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_RESERVED_MASK 0x000e0000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_RESERVED_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_RESERVED_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_CS1U_CYCLES_MASK 0x0000f000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_CS1U_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_CS1U_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_CS1U_CYCLES_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_CS0U_CYCLES_MASK 0x00000f00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_CS0U_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_CS0U_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_CS0U_CYCLES_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQS_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ0_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ0_DLY_CYC 0x00000ad8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ0_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ0_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ0_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ0_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ0_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ0_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ0_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ0_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ0_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ0_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ0_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ0_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ0_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ0_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ0_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ0_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ0_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ0_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ0_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ0_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ1_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ1_DLY_CYC 0x00000adc
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ1_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ1_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ1_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ1_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ1_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ1_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ1_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ1_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ1_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ1_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ1_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ1_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ1_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ1_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ1_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ1_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ1_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ1_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ1_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ1_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ2_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ2_DLY_CYC 0x00000ae0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ2_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ2_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ2_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ2_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ2_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ2_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ2_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ2_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ2_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ2_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ2_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ2_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ2_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ2_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ2_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ2_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ2_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ2_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ2_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ2_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ3_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ3_DLY_CYC 0x00000ae4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ3_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ3_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ3_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ3_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ3_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ3_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ3_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ3_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ3_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ3_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ3_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ3_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ3_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ3_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ3_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ3_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ3_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ3_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ3_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ3_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ4_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ4_DLY_CYC 0x00000ae8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ4_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ4_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ4_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ4_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ4_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ4_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ4_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ4_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ4_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ4_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ4_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ4_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ4_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ4_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ4_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ4_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ4_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ4_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ4_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ4_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ5_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ5_DLY_CYC 0x00000aec
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ5_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ5_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ5_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ5_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ5_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ5_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ5_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ5_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ5_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ5_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ5_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ5_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ5_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ5_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ5_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ5_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ5_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ5_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ5_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ5_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ6_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ6_DLY_CYC 0x00000af0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ6_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ6_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ6_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ6_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ6_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ6_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ6_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ6_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ6_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ6_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ6_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ6_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ6_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ6_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ6_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ6_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ6_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ6_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ6_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ6_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ7_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ7_DLY_CYC 0x00000af4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ7_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ7_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ7_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ7_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ7_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ7_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ7_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ7_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ7_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ7_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ7_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ7_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ7_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ7_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ7_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ7_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ7_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ7_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ7_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DQ7_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DM_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DM_DLY_CYC 0x00000af8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DM_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DM_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DM_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DM_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DM_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DM_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DM_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DM_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DM_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DM_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DM_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DM_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DM_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DM_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DM_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DM_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DM_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DM_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DM_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_CHAN_DM_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL 0x00000afc
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_RESERVED_BITS 24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_RD_EN_SUPPRESSION_MODE_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_RD_EN_SUPPRESSION_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_RD_EN_SUPPRESSION_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_RD_EN_SUPPRESSION_MODE_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_FIFO_ERROR_ON_DFI_MASK 0x00000040
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_FIFO_ERROR_ON_DFI_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_FIFO_ERROR_ON_DFI_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_FIFO_ERROR_ON_DFI_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_RD_EN_TOGGLE_MODE_MASK 0x00000020
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_RD_EN_TOGGLE_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_RD_EN_TOGGLE_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_RD_EN_TOGGLE_MODE_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_MODE_MASK 0x00000010
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_MODE_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_RD_EN_MODE_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_RD_EN_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_RD_EN_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_RD_EN_MODE_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_RD_DATA_DLY_MASK 0x00000007
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_RD_DATA_DLY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_RD_DATA_DLY_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CONTROL_RD_DATA_DLY_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_ADDR */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_ADDR 0x00000b00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_ADDR_RESERVED_MASK 0xfffffff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_ADDR_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_ADDR_RESERVED_BITS 28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_ADDR_RESERVED_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_ADDR_ADDR_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_ADDR_ADDR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_ADDR_ADDR_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_ADDR_ADDR_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_DATA */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_DATA 0x00000b04
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_DATA_DATA_MASK 0xffffffff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_DATA_DATA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_DATA_DATA_BITS 32
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_DATA_DATA_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_DM_DBI */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_DM_DBI 0x00000b08
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_DM_DBI_RESERVED_MASK 0xfffffff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_DM_DBI_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_DM_DBI_RESERVED_BITS 28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_DM_DBI_RESERVED_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_DM_DBI_DM_DBI_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_DM_DBI_DM_DBI_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_DM_DBI_DM_DBI_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_DM_DBI_DM_DBI_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS 0x00000b0c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS_OVER_FLOW_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS_OVER_FLOW_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS_OVER_FLOW_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS_OVER_FLOW_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS_UNDER_FLOW_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS_UNDER_FLOW_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS_UNDER_FLOW_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS_UNDER_FLOW_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS_RESET_NOT_EMPTY_MASK 0x20000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS_RESET_NOT_EMPTY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS_RESET_NOT_EMPTY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS_RESET_NOT_EMPTY_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS_RD_STATUS_MASK 0x000ff000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS_RD_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS_RD_STATUS_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS_RD_STATUS_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS_RESERVED_MASK 0x00000c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS_RESERVED_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS_WR_STATUS_MASK 0x000003ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS_WR_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS_WR_STATUS_BITS 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_STATUS_WR_STATUS_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS 0x00000b10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS_OVER_FLOW_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS_OVER_FLOW_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS_OVER_FLOW_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS_OVER_FLOW_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS_UNDER_FLOW_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS_UNDER_FLOW_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS_UNDER_FLOW_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS_UNDER_FLOW_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS_RESET_NOT_EMPTY_MASK 0x20000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS_RESET_NOT_EMPTY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS_RESET_NOT_EMPTY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS_RESET_NOT_EMPTY_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS_RD_STATUS_MASK 0x000ff000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS_RD_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS_RD_STATUS_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS_RD_STATUS_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS_RESERVED_MASK 0x00000c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS_RESERVED_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS_WR_STATUS_MASK 0x000003ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS_WR_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS_WR_STATUS_BITS 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFOU_STATUS_WR_STATUS_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_CLEAR */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_CLEAR 0x00000b14
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_CLEAR_RESERVED_MASK 0xfffffffe
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_CLEAR_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_CLEAR_RESERVED_BITS 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_CLEAR_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_CLEAR_CLEAR_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_CLEAR_CLEAR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_CLEAR_CLEAR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_FIFO_CLEAR_CLEAR_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DYNAMIC_CLOCK_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DYNAMIC_CLOCK_CONTROL 0x00000b18
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DYNAMIC_CLOCK_CONTROL_RESERVED_MASK 0xfffffff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DYNAMIC_CLOCK_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DYNAMIC_CLOCK_CONTROL_RESERVED_BITS 28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DYNAMIC_CLOCK_CONTROL_RESERVED_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DYNAMIC_CLOCK_CONTROL_DISABLE_WR_CHAN_MEMC_CLK_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DYNAMIC_CLOCK_CONTROL_DISABLE_WR_CHAN_MEMC_CLK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DYNAMIC_CLOCK_CONTROL_DISABLE_WR_CHAN_MEMC_CLK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DYNAMIC_CLOCK_CONTROL_DISABLE_WR_CHAN_MEMC_CLK_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DYNAMIC_CLOCK_CONTROL_DISABLE_RD_CHAN_MEMC_CLK_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DYNAMIC_CLOCK_CONTROL_DISABLE_RD_CHAN_MEMC_CLK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DYNAMIC_CLOCK_CONTROL_DISABLE_RD_CHAN_MEMC_CLK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DYNAMIC_CLOCK_CONTROL_DISABLE_RD_CHAN_MEMC_CLK_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DYNAMIC_CLOCK_CONTROL_AGGRESSIVE_BIT_CELL_READ_DISABLE_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DYNAMIC_CLOCK_CONTROL_AGGRESSIVE_BIT_CELL_READ_DISABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DYNAMIC_CLOCK_CONTROL_AGGRESSIVE_BIT_CELL_READ_DISABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DYNAMIC_CLOCK_CONTROL_AGGRESSIVE_BIT_CELL_READ_DISABLE_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DYNAMIC_CLOCK_CONTROL_DISABLE_BIT_CELL_DDR_CK_ON_IDLE_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DYNAMIC_CLOCK_CONTROL_DISABLE_BIT_CELL_DDR_CK_ON_IDLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DYNAMIC_CLOCK_CONTROL_DISABLE_BIT_CELL_DDR_CK_ON_IDLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DYNAMIC_CLOCK_CONTROL_DISABLE_BIT_CELL_DDR_CK_ON_IDLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL 0x00000b1c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_IDLE_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_IDLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_IDLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_IDLE_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_RESERVED_FOR_ECO_MASK 0x7c000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_RESERVED_FOR_ECO_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_RESERVED_FOR_ECO_SHIFT 26
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_AUTO_RD_EN_RXENB_MODE_MASK 0x02000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_AUTO_RD_EN_RXENB_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_AUTO_RD_EN_RXENB_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_AUTO_RD_EN_RXENB_MODE_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_AUTO_RD_EN_IDDQ_MODE_MASK 0x01000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_AUTO_RD_EN_IDDQ_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_AUTO_RD_EN_IDDQ_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_AUTO_RD_EN_IDDQ_MODE_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_MASK 0x00c00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_MASK 0x00300000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_RESERVED_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_RESERVED_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_RESERVED_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_MASK 0x00007ff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_BITS 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_RXENB_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_RXENB_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_RXENB_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_RXENB_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_IDDQ_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_IDDQ_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_IDDQ_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_IDDQ_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_DOUT_N_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_DOUT_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_DOUT_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_DOUT_N_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_DOUT_P_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_DOUT_P_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_DOUT_P_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_DOUT_P_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL 0x00000b20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_RESERVED_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK 0x3e000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK 0x01f00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL 0x00000b24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_RESERVED_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK 0x3e000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK 0x01f00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSP_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL 0x00000b28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_RESERVED_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK 0x3e000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK 0x01f00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQSN_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL 0x00000b2c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_MRR_RDBI_ENABLE_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_MRR_RDBI_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_MRR_RDBI_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_MRR_RDBI_ENABLE_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_ENABLE_DQSU_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_ENABLE_DQSU_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_ENABLE_DQSU_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_ENABLE_DQSU_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_DQ_DM_DATA_MASK 0x3fe00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_DQ_DM_DATA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_DQ_DM_DATA_BITS 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_DQ_DM_DATA_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_FORCE_DQS_TOGGLE_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_FORCE_DQS_TOGGLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_FORCE_DQS_TOGGLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_FORCE_DQS_TOGGLE_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_FORCE_DQS_HI_MASK 0x00080000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_FORCE_DQS_HI_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_FORCE_DQS_HI_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_FORCE_DQS_HI_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_FORCE_DQ_DM_MASK 0x00040000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_FORCE_DQ_DM_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_FORCE_DQ_DM_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_FORCE_DQ_DM_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_DM_INVERT_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_DM_INVERT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_DM_INVERT_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_DM_INVERT_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_WDBI_ENABLE_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_WDBI_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_WDBI_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_WDBI_ENABLE_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_RDBI_ENABLE_MASK 0x00008000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_RDBI_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_RDBI_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_RDBI_ENABLE_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_DM_MODE_MASK 0x00004000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_DM_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_DM_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_DM_MODE_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_DQ_PAD_OFF_MASK 0x00000ff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_DQ_PAD_OFF_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_DQ_PAD_OFF_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_DQ_PAD_OFF_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_RESERVED_MASK 0x0000000c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_RESERVED_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_DQS_TX_DIS_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_DQS_TX_DIS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_DQS_TX_DIS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_DQS_TX_DIS_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_MODE_SSTL_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_MODE_SSTL_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_MODE_SSTL_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_STATIC_PAD_CTL_MODE_SSTL_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE 0x00000b30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_RESERVED_MASK 0xffc00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_RESERVED_BITS 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_RESERVED_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQS_POSTAM_MODE_MASK 0x00200000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQS_POSTAM_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQS_POSTAM_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQS_POSTAM_MODE_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_POSTAM_TERM_BITS_MASK 0x00180000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_POSTAM_TERM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_POSTAM_TERM_BITS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_POSTAM_TERM_BITS_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DM_POSTAM_BITS_MASK 0x00060000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DM_POSTAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DM_POSTAM_BITS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DM_POSTAM_BITS_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DM_PREAM_BITS_MASK 0x0001c000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DM_PREAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DM_PREAM_BITS_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DM_PREAM_BITS_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_MASK 0x00003000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQ_PREAM_BITS_MASK 0x00000e00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQ_PREAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQ_PREAM_BITS_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQ_PREAM_BITS_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQS_MASK 0x000001e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQS_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQS_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQS_POSTAM_BITS_MASK 0x00000018
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQS_POSTAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQS_POSTAM_BITS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQS_POSTAM_BITS_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQS_PREAM_BITS_MASK 0x00000007
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQS_PREAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQS_PREAM_BITS_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQS_PREAM_BITS_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_ODT_CONTROL */
#define DDR_PHY_DDR34_PHY_BYTE_LANE_2_ODT_CONTROL 0x1023cb34
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_ODT_CONTROL 0x00000b34
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_ODT_CONTROL_RESERVED_MASK 0xfffff000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_ODT_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_ODT_CONTROL_RESERVED_BITS 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_ODT_CONTROL_RESERVED_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_ENABLE_MASK 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_ENABLE_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_DELAY_MASK 0x000007c0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_DELAY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_DELAY_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_DELAY_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_POST_LENGTH_MASK 0x00000038
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_POST_LENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_POST_LENGTH_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_POST_LENGTH_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_PRE_LENGTH_MASK 0x00000007
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_PRE_LENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_PRE_LENGTH_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_PRE_LENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_ENABLE */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_ENABLE 0x00000b38
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_ENABLE_RESERVED_MASK 0xffffffc0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_ENABLE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_ENABLE_RESERVED_BITS 26
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_ENABLE_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_ENABLE_RESERVED_FOR_ECO_MASK 0x0000003c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_ENABLE_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_ENABLE_RESERVED_FOR_ECO_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_ENABLE_RESERVED_FOR_ECO_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_ENABLE_MEMC_CLOCK_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_ENABLE_MEMC_CLOCK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_ENABLE_MEMC_CLOCK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_ENABLE_MEMC_CLOCK_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_ENABLE_BIT_CLOCK_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_ENABLE_BIT_CLOCK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_ENABLE_BIT_CLOCK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_ENABLE_BIT_CLOCK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_IDLE */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_IDLE 0x00000b3c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_IDLE_RESERVED_MASK 0xffffffc0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_IDLE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_IDLE_RESERVED_BITS 26
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_IDLE_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_IDLE_RESERVED_FOR_ECO_MASK 0x00000038
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_IDLE_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_IDLE_RESERVED_FOR_ECO_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_IDLE_RESERVED_FOR_ECO_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_IDLE_BIT_CLOCK_FIRST_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_IDLE_BIT_CLOCK_FIRST_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_IDLE_BIT_CLOCK_FIRST_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_IDLE_BIT_CLOCK_FIRST_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_IDLE_MEMC_CLOCK_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_IDLE_MEMC_CLOCK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_IDLE_MEMC_CLOCK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_IDLE_MEMC_CLOCK_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_IDLE_BIT_CLOCK_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_IDLE_BIT_CLOCK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_IDLE_BIT_CLOCK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CLOCK_IDLE_BIT_CLOCK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CHAN_FIFO_CLEAR */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CHAN_FIFO_CLEAR 0x00000b40
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CHAN_FIFO_CLEAR_RESERVED_MASK 0xfffffff8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CHAN_FIFO_CLEAR_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CHAN_FIFO_CLEAR_RESERVED_BITS 29
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CHAN_FIFO_CLEAR_RESERVED_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CHAN_FIFO_CLEAR_IMMEDIATE_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CHAN_FIFO_CLEAR_IMMEDIATE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CHAN_FIFO_CLEAR_IMMEDIATE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CHAN_FIFO_CLEAR_IMMEDIATE_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CHAN_FIFO_CLEAR_VALUE_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CHAN_FIFO_CLEAR_VALUE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CHAN_FIFO_CLEAR_VALUE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CHAN_FIFO_CLEAR_VALUE_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CHAN_FIFO_CLEAR_ENABLE_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CHAN_FIFO_CLEAR_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CHAN_FIFO_CLEAR_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_READ_CHAN_FIFO_CLEAR_ENABLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_BL_SPARE_REG */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_BL_SPARE_REG 0x00000b44
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_BL_SPARE_REG_RESERVED_FOR_ECO_MASK 0xffffffff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_BL_SPARE_REG_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_BL_SPARE_REG_RESERVED_FOR_ECO_BITS 32
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_BL_SPARE_REG_RESERVED_FOR_ECO_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_LEAKAGE_TEST */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_LEAKAGE_TEST 0x00000b48
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_LEAKAGE_TEST_RESERVED_MASK 0xfffff800
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_LEAKAGE_TEST_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_LEAKAGE_TEST_RESERVED_BITS 21
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_LEAKAGE_TEST_RESERVED_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_LEAKAGE_TEST_TEST_DQS_N_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_LEAKAGE_TEST_TEST_DQS_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_LEAKAGE_TEST_TEST_DQS_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_LEAKAGE_TEST_TEST_DQS_N_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_LEAKAGE_TEST_DRIVE_HI_MASK 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_LEAKAGE_TEST_DRIVE_HI_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_LEAKAGE_TEST_DRIVE_HI_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_LEAKAGE_TEST_DRIVE_HI_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_LEAKAGE_TEST_DELAY_MASK 0x000001fe
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_LEAKAGE_TEST_DELAY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_LEAKAGE_TEST_DELAY_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_LEAKAGE_TEST_DELAY_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_LEAKAGE_TEST_TEST_EN_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_LEAKAGE_TEST_TEST_EN_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_LEAKAGE_TEST_TEST_EN_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_LEAKAGE_TEST_TEST_EN_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK 0x00000b4c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK_READ_ENBU_MASK 0x00001000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK_READ_ENBU_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK_READ_ENBU_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK_READ_ENBU_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK_DQSU_MASK 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK_DQSU_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK_DQSU_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK_DQSU_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK_READ_ENB_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK_READ_ENB_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK_READ_ENB_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK_READ_ENB_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK_DQS_MASK 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK_DQS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK_DQS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK_DQS_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK_RESERVED_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK_RESERVED_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK_DQ_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK_DQ_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK_DQ_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_DQ_DM_DQS_READBACK_DQ_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_BUSY_ERROR_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_BUSY_ERROR_STATUS 0x00000b50
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_BUSY_ERROR_STATUS_ADDR_MASK 0x0000fff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_BUSY_ERROR_STATUS_ADDR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_BUSY_ERROR_STATUS_ADDR_BITS 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_BUSY_ERROR_STATUS_ADDR_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_BUSY_ERROR_STATUS_RESERVED_MASK 0x0000000e
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_BUSY_ERROR_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_BUSY_ERROR_STATUS_RESERVED_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_BUSY_ERROR_STATUS_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_BUSY_ERROR_STATUS_ERROR_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_BUSY_ERROR_STATUS_ERROR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_BUSY_ERROR_STATUS_ERROR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_BUSY_ERROR_STATUS_ERROR_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG 0x00000b54
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_CRC_ERR_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_CRC_ERR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_CRC_ERR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_CRC_ERR_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_PAR_ERR_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_PAR_ERR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_PAR_ERR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_PAR_ERR_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_MR5A2_MASK 0x20000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_MR5A2_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_MR5A2_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_MR5A2_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_MR5A1_MASK 0x10000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_MR5A1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_MR5A1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_MR5A1_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_MR5A0_MASK 0x08000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_MR5A0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_MR5A0_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_MR5A0_SHIFT 27
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_C02_MASK 0x04000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_C02_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_C02_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_C02_SHIFT 26
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_C01_MASK 0x02000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_C01_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_C01_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_C01_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_C00_MASK 0x01000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_C00_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_C00_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_C00_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_PAR_MASK 0x00800000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_PAR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_PAR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_PAR_SHIFT 23
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_ACT_N_MASK 0x00400000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_ACT_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_ACT_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_ACT_N_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_BG01_MASK 0x00200000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_BG01_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_BG01_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_BG01_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_BG00_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_BG00_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_BG00_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_BG00_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_BA01_MASK 0x00080000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_BA01_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_BA01_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_BA01_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_BA00_MASK 0x00040000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_BA00_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_BA00_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_BA00_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD17_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD17_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD17_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD17_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_RAS_N_AD16_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_RAS_N_AD16_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_RAS_N_AD16_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_RAS_N_AD16_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_CAS_N_AD15_MASK 0x00008000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_CAS_N_AD15_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_CAS_N_AD15_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_CAS_N_AD15_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_WE_N_AD14_MASK 0x00004000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_WE_N_AD14_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_WE_N_AD14_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_WE_N_AD14_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD13_MASK 0x00002000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD13_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD13_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD13_SHIFT 13
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD12_MASK 0x00001000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD12_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD12_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD12_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD11_MASK 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD11_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD11_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD11_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD10_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD10_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD10_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD10_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD09_MASK 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD09_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD09_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD09_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD08_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD08_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD08_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD08_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD07_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD07_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD07_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD07_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD06_MASK 0x00000040
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD06_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD06_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD06_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD05_MASK 0x00000020
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD05_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD05_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD05_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD04_MASK 0x00000010
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD04_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD04_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD04_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD03_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD03_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD03_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD03_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD02_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD02_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD02_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD02_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD01_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD01_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD01_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD01_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD00_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD00_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD00_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_CA_PARITY_LOG_AD00_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_MRR_READ_DATA */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_MRR_READ_DATA 0x00000b58
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_MRR_READ_DATA_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_MRR_READ_DATA_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_MRR_READ_DATA_RESERVED_BITS 24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_MRR_READ_DATA_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_MRR_READ_DATA_DATA_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_MRR_READ_DATA_DATA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_MRR_READ_DATA_DATA_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_2_MRR_READ_DATA_DATA_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS0 0x00000c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS1 0x00000c04
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQS_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS0 0x00000c08
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS1 0x00000c0c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQSU_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS0 0x00000c10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS0 0x00000c14
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS0 0x00000c18
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS0 0x00000c1c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS0 0x00000c20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS0 0x00000c24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS0 0x00000c28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS0 0x00000c2c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS0 0x00000c30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS1 0x00000c34
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS1 0x00000c38
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS1 0x00000c3c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS1 0x00000c40
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS1 0x00000c44
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS1 0x00000c48
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS1 0x00000c4c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS1 0x00000c50
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS1 0x00000c54
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DM_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS0 0x00000c58
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS0 0x00000c5c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS1 0x00000c60
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSP_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS1 0x00000c64
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSN_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS0 0x00000c68
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS0 0x00000c6c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS1 0x00000c70
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSPU_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS1 0x00000c74
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQSNU_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS0 0x00000c78
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS0 0x00000c7c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS0 0x00000c80
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS0 0x00000c84
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS0 0x00000c88
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS0 0x00000c8c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS0 0x00000c90
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS0 0x00000c94
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS0 0x00000c98
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS1 0x00000c9c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS1 0x00000ca0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS1 0x00000ca4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS1 0x00000ca8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS1 0x00000cac
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS1 0x00000cb0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS1 0x00000cb4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS1 0x00000cb8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS1 0x00000cbc
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DM_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0 0x00000cc0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS1 0x00000cc4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS0 0x00000cc8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS1 0x00000ccc
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_VDL_CONTROL_RD_ENU_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC 0x00000cd0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_ENABLE_CS1_MASK 0x00400000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_ENABLE_CS1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_ENABLE_CS1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_ENABLE_CS1_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_CS1U_CYCLES_MASK 0x003e0000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_CS1U_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_CS1U_CYCLES_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_CS1U_CYCLES_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_RESERVED_MASK 0x00008000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_RESERVED_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_RESERVED_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_CS0U_CYCLES_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_CS0U_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_CS0U_CYCLES_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_CS0U_CYCLES_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_CS1_CYCLES_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_CS1_CYCLES_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_CS1_CYCLES_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_CS0_CYCLES_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_CS0_CYCLES_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC 0x00000cd4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_ENABLE_CS1_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_ENABLE_CS1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_ENABLE_CS1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_ENABLE_CS1_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_RESERVED_MASK 0x000e0000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_RESERVED_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_RESERVED_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_CS1U_CYCLES_MASK 0x0000f000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_CS1U_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_CS1U_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_CS1U_CYCLES_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_CS0U_CYCLES_MASK 0x00000f00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_CS0U_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_CS0U_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_CS0U_CYCLES_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQS_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ0_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ0_DLY_CYC 0x00000cd8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ0_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ0_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ0_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ0_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ0_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ0_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ0_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ0_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ0_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ0_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ0_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ0_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ0_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ0_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ0_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ0_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ0_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ0_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ0_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ0_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ1_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ1_DLY_CYC 0x00000cdc
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ1_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ1_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ1_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ1_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ1_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ1_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ1_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ1_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ1_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ1_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ1_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ1_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ1_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ1_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ1_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ1_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ1_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ1_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ1_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ1_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ2_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ2_DLY_CYC 0x00000ce0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ2_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ2_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ2_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ2_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ2_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ2_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ2_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ2_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ2_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ2_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ2_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ2_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ2_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ2_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ2_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ2_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ2_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ2_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ2_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ2_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ3_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ3_DLY_CYC 0x00000ce4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ3_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ3_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ3_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ3_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ3_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ3_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ3_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ3_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ3_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ3_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ3_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ3_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ3_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ3_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ3_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ3_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ3_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ3_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ3_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ3_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ4_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ4_DLY_CYC 0x00000ce8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ4_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ4_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ4_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ4_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ4_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ4_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ4_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ4_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ4_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ4_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ4_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ4_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ4_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ4_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ4_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ4_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ4_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ4_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ4_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ4_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ5_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ5_DLY_CYC 0x00000cec
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ5_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ5_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ5_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ5_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ5_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ5_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ5_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ5_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ5_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ5_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ5_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ5_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ5_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ5_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ5_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ5_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ5_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ5_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ5_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ5_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ6_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ6_DLY_CYC 0x00000cf0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ6_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ6_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ6_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ6_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ6_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ6_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ6_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ6_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ6_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ6_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ6_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ6_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ6_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ6_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ6_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ6_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ6_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ6_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ6_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ6_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ7_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ7_DLY_CYC 0x00000cf4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ7_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ7_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ7_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ7_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ7_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ7_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ7_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ7_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ7_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ7_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ7_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ7_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ7_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ7_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ7_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ7_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ7_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ7_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ7_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DQ7_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DM_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DM_DLY_CYC 0x00000cf8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DM_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DM_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DM_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DM_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DM_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DM_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DM_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DM_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DM_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DM_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DM_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DM_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DM_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DM_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DM_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DM_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DM_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DM_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DM_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_CHAN_DM_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL 0x00000cfc
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_RESERVED_BITS 24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_RD_EN_SUPPRESSION_MODE_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_RD_EN_SUPPRESSION_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_RD_EN_SUPPRESSION_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_RD_EN_SUPPRESSION_MODE_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_FIFO_ERROR_ON_DFI_MASK 0x00000040
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_FIFO_ERROR_ON_DFI_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_FIFO_ERROR_ON_DFI_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_FIFO_ERROR_ON_DFI_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_RD_EN_TOGGLE_MODE_MASK 0x00000020
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_RD_EN_TOGGLE_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_RD_EN_TOGGLE_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_RD_EN_TOGGLE_MODE_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_MODE_MASK 0x00000010
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_MODE_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_RD_EN_MODE_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_RD_EN_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_RD_EN_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_RD_EN_MODE_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_RD_DATA_DLY_MASK 0x00000007
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_RD_DATA_DLY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_RD_DATA_DLY_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CONTROL_RD_DATA_DLY_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_ADDR */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_ADDR 0x00000d00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_ADDR_RESERVED_MASK 0xfffffff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_ADDR_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_ADDR_RESERVED_BITS 28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_ADDR_RESERVED_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_ADDR_ADDR_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_ADDR_ADDR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_ADDR_ADDR_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_ADDR_ADDR_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_DATA */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_DATA 0x00000d04
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_DATA_DATA_MASK 0xffffffff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_DATA_DATA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_DATA_DATA_BITS 32
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_DATA_DATA_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_DM_DBI */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_DM_DBI 0x00000d08
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_DM_DBI_RESERVED_MASK 0xfffffff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_DM_DBI_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_DM_DBI_RESERVED_BITS 28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_DM_DBI_RESERVED_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_DM_DBI_DM_DBI_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_DM_DBI_DM_DBI_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_DM_DBI_DM_DBI_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_DM_DBI_DM_DBI_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS 0x00000d0c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS_OVER_FLOW_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS_OVER_FLOW_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS_OVER_FLOW_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS_OVER_FLOW_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS_UNDER_FLOW_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS_UNDER_FLOW_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS_UNDER_FLOW_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS_UNDER_FLOW_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS_RESET_NOT_EMPTY_MASK 0x20000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS_RESET_NOT_EMPTY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS_RESET_NOT_EMPTY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS_RESET_NOT_EMPTY_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS_RD_STATUS_MASK 0x000ff000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS_RD_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS_RD_STATUS_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS_RD_STATUS_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS_RESERVED_MASK 0x00000c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS_RESERVED_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS_WR_STATUS_MASK 0x000003ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS_WR_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS_WR_STATUS_BITS 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_STATUS_WR_STATUS_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS 0x00000d10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS_OVER_FLOW_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS_OVER_FLOW_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS_OVER_FLOW_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS_OVER_FLOW_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS_UNDER_FLOW_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS_UNDER_FLOW_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS_UNDER_FLOW_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS_UNDER_FLOW_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS_RESET_NOT_EMPTY_MASK 0x20000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS_RESET_NOT_EMPTY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS_RESET_NOT_EMPTY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS_RESET_NOT_EMPTY_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS_RD_STATUS_MASK 0x000ff000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS_RD_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS_RD_STATUS_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS_RD_STATUS_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS_RESERVED_MASK 0x00000c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS_RESERVED_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS_WR_STATUS_MASK 0x000003ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS_WR_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS_WR_STATUS_BITS 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFOU_STATUS_WR_STATUS_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_CLEAR */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_CLEAR 0x00000d14
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_CLEAR_RESERVED_MASK 0xfffffffe
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_CLEAR_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_CLEAR_RESERVED_BITS 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_CLEAR_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_CLEAR_CLEAR_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_CLEAR_CLEAR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_CLEAR_CLEAR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_FIFO_CLEAR_CLEAR_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DYNAMIC_CLOCK_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DYNAMIC_CLOCK_CONTROL 0x00000d18
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DYNAMIC_CLOCK_CONTROL_RESERVED_MASK 0xfffffff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DYNAMIC_CLOCK_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DYNAMIC_CLOCK_CONTROL_RESERVED_BITS 28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DYNAMIC_CLOCK_CONTROL_RESERVED_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DYNAMIC_CLOCK_CONTROL_DISABLE_WR_CHAN_MEMC_CLK_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DYNAMIC_CLOCK_CONTROL_DISABLE_WR_CHAN_MEMC_CLK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DYNAMIC_CLOCK_CONTROL_DISABLE_WR_CHAN_MEMC_CLK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DYNAMIC_CLOCK_CONTROL_DISABLE_WR_CHAN_MEMC_CLK_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DYNAMIC_CLOCK_CONTROL_DISABLE_RD_CHAN_MEMC_CLK_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DYNAMIC_CLOCK_CONTROL_DISABLE_RD_CHAN_MEMC_CLK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DYNAMIC_CLOCK_CONTROL_DISABLE_RD_CHAN_MEMC_CLK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DYNAMIC_CLOCK_CONTROL_DISABLE_RD_CHAN_MEMC_CLK_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DYNAMIC_CLOCK_CONTROL_AGGRESSIVE_BIT_CELL_READ_DISABLE_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DYNAMIC_CLOCK_CONTROL_AGGRESSIVE_BIT_CELL_READ_DISABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DYNAMIC_CLOCK_CONTROL_AGGRESSIVE_BIT_CELL_READ_DISABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DYNAMIC_CLOCK_CONTROL_AGGRESSIVE_BIT_CELL_READ_DISABLE_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DYNAMIC_CLOCK_CONTROL_DISABLE_BIT_CELL_DDR_CK_ON_IDLE_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DYNAMIC_CLOCK_CONTROL_DISABLE_BIT_CELL_DDR_CK_ON_IDLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DYNAMIC_CLOCK_CONTROL_DISABLE_BIT_CELL_DDR_CK_ON_IDLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DYNAMIC_CLOCK_CONTROL_DISABLE_BIT_CELL_DDR_CK_ON_IDLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL 0x00000d1c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_IDLE_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_IDLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_IDLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_IDLE_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_RESERVED_FOR_ECO_MASK 0x7c000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_RESERVED_FOR_ECO_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_RESERVED_FOR_ECO_SHIFT 26
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_AUTO_RD_EN_RXENB_MODE_MASK 0x02000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_AUTO_RD_EN_RXENB_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_AUTO_RD_EN_RXENB_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_AUTO_RD_EN_RXENB_MODE_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_AUTO_RD_EN_IDDQ_MODE_MASK 0x01000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_AUTO_RD_EN_IDDQ_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_AUTO_RD_EN_IDDQ_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_AUTO_RD_EN_IDDQ_MODE_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_MASK 0x00c00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_MASK 0x00300000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_RESERVED_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_RESERVED_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_RESERVED_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_MASK 0x00007ff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_BITS 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_RXENB_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_RXENB_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_RXENB_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_RXENB_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_IDDQ_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_IDDQ_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_IDDQ_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_IDDQ_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_DOUT_N_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_DOUT_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_DOUT_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_DOUT_N_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_DOUT_P_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_DOUT_P_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_DOUT_P_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_DOUT_P_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL 0x00000d20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_RESERVED_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK 0x3e000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK 0x01f00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL 0x00000d24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_RESERVED_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK 0x3e000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK 0x01f00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSP_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL 0x00000d28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_RESERVED_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK 0x3e000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK 0x01f00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQSN_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL 0x00000d2c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_MRR_RDBI_ENABLE_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_MRR_RDBI_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_MRR_RDBI_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_MRR_RDBI_ENABLE_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_ENABLE_DQSU_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_ENABLE_DQSU_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_ENABLE_DQSU_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_ENABLE_DQSU_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_DQ_DM_DATA_MASK 0x3fe00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_DQ_DM_DATA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_DQ_DM_DATA_BITS 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_DQ_DM_DATA_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_FORCE_DQS_TOGGLE_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_FORCE_DQS_TOGGLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_FORCE_DQS_TOGGLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_FORCE_DQS_TOGGLE_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_FORCE_DQS_HI_MASK 0x00080000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_FORCE_DQS_HI_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_FORCE_DQS_HI_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_FORCE_DQS_HI_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_FORCE_DQ_DM_MASK 0x00040000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_FORCE_DQ_DM_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_FORCE_DQ_DM_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_FORCE_DQ_DM_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_DM_INVERT_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_DM_INVERT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_DM_INVERT_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_DM_INVERT_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_WDBI_ENABLE_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_WDBI_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_WDBI_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_WDBI_ENABLE_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_RDBI_ENABLE_MASK 0x00008000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_RDBI_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_RDBI_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_RDBI_ENABLE_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_DM_MODE_MASK 0x00004000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_DM_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_DM_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_DM_MODE_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_DQ_PAD_OFF_MASK 0x00000ff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_DQ_PAD_OFF_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_DQ_PAD_OFF_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_DQ_PAD_OFF_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_RESERVED_MASK 0x0000000c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_RESERVED_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_DQS_TX_DIS_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_DQS_TX_DIS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_DQS_TX_DIS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_DQS_TX_DIS_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_MODE_SSTL_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_MODE_SSTL_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_MODE_SSTL_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_STATIC_PAD_CTL_MODE_SSTL_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE 0x00000d30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_RESERVED_MASK 0xffc00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_RESERVED_BITS 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_RESERVED_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQS_POSTAM_MODE_MASK 0x00200000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQS_POSTAM_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQS_POSTAM_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQS_POSTAM_MODE_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_POSTAM_TERM_BITS_MASK 0x00180000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_POSTAM_TERM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_POSTAM_TERM_BITS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_POSTAM_TERM_BITS_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DM_POSTAM_BITS_MASK 0x00060000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DM_POSTAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DM_POSTAM_BITS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DM_POSTAM_BITS_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DM_PREAM_BITS_MASK 0x0001c000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DM_PREAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DM_PREAM_BITS_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DM_PREAM_BITS_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_MASK 0x00003000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQ_PREAM_BITS_MASK 0x00000e00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQ_PREAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQ_PREAM_BITS_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQ_PREAM_BITS_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQS_MASK 0x000001e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQS_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQS_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQS_POSTAM_BITS_MASK 0x00000018
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQS_POSTAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQS_POSTAM_BITS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQS_POSTAM_BITS_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQS_PREAM_BITS_MASK 0x00000007
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQS_PREAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQS_PREAM_BITS_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQS_PREAM_BITS_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_ODT_CONTROL */
#define DDR_PHY_DDR34_PHY_BYTE_LANE_3_ODT_CONTROL 0x1023cd34
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_ODT_CONTROL 0x00000d34
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_ODT_CONTROL_RESERVED_MASK 0xfffff000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_ODT_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_ODT_CONTROL_RESERVED_BITS 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_ODT_CONTROL_RESERVED_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_ENABLE_MASK 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_ENABLE_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_DELAY_MASK 0x000007c0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_DELAY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_DELAY_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_DELAY_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_POST_LENGTH_MASK 0x00000038
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_POST_LENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_POST_LENGTH_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_POST_LENGTH_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_PRE_LENGTH_MASK 0x00000007
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_PRE_LENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_PRE_LENGTH_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_PRE_LENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_ENABLE */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_ENABLE 0x00000d38
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_ENABLE_RESERVED_MASK 0xffffffc0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_ENABLE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_ENABLE_RESERVED_BITS 26
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_ENABLE_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_ENABLE_RESERVED_FOR_ECO_MASK 0x0000003c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_ENABLE_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_ENABLE_RESERVED_FOR_ECO_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_ENABLE_RESERVED_FOR_ECO_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_ENABLE_MEMC_CLOCK_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_ENABLE_MEMC_CLOCK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_ENABLE_MEMC_CLOCK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_ENABLE_MEMC_CLOCK_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_ENABLE_BIT_CLOCK_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_ENABLE_BIT_CLOCK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_ENABLE_BIT_CLOCK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_ENABLE_BIT_CLOCK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_IDLE */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_IDLE 0x00000d3c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_IDLE_RESERVED_MASK 0xffffffc0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_IDLE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_IDLE_RESERVED_BITS 26
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_IDLE_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_IDLE_RESERVED_FOR_ECO_MASK 0x00000038
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_IDLE_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_IDLE_RESERVED_FOR_ECO_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_IDLE_RESERVED_FOR_ECO_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_IDLE_BIT_CLOCK_FIRST_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_IDLE_BIT_CLOCK_FIRST_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_IDLE_BIT_CLOCK_FIRST_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_IDLE_BIT_CLOCK_FIRST_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_IDLE_MEMC_CLOCK_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_IDLE_MEMC_CLOCK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_IDLE_MEMC_CLOCK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_IDLE_MEMC_CLOCK_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_IDLE_BIT_CLOCK_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_IDLE_BIT_CLOCK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_IDLE_BIT_CLOCK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CLOCK_IDLE_BIT_CLOCK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CHAN_FIFO_CLEAR */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CHAN_FIFO_CLEAR 0x00000d40
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CHAN_FIFO_CLEAR_RESERVED_MASK 0xfffffff8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CHAN_FIFO_CLEAR_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CHAN_FIFO_CLEAR_RESERVED_BITS 29
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CHAN_FIFO_CLEAR_RESERVED_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CHAN_FIFO_CLEAR_IMMEDIATE_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CHAN_FIFO_CLEAR_IMMEDIATE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CHAN_FIFO_CLEAR_IMMEDIATE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CHAN_FIFO_CLEAR_IMMEDIATE_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CHAN_FIFO_CLEAR_VALUE_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CHAN_FIFO_CLEAR_VALUE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CHAN_FIFO_CLEAR_VALUE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CHAN_FIFO_CLEAR_VALUE_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CHAN_FIFO_CLEAR_ENABLE_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CHAN_FIFO_CLEAR_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CHAN_FIFO_CLEAR_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_READ_CHAN_FIFO_CLEAR_ENABLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_BL_SPARE_REG */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_BL_SPARE_REG 0x00000d44
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_BL_SPARE_REG_RESERVED_FOR_ECO_MASK 0xffffffff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_BL_SPARE_REG_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_BL_SPARE_REG_RESERVED_FOR_ECO_BITS 32
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_BL_SPARE_REG_RESERVED_FOR_ECO_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_LEAKAGE_TEST */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_LEAKAGE_TEST 0x00000d48
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_LEAKAGE_TEST_RESERVED_MASK 0xfffff800
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_LEAKAGE_TEST_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_LEAKAGE_TEST_RESERVED_BITS 21
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_LEAKAGE_TEST_RESERVED_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_LEAKAGE_TEST_TEST_DQS_N_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_LEAKAGE_TEST_TEST_DQS_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_LEAKAGE_TEST_TEST_DQS_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_LEAKAGE_TEST_TEST_DQS_N_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_LEAKAGE_TEST_DRIVE_HI_MASK 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_LEAKAGE_TEST_DRIVE_HI_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_LEAKAGE_TEST_DRIVE_HI_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_LEAKAGE_TEST_DRIVE_HI_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_LEAKAGE_TEST_DELAY_MASK 0x000001fe
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_LEAKAGE_TEST_DELAY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_LEAKAGE_TEST_DELAY_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_LEAKAGE_TEST_DELAY_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_LEAKAGE_TEST_TEST_EN_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_LEAKAGE_TEST_TEST_EN_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_LEAKAGE_TEST_TEST_EN_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_LEAKAGE_TEST_TEST_EN_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK 0x00000d4c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK_READ_ENBU_MASK 0x00001000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK_READ_ENBU_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK_READ_ENBU_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK_READ_ENBU_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK_DQSU_MASK 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK_DQSU_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK_DQSU_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK_DQSU_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK_READ_ENB_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK_READ_ENB_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK_READ_ENB_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK_READ_ENB_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK_DQS_MASK 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK_DQS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK_DQS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK_DQS_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK_RESERVED_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK_RESERVED_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK_DQ_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK_DQ_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK_DQ_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_DQ_DM_DQS_READBACK_DQ_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_BUSY_ERROR_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_BUSY_ERROR_STATUS 0x00000d50
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_BUSY_ERROR_STATUS_ADDR_MASK 0x0000fff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_BUSY_ERROR_STATUS_ADDR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_BUSY_ERROR_STATUS_ADDR_BITS 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_BUSY_ERROR_STATUS_ADDR_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_BUSY_ERROR_STATUS_RESERVED_MASK 0x0000000e
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_BUSY_ERROR_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_BUSY_ERROR_STATUS_RESERVED_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_BUSY_ERROR_STATUS_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_BUSY_ERROR_STATUS_ERROR_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_BUSY_ERROR_STATUS_ERROR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_BUSY_ERROR_STATUS_ERROR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_BUSY_ERROR_STATUS_ERROR_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG 0x00000d54
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_CRC_ERR_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_CRC_ERR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_CRC_ERR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_CRC_ERR_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_PAR_ERR_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_PAR_ERR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_PAR_ERR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_PAR_ERR_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_MR5A2_MASK 0x20000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_MR5A2_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_MR5A2_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_MR5A2_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_MR5A1_MASK 0x10000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_MR5A1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_MR5A1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_MR5A1_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_MR5A0_MASK 0x08000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_MR5A0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_MR5A0_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_MR5A0_SHIFT 27
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_C02_MASK 0x04000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_C02_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_C02_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_C02_SHIFT 26
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_C01_MASK 0x02000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_C01_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_C01_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_C01_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_C00_MASK 0x01000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_C00_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_C00_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_C00_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_PAR_MASK 0x00800000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_PAR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_PAR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_PAR_SHIFT 23
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_ACT_N_MASK 0x00400000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_ACT_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_ACT_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_ACT_N_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_BG01_MASK 0x00200000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_BG01_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_BG01_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_BG01_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_BG00_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_BG00_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_BG00_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_BG00_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_BA01_MASK 0x00080000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_BA01_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_BA01_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_BA01_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_BA00_MASK 0x00040000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_BA00_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_BA00_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_BA00_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD17_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD17_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD17_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD17_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_RAS_N_AD16_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_RAS_N_AD16_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_RAS_N_AD16_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_RAS_N_AD16_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_CAS_N_AD15_MASK 0x00008000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_CAS_N_AD15_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_CAS_N_AD15_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_CAS_N_AD15_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_WE_N_AD14_MASK 0x00004000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_WE_N_AD14_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_WE_N_AD14_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_WE_N_AD14_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD13_MASK 0x00002000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD13_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD13_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD13_SHIFT 13
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD12_MASK 0x00001000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD12_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD12_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD12_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD11_MASK 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD11_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD11_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD11_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD10_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD10_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD10_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD10_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD09_MASK 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD09_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD09_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD09_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD08_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD08_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD08_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD08_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD07_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD07_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD07_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD07_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD06_MASK 0x00000040
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD06_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD06_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD06_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD05_MASK 0x00000020
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD05_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD05_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD05_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD04_MASK 0x00000010
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD04_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD04_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD04_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD03_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD03_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD03_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD03_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD02_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD02_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD02_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD02_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD01_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD01_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD01_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD01_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD00_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD00_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD00_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_CA_PARITY_LOG_AD00_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_MRR_READ_DATA */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_MRR_READ_DATA 0x00000d58
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_MRR_READ_DATA_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_MRR_READ_DATA_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_MRR_READ_DATA_RESERVED_BITS 24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_MRR_READ_DATA_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_MRR_READ_DATA_DATA_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_MRR_READ_DATA_DATA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_MRR_READ_DATA_DATA_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_3_MRR_READ_DATA_DATA_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS0 0x00000e00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS1 0x00000e04
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQS_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS0 0x00000e08
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS1 0x00000e0c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQSU_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS0 0x00000e10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS0 0x00000e14
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS0 0x00000e18
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS0 0x00000e1c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS0 0x00000e20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS0 0x00000e24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS0 0x00000e28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS0 0x00000e2c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS0 0x00000e30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS1 0x00000e34
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ0_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS1 0x00000e38
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ1_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS1 0x00000e3c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ2_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS1 0x00000e40
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ3_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS1 0x00000e44
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ4_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS1 0x00000e48
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ5_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS1 0x00000e4c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ6_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS1 0x00000e50
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DQ7_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS1 0x00000e54
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_WR_DM_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS0 0x00000e58
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS0 0x00000e5c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS1 0x00000e60
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSP_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS1 0x00000e64
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSN_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS0 0x00000e68
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS0 0x00000e6c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS1 0x00000e70
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSPU_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS1 0x00000e74
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQSNU_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS0 0x00000e78
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS0 0x00000e7c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS0 0x00000e80
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS0 0x00000e84
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS0 0x00000e88
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS0 0x00000e8c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS0 0x00000e90
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS0 0x00000e94
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS0 0x00000e98
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS1 0x00000e9c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ0_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS1 0x00000ea0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ1_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS1 0x00000ea4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ2_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS1 0x00000ea8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ3_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS1 0x00000eac
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ4_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS1 0x00000eb0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ5_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS1 0x00000eb4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ6_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS1 0x00000eb8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DQ7_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS1 0x00000ebc
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_DM_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS0 0x00000ec0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS1 0x00000ec4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_EN_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS0 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS0 0x00000ec8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS0_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS0_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS0_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS0_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS0_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS0_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS0_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS0_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS0_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS0_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS0_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS0_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS0_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS0_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS0_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS1 */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS1 0x00000ecc
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS1_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS1_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS1_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS1_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS1_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS1_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS1_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS1_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS1_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS1_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS1_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS1_VDL_STEP_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS1_VDL_STEP_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS1_VDL_STEP_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_VDL_CONTROL_RD_ENU_CS1_VDL_STEP_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC 0x00000ed0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_ENABLE_CS1_MASK 0x00400000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_ENABLE_CS1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_ENABLE_CS1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_ENABLE_CS1_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_CS1U_CYCLES_MASK 0x003e0000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_CS1U_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_CS1U_CYCLES_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_CS1U_CYCLES_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_RESERVED_MASK 0x00008000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_RESERVED_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_RESERVED_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_CS0U_CYCLES_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_CS0U_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_CS0U_CYCLES_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_CS0U_CYCLES_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_CS1_CYCLES_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_CS1_CYCLES_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_CS1_CYCLES_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_CS0_CYCLES_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_CS0_CYCLES_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_RD_EN_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC 0x00000ed4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_ENABLE_CS1_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_ENABLE_CS1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_ENABLE_CS1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_ENABLE_CS1_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_RESERVED_MASK 0x000e0000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_RESERVED_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_RESERVED_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_CS1U_CYCLES_MASK 0x0000f000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_CS1U_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_CS1U_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_CS1U_CYCLES_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_CS0U_CYCLES_MASK 0x00000f00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_CS0U_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_CS0U_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_CS0U_CYCLES_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQS_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ0_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ0_DLY_CYC 0x00000ed8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ0_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ0_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ0_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ0_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ0_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ0_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ0_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ0_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ0_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ0_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ0_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ0_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ0_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ0_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ0_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ0_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ0_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ0_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ0_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ0_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ1_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ1_DLY_CYC 0x00000edc
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ1_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ1_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ1_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ1_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ1_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ1_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ1_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ1_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ1_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ1_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ1_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ1_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ1_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ1_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ1_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ1_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ1_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ1_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ1_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ1_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ2_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ2_DLY_CYC 0x00000ee0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ2_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ2_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ2_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ2_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ2_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ2_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ2_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ2_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ2_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ2_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ2_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ2_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ2_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ2_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ2_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ2_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ2_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ2_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ2_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ2_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ3_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ3_DLY_CYC 0x00000ee4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ3_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ3_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ3_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ3_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ3_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ3_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ3_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ3_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ3_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ3_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ3_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ3_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ3_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ3_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ3_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ3_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ3_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ3_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ3_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ3_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ4_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ4_DLY_CYC 0x00000ee8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ4_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ4_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ4_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ4_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ4_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ4_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ4_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ4_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ4_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ4_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ4_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ4_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ4_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ4_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ4_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ4_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ4_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ4_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ4_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ4_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ5_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ5_DLY_CYC 0x00000eec
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ5_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ5_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ5_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ5_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ5_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ5_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ5_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ5_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ5_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ5_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ5_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ5_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ5_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ5_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ5_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ5_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ5_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ5_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ5_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ5_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ6_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ6_DLY_CYC 0x00000ef0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ6_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ6_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ6_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ6_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ6_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ6_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ6_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ6_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ6_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ6_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ6_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ6_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ6_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ6_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ6_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ6_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ6_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ6_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ6_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ6_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ7_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ7_DLY_CYC 0x00000ef4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ7_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ7_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ7_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ7_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ7_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ7_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ7_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ7_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ7_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ7_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ7_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ7_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ7_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ7_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ7_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ7_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ7_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ7_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ7_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DQ7_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DM_DLY_CYC */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DM_DLY_CYC 0x00000ef8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DM_DLY_CYC_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DM_DLY_CYC_BUSY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DM_DLY_CYC_BUSY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DM_DLY_CYC_BUSY_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DM_DLY_CYC_DEFER_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DM_DLY_CYC_DEFER_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DM_DLY_CYC_DEFER_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DM_DLY_CYC_DEFER_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DM_DLY_CYC_RESERVED_MASK 0x0000ff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DM_DLY_CYC_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DM_DLY_CYC_RESERVED_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DM_DLY_CYC_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DM_DLY_CYC_CS1_CYCLES_MASK 0x000000f0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DM_DLY_CYC_CS1_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DM_DLY_CYC_CS1_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DM_DLY_CYC_CS1_CYCLES_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DM_DLY_CYC_CS0_CYCLES_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DM_DLY_CYC_CS0_CYCLES_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DM_DLY_CYC_CS0_CYCLES_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_CHAN_DM_DLY_CYC_CS0_CYCLES_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL 0x00000efc
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_RESERVED_BITS 24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_RD_EN_SUPPRESSION_MODE_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_RD_EN_SUPPRESSION_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_RD_EN_SUPPRESSION_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_RD_EN_SUPPRESSION_MODE_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_FIFO_ERROR_ON_DFI_MASK 0x00000040
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_FIFO_ERROR_ON_DFI_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_FIFO_ERROR_ON_DFI_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_FIFO_ERROR_ON_DFI_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_RD_EN_TOGGLE_MODE_MASK 0x00000020
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_RD_EN_TOGGLE_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_RD_EN_TOGGLE_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_RD_EN_TOGGLE_MODE_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_MODE_MASK 0x00000010
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_MODE_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_RD_EN_MODE_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_RD_EN_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_RD_EN_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_RD_EN_MODE_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_RD_DATA_DLY_MASK 0x00000007
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_RD_DATA_DLY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_RD_DATA_DLY_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CONTROL_RD_DATA_DLY_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_ADDR */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_ADDR 0x00000f00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_ADDR_RESERVED_MASK 0xfffffff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_ADDR_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_ADDR_RESERVED_BITS 28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_ADDR_RESERVED_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_ADDR_ADDR_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_ADDR_ADDR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_ADDR_ADDR_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_ADDR_ADDR_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_DATA */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_DATA 0x00000f04
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_DATA_DATA_MASK 0xffffffff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_DATA_DATA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_DATA_DATA_BITS 32
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_DATA_DATA_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_DM_DBI */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_DM_DBI 0x00000f08
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_DM_DBI_RESERVED_MASK 0xfffffff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_DM_DBI_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_DM_DBI_RESERVED_BITS 28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_DM_DBI_RESERVED_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_DM_DBI_DM_DBI_MASK 0x0000000f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_DM_DBI_DM_DBI_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_DM_DBI_DM_DBI_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_DM_DBI_DM_DBI_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS 0x00000f0c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS_OVER_FLOW_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS_OVER_FLOW_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS_OVER_FLOW_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS_OVER_FLOW_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS_UNDER_FLOW_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS_UNDER_FLOW_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS_UNDER_FLOW_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS_UNDER_FLOW_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS_RESET_NOT_EMPTY_MASK 0x20000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS_RESET_NOT_EMPTY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS_RESET_NOT_EMPTY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS_RESET_NOT_EMPTY_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS_RD_STATUS_MASK 0x000ff000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS_RD_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS_RD_STATUS_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS_RD_STATUS_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS_RESERVED_MASK 0x00000c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS_RESERVED_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS_WR_STATUS_MASK 0x000003ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS_WR_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS_WR_STATUS_BITS 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_STATUS_WR_STATUS_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS 0x00000f10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS_OVER_FLOW_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS_OVER_FLOW_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS_OVER_FLOW_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS_OVER_FLOW_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS_UNDER_FLOW_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS_UNDER_FLOW_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS_UNDER_FLOW_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS_UNDER_FLOW_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS_RESET_NOT_EMPTY_MASK 0x20000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS_RESET_NOT_EMPTY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS_RESET_NOT_EMPTY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS_RESET_NOT_EMPTY_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS_RD_STATUS_MASK 0x000ff000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS_RD_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS_RD_STATUS_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS_RD_STATUS_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS_RESERVED_MASK 0x00000c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS_RESERVED_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS_WR_STATUS_MASK 0x000003ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS_WR_STATUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS_WR_STATUS_BITS 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFOU_STATUS_WR_STATUS_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_CLEAR */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_CLEAR 0x00000f14
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_CLEAR_RESERVED_MASK 0xfffffffe
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_CLEAR_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_CLEAR_RESERVED_BITS 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_CLEAR_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_CLEAR_CLEAR_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_CLEAR_CLEAR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_CLEAR_CLEAR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_FIFO_CLEAR_CLEAR_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DYNAMIC_CLOCK_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DYNAMIC_CLOCK_CONTROL 0x00000f18
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DYNAMIC_CLOCK_CONTROL_RESERVED_MASK 0xfffffff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DYNAMIC_CLOCK_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DYNAMIC_CLOCK_CONTROL_RESERVED_BITS 28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DYNAMIC_CLOCK_CONTROL_RESERVED_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DYNAMIC_CLOCK_CONTROL_DISABLE_WR_CHAN_MEMC_CLK_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DYNAMIC_CLOCK_CONTROL_DISABLE_WR_CHAN_MEMC_CLK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DYNAMIC_CLOCK_CONTROL_DISABLE_WR_CHAN_MEMC_CLK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DYNAMIC_CLOCK_CONTROL_DISABLE_WR_CHAN_MEMC_CLK_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DYNAMIC_CLOCK_CONTROL_DISABLE_RD_CHAN_MEMC_CLK_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DYNAMIC_CLOCK_CONTROL_DISABLE_RD_CHAN_MEMC_CLK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DYNAMIC_CLOCK_CONTROL_DISABLE_RD_CHAN_MEMC_CLK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DYNAMIC_CLOCK_CONTROL_DISABLE_RD_CHAN_MEMC_CLK_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DYNAMIC_CLOCK_CONTROL_AGGRESSIVE_BIT_CELL_READ_DISABLE_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DYNAMIC_CLOCK_CONTROL_AGGRESSIVE_BIT_CELL_READ_DISABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DYNAMIC_CLOCK_CONTROL_AGGRESSIVE_BIT_CELL_READ_DISABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DYNAMIC_CLOCK_CONTROL_AGGRESSIVE_BIT_CELL_READ_DISABLE_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DYNAMIC_CLOCK_CONTROL_DISABLE_BIT_CELL_DDR_CK_ON_IDLE_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DYNAMIC_CLOCK_CONTROL_DISABLE_BIT_CELL_DDR_CK_ON_IDLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DYNAMIC_CLOCK_CONTROL_DISABLE_BIT_CELL_DDR_CK_ON_IDLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DYNAMIC_CLOCK_CONTROL_DISABLE_BIT_CELL_DDR_CK_ON_IDLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL 0x00000f1c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_IDLE_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_IDLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_IDLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_IDLE_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_RESERVED_FOR_ECO_MASK 0x7c000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_RESERVED_FOR_ECO_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_RESERVED_FOR_ECO_SHIFT 26
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_AUTO_RD_EN_RXENB_MODE_MASK 0x02000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_AUTO_RD_EN_RXENB_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_AUTO_RD_EN_RXENB_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_AUTO_RD_EN_RXENB_MODE_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_AUTO_RD_EN_IDDQ_MODE_MASK 0x01000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_AUTO_RD_EN_IDDQ_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_AUTO_RD_EN_IDDQ_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_AUTO_RD_EN_IDDQ_MODE_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_MASK 0x00c00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_MASK 0x00300000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_RESERVED_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_RESERVED_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_RESERVED_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_MASK 0x00007ff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_BITS 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_RXENB_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_RXENB_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_RXENB_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_RXENB_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_IDDQ_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_IDDQ_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_IDDQ_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_IDDQ_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_DOUT_N_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_DOUT_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_DOUT_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_DOUT_N_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_DOUT_P_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_DOUT_P_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_DOUT_P_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_IDLE_PAD_CONTROL_DOUT_P_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL 0x00000f20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_RESERVED_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK 0x3e000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK 0x01f00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL 0x00000f24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_RESERVED_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK 0x3e000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK 0x01f00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSP_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL 0x00000f28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_RESERVED_MASK 0xc0000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_RESERVED_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK 0x3e000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK 0x01f00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK 0x000f8000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK 0x00007c00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK 0x000003e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK 0x0000001f
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQSN_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL 0x00000f2c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_MRR_RDBI_ENABLE_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_MRR_RDBI_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_MRR_RDBI_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_MRR_RDBI_ENABLE_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_ENABLE_DQSU_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_ENABLE_DQSU_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_ENABLE_DQSU_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_ENABLE_DQSU_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_DQ_DM_DATA_MASK 0x3fe00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_DQ_DM_DATA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_DQ_DM_DATA_BITS 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_DQ_DM_DATA_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_FORCE_DQS_TOGGLE_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_FORCE_DQS_TOGGLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_FORCE_DQS_TOGGLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_FORCE_DQS_TOGGLE_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_FORCE_DQS_HI_MASK 0x00080000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_FORCE_DQS_HI_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_FORCE_DQS_HI_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_FORCE_DQS_HI_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_FORCE_DQ_DM_MASK 0x00040000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_FORCE_DQ_DM_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_FORCE_DQ_DM_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_FORCE_DQ_DM_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_DM_INVERT_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_DM_INVERT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_DM_INVERT_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_DM_INVERT_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_WDBI_ENABLE_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_WDBI_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_WDBI_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_WDBI_ENABLE_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_RDBI_ENABLE_MASK 0x00008000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_RDBI_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_RDBI_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_RDBI_ENABLE_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_DM_MODE_MASK 0x00004000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_DM_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_DM_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_DM_MODE_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_DQ_PAD_OFF_MASK 0x00000ff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_DQ_PAD_OFF_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_DQ_PAD_OFF_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_DQ_PAD_OFF_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_RESERVED_MASK 0x0000000c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_RESERVED_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_RESERVED_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_DQS_TX_DIS_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_DQS_TX_DIS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_DQS_TX_DIS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_DQS_TX_DIS_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_MODE_SSTL_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_MODE_SSTL_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_MODE_SSTL_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_STATIC_PAD_CTL_MODE_SSTL_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE 0x00000f30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_RESERVED_MASK 0xffc00000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_RESERVED_BITS 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_RESERVED_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DQS_POSTAM_MODE_MASK 0x00200000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DQS_POSTAM_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DQS_POSTAM_MODE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DQS_POSTAM_MODE_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_POSTAM_TERM_BITS_MASK 0x00180000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_POSTAM_TERM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_POSTAM_TERM_BITS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_POSTAM_TERM_BITS_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DM_POSTAM_BITS_MASK 0x00060000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DM_POSTAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DM_POSTAM_BITS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DM_POSTAM_BITS_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DM_PREAM_BITS_MASK 0x0001c000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DM_PREAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DM_PREAM_BITS_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DM_PREAM_BITS_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_MASK 0x00003000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DQ_PREAM_BITS_MASK 0x00000e00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DQ_PREAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DQ_PREAM_BITS_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DQ_PREAM_BITS_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DQS_MASK 0x000001e0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DQS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DQS_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DQS_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DQS_POSTAM_BITS_MASK 0x00000018
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DQS_POSTAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DQS_POSTAM_BITS_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DQS_POSTAM_BITS_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DQS_PREAM_BITS_MASK 0x00000007
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DQS_PREAM_BITS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DQS_PREAM_BITS_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_WR_PREAMBLE_MODE_DQS_PREAM_BITS_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_ODT_CONTROL */
#define DDR_PHY_DDR34_PHY_BYTE_LANE_4_ODT_CONTROL 0x1023cf34
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_ODT_CONTROL 0x00000f34
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_ODT_CONTROL_RESERVED_MASK 0xfffff000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_ODT_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_ODT_CONTROL_RESERVED_BITS 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_ODT_CONTROL_RESERVED_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_ODT_CONTROL_ODT_ENABLE_MASK 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_ODT_CONTROL_ODT_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_ODT_CONTROL_ODT_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_ODT_CONTROL_ODT_ENABLE_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_ODT_CONTROL_ODT_DELAY_MASK 0x000007c0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_ODT_CONTROL_ODT_DELAY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_ODT_CONTROL_ODT_DELAY_BITS 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_ODT_CONTROL_ODT_DELAY_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_ODT_CONTROL_ODT_POST_LENGTH_MASK 0x00000038
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_ODT_CONTROL_ODT_POST_LENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_ODT_CONTROL_ODT_POST_LENGTH_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_ODT_CONTROL_ODT_POST_LENGTH_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_ODT_CONTROL_ODT_PRE_LENGTH_MASK 0x00000007
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_ODT_CONTROL_ODT_PRE_LENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_ODT_CONTROL_ODT_PRE_LENGTH_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_ODT_CONTROL_ODT_PRE_LENGTH_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_ENABLE */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_ENABLE 0x00000f38
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_ENABLE_RESERVED_MASK 0xffffffc0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_ENABLE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_ENABLE_RESERVED_BITS 26
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_ENABLE_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_ENABLE_RESERVED_FOR_ECO_MASK 0x0000003c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_ENABLE_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_ENABLE_RESERVED_FOR_ECO_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_ENABLE_RESERVED_FOR_ECO_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_ENABLE_MEMC_CLOCK_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_ENABLE_MEMC_CLOCK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_ENABLE_MEMC_CLOCK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_ENABLE_MEMC_CLOCK_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_ENABLE_BIT_CLOCK_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_ENABLE_BIT_CLOCK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_ENABLE_BIT_CLOCK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_ENABLE_BIT_CLOCK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_IDLE */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_IDLE 0x00000f3c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_IDLE_RESERVED_MASK 0xffffffc0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_IDLE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_IDLE_RESERVED_BITS 26
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_IDLE_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_IDLE_RESERVED_FOR_ECO_MASK 0x00000038
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_IDLE_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_IDLE_RESERVED_FOR_ECO_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_IDLE_RESERVED_FOR_ECO_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_IDLE_BIT_CLOCK_FIRST_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_IDLE_BIT_CLOCK_FIRST_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_IDLE_BIT_CLOCK_FIRST_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_IDLE_BIT_CLOCK_FIRST_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_IDLE_MEMC_CLOCK_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_IDLE_MEMC_CLOCK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_IDLE_MEMC_CLOCK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_IDLE_MEMC_CLOCK_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_IDLE_BIT_CLOCK_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_IDLE_BIT_CLOCK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_IDLE_BIT_CLOCK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CLOCK_IDLE_BIT_CLOCK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CHAN_FIFO_CLEAR */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CHAN_FIFO_CLEAR 0x00000f40
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CHAN_FIFO_CLEAR_RESERVED_MASK 0xfffffff8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CHAN_FIFO_CLEAR_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CHAN_FIFO_CLEAR_RESERVED_BITS 29
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CHAN_FIFO_CLEAR_RESERVED_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CHAN_FIFO_CLEAR_IMMEDIATE_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CHAN_FIFO_CLEAR_IMMEDIATE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CHAN_FIFO_CLEAR_IMMEDIATE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CHAN_FIFO_CLEAR_IMMEDIATE_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CHAN_FIFO_CLEAR_VALUE_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CHAN_FIFO_CLEAR_VALUE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CHAN_FIFO_CLEAR_VALUE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CHAN_FIFO_CLEAR_VALUE_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CHAN_FIFO_CLEAR_ENABLE_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CHAN_FIFO_CLEAR_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CHAN_FIFO_CLEAR_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_READ_CHAN_FIFO_CLEAR_ENABLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_BL_SPARE_REG */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_BL_SPARE_REG 0x00000f44
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_BL_SPARE_REG_RESERVED_FOR_ECO_MASK 0xffffffff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_BL_SPARE_REG_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_BL_SPARE_REG_RESERVED_FOR_ECO_BITS 32
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_BL_SPARE_REG_RESERVED_FOR_ECO_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_LEAKAGE_TEST */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_LEAKAGE_TEST 0x00000f48
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_LEAKAGE_TEST_RESERVED_MASK 0xfffff800
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_LEAKAGE_TEST_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_LEAKAGE_TEST_RESERVED_BITS 21
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_LEAKAGE_TEST_RESERVED_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_LEAKAGE_TEST_TEST_DQS_N_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_LEAKAGE_TEST_TEST_DQS_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_LEAKAGE_TEST_TEST_DQS_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_LEAKAGE_TEST_TEST_DQS_N_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_LEAKAGE_TEST_DRIVE_HI_MASK 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_LEAKAGE_TEST_DRIVE_HI_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_LEAKAGE_TEST_DRIVE_HI_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_LEAKAGE_TEST_DRIVE_HI_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_LEAKAGE_TEST_DELAY_MASK 0x000001fe
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_LEAKAGE_TEST_DELAY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_LEAKAGE_TEST_DELAY_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_LEAKAGE_TEST_DELAY_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_LEAKAGE_TEST_TEST_EN_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_LEAKAGE_TEST_TEST_EN_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_LEAKAGE_TEST_TEST_EN_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_LEAKAGE_TEST_TEST_EN_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK 0x00000f4c
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK_READ_ENBU_MASK 0x00001000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK_READ_ENBU_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK_READ_ENBU_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK_READ_ENBU_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK_DQSU_MASK 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK_DQSU_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK_DQSU_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK_DQSU_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK_READ_ENB_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK_READ_ENB_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK_READ_ENB_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK_READ_ENB_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK_DQS_MASK 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK_DQS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK_DQS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK_DQS_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK_RESERVED_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK_RESERVED_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK_DQ_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK_DQ_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK_DQ_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_DQ_DM_DQS_READBACK_DQ_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_BUSY_ERROR_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_BUSY_ERROR_STATUS 0x00000f50
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_BUSY_ERROR_STATUS_ADDR_MASK 0x0000fff0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_BUSY_ERROR_STATUS_ADDR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_BUSY_ERROR_STATUS_ADDR_BITS 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_BUSY_ERROR_STATUS_ADDR_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_BUSY_ERROR_STATUS_RESERVED_MASK 0x0000000e
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_BUSY_ERROR_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_BUSY_ERROR_STATUS_RESERVED_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_BUSY_ERROR_STATUS_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_BUSY_ERROR_STATUS_ERROR_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_BUSY_ERROR_STATUS_ERROR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_BUSY_ERROR_STATUS_ERROR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_BUSY_ERROR_STATUS_ERROR_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG 0x00000f54
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_CRC_ERR_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_CRC_ERR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_CRC_ERR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_CRC_ERR_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_PAR_ERR_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_PAR_ERR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_PAR_ERR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_PAR_ERR_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_MR5A2_MASK 0x20000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_MR5A2_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_MR5A2_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_MR5A2_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_MR5A1_MASK 0x10000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_MR5A1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_MR5A1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_MR5A1_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_MR5A0_MASK 0x08000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_MR5A0_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_MR5A0_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_MR5A0_SHIFT 27
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_C02_MASK 0x04000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_C02_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_C02_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_C02_SHIFT 26
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_C01_MASK 0x02000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_C01_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_C01_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_C01_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_C00_MASK 0x01000000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_C00_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_C00_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_C00_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_PAR_MASK 0x00800000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_PAR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_PAR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_PAR_SHIFT 23
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_ACT_N_MASK 0x00400000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_ACT_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_ACT_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_ACT_N_SHIFT 22
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_BG01_MASK 0x00200000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_BG01_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_BG01_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_BG01_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_BG00_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_BG00_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_BG00_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_BG00_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_BA01_MASK 0x00080000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_BA01_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_BA01_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_BA01_SHIFT 19
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_BA00_MASK 0x00040000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_BA00_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_BA00_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_BA00_SHIFT 18
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD17_MASK 0x00020000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD17_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD17_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD17_SHIFT 17
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_RAS_N_AD16_MASK 0x00010000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_RAS_N_AD16_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_RAS_N_AD16_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_RAS_N_AD16_SHIFT 16
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_CAS_N_AD15_MASK 0x00008000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_CAS_N_AD15_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_CAS_N_AD15_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_CAS_N_AD15_SHIFT 15
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_WE_N_AD14_MASK 0x00004000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_WE_N_AD14_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_WE_N_AD14_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_WE_N_AD14_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD13_MASK 0x00002000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD13_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD13_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD13_SHIFT 13
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD12_MASK 0x00001000
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD12_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD12_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD12_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD11_MASK 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD11_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD11_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD11_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD10_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD10_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD10_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD10_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD09_MASK 0x00000200
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD09_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD09_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD09_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD08_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD08_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD08_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD08_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD07_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD07_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD07_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD07_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD06_MASK 0x00000040
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD06_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD06_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD06_SHIFT 6
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD05_MASK 0x00000020
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD05_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD05_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD05_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD04_MASK 0x00000010
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD04_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD04_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD04_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD03_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD03_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD03_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD03_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD02_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD02_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD02_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD02_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD01_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD01_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD01_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD01_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD00_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD00_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD00_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_CA_PARITY_LOG_AD00_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_MRR_READ_DATA */
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_MRR_READ_DATA 0x00000f58
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_MRR_READ_DATA_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_MRR_READ_DATA_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_MRR_READ_DATA_RESERVED_BITS 24
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_MRR_READ_DATA_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_MRR_READ_DATA_DATA_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_MRR_READ_DATA_DATA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_MRR_READ_DATA_DATA_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_BYTE_LANE_4_MRR_READ_DATA_DATA_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL */
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL 0x00001000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_DIFF_CLK_SRC_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_DIFF_CLK_SRC_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_DIFF_CLK_SRC_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_DIFF_CLK_SRC_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_PATTERN_SEL_MASK 0x60000000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_PATTERN_SEL_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_PATTERN_SEL_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_PATTERN_SEL_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_FORCE_DQ_ERROR_SEL_MASK 0x1e000000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_FORCE_DQ_ERROR_SEL_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_FORCE_DQ_ERROR_SEL_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_FORCE_DQ_ERROR_SEL_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_FORCE_BL_ERROR_SEL_MASK 0x01e00000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_FORCE_BL_ERROR_SEL_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_FORCE_BL_ERROR_SEL_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_FORCE_BL_ERROR_SEL_SHIFT 21
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_CA_DDR_MASK 0x00100000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_CA_DDR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_CA_DDR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_CA_DDR_SHIFT 20
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_FORCE_CTL_ERROR_SEL_MASK 0x000fc000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_FORCE_CTL_ERROR_SEL_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_FORCE_CTL_ERROR_SEL_BITS 6
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_FORCE_CTL_ERROR_SEL_SHIFT 14
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_FORCE_DAT_ERROR_MASK 0x00002000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_FORCE_DAT_ERROR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_FORCE_DAT_ERROR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_FORCE_DAT_ERROR_SHIFT 13
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_FORCE_CTL_ERROR_MASK 0x00001000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_FORCE_CTL_ERROR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_FORCE_CTL_ERROR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_FORCE_CTL_ERROR_SHIFT 12
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_DATA_ONLY_MASK 0x00000800
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_DATA_ONLY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_DATA_ONLY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_DATA_ONLY_SHIFT 11
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_CA_ONLY_MASK 0x00000400
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_CA_ONLY_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_CA_ONLY_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_CA_ONLY_SHIFT 10
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_SSO_MASK 0x00000300
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_SSO_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_SSO_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_SSO_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_CONTINUOUS_MASK 0x00000080
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_CONTINUOUS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_CONTINUOUS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_CONTINUOUS_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_LENGTH_MASK 0x00000060
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_LENGTH_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_LENGTH_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_LENGTH_SHIFT 5
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_MODE_MASK 0x0000001e
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_MODE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_MODE_BITS 4
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_MODE_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_ENABLE_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_ENABLE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL_ENABLE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL2 */
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL2 0x00001004
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL2_RESERVED_MASK 0xfffffffc
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL2_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL2_RESERVED_BITS 30
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL2_RESERVED_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL2_CA_START_BIT_CONFIG_MASK 0x00000003
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL2_CA_START_BIT_CONFIG_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL2_CA_START_BIT_CONFIG_BITS 2
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CONTROL2_CA_START_BIT_CONFIG_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_PHYBIST_SEED */
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_SEED 0x00001008
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_SEED_SEED_MASK 0xffffffff
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_SEED_SEED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_SEED_SEED_BITS 32
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_SEED_SEED_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK */
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK 0x0000100c
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_ALERT_N_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_ALERT_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_ALERT_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_ALERT_N_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_CS0_N_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_CS0_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_CS0_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_CS0_N_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_CS1_N_MASK 0x20000000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_CS1_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_CS1_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_CS1_N_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_RAS_N_MASK 0x10000000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_RAS_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_RAS_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_RAS_N_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_CAS_N_MASK 0x08000000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_CAS_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_CAS_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_CAS_N_SHIFT 27
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_WE_N_MASK 0x04000000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_WE_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_WE_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_WE_N_SHIFT 26
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_CKE_MASK 0x02000000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_CKE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_CKE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_CKE_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_PAR_MASK 0x01000000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_PAR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_PAR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_PAR_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_ODT_MASK 0x00800000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_ODT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_ODT_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_ODT_SHIFT 23
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_AD_MASK 0x007fff80
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_AD_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_AD_BITS 16
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_AD_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_BA_MASK 0x00000070
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_BA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_BA_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_BA_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_RST_N_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_RST_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_RST_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_RST_N_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_AUX_MASK 0x00000007
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_AUX_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_AUX_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK_AUX_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK2 */
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK2 0x00001010
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK2_RESERVED_MASK 0xfffffffc
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK2_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK2_RESERVED_BITS 30
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK2_RESERVED_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK2_ODT1_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK2_ODT1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK2_ODT1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK2_ODT1_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK2_CKE1_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK2_CKE1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK2_CKE1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CA_MASK2_CKE1_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK0 */
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK0 0x00001014
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK0_RESERVED_MASK 0xfffffe00
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK0_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK0_RESERVED_BITS 23
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK0_RESERVED_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK0_DM_MASK_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK0_DM_MASK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK0_DM_MASK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK0_DM_MASK_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK0_DQ_MASK_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK0_DQ_MASK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK0_DQ_MASK_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK0_DQ_MASK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK1 */
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK1 0x00001018
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK1_RESERVED_MASK 0xfffffe00
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK1_RESERVED_BITS 23
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK1_RESERVED_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK1_DM_MASK_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK1_DM_MASK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK1_DM_MASK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK1_DM_MASK_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK1_DQ_MASK_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK1_DQ_MASK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK1_DQ_MASK_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK1_DQ_MASK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK2 */
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK2 0x0000101c
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK2_RESERVED_MASK 0xfffffe00
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK2_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK2_RESERVED_BITS 23
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK2_RESERVED_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK2_DM_MASK_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK2_DM_MASK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK2_DM_MASK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK2_DM_MASK_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK2_DQ_MASK_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK2_DQ_MASK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK2_DQ_MASK_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK2_DQ_MASK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK3 */
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK3 0x00001020
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK3_RESERVED_MASK 0xfffffe00
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK3_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK3_RESERVED_BITS 23
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK3_RESERVED_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK3_DM_MASK_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK3_DM_MASK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK3_DM_MASK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK3_DM_MASK_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK3_DQ_MASK_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK3_DQ_MASK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK3_DQ_MASK_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK3_DQ_MASK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK4 */
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK4 0x00001024
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK4_RESERVED_MASK 0xfffffe00
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK4_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK4_RESERVED_BITS 23
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK4_RESERVED_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK4_DM_MASK_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK4_DM_MASK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK4_DM_MASK_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK4_DM_MASK_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK4_DQ_MASK_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK4_DQ_MASK_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK4_DQ_MASK_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_DQ_MASK4_DQ_MASK_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_PHYBIST_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_STATUS 0x00001038
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_STATUS_RESERVED_MASK 0xfffffff0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_STATUS_RESERVED_BITS 28
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_STATUS_RESERVED_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_STATUS_DAT_PASS_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_STATUS_DAT_PASS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_STATUS_DAT_PASS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_STATUS_DAT_PASS_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_STATUS_CTL_PASS_MASK 0x00000004
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_STATUS_CTL_PASS_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_STATUS_CTL_PASS_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_STATUS_CTL_PASS_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_STATUS_DAT_DONE_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_STATUS_DAT_DONE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_STATUS_DAT_DONE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_STATUS_DAT_DONE_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_STATUS_CTL_DONE_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_STATUS_CTL_DONE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_STATUS_CTL_DONE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_STATUS_CTL_DONE_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS 0x0000103c
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_ALERT_N_MASK 0x80000000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_ALERT_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_ALERT_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_ALERT_N_SHIFT 31
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_CS0_N_MASK 0x40000000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_CS0_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_CS0_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_CS0_N_SHIFT 30
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_CS1_N_MASK 0x20000000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_CS1_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_CS1_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_CS1_N_SHIFT 29
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_RAS_N_MASK 0x10000000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_RAS_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_RAS_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_RAS_N_SHIFT 28
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_CAS_N_MASK 0x08000000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_CAS_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_CAS_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_CAS_N_SHIFT 27
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_WE_N_MASK 0x04000000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_WE_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_WE_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_WE_N_SHIFT 26
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_CKE_MASK 0x02000000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_CKE_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_CKE_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_CKE_SHIFT 25
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_PAR_MASK 0x01000000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_PAR_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_PAR_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_PAR_SHIFT 24
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_ODT_MASK 0x00800000
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_ODT_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_ODT_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_ODT_SHIFT 23
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_AD_MASK 0x007fff80
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_AD_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_AD_BITS 16
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_AD_SHIFT 7
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_BA_MASK 0x00000070
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_BA_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_BA_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_BA_SHIFT 4
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_RST_N_MASK 0x00000008
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_RST_N_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_RST_N_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_RST_N_SHIFT 3
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_AUX_MASK 0x00000007
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_AUX_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_AUX_BITS 3
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS_AUX_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS2 */
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS2 0x00001040
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS2_RESERVED_MASK 0xfffffffc
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS2_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS2_RESERVED_BITS 30
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS2_RESERVED_SHIFT 2
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS2_ODT1_MASK 0x00000002
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS2_ODT1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS2_ODT1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS2_ODT1_SHIFT 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS2_CKE1_MASK 0x00000001
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS2_CKE1_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS2_CKE1_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_CTL_STATUS2_CKE1_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL0_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL0_STATUS 0x00001044
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL0_STATUS_RESERVED_MASK 0xfffffe00
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL0_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL0_STATUS_RESERVED_BITS 23
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL0_STATUS_RESERVED_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL0_STATUS_DM_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL0_STATUS_DM_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL0_STATUS_DM_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL0_STATUS_DM_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL0_STATUS_DQ_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL0_STATUS_DQ_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL0_STATUS_DQ_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL0_STATUS_DQ_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL1_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL1_STATUS 0x00001048
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL1_STATUS_RESERVED_MASK 0xfffffe00
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL1_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL1_STATUS_RESERVED_BITS 23
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL1_STATUS_RESERVED_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL1_STATUS_DM_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL1_STATUS_DM_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL1_STATUS_DM_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL1_STATUS_DM_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL1_STATUS_DQ_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL1_STATUS_DQ_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL1_STATUS_DQ_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL1_STATUS_DQ_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL2_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL2_STATUS 0x0000104c
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL2_STATUS_RESERVED_MASK 0xfffffe00
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL2_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL2_STATUS_RESERVED_BITS 23
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL2_STATUS_RESERVED_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL2_STATUS_DM_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL2_STATUS_DM_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL2_STATUS_DM_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL2_STATUS_DM_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL2_STATUS_DQ_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL2_STATUS_DQ_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL2_STATUS_DQ_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL2_STATUS_DQ_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL3_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL3_STATUS 0x00001050
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL3_STATUS_RESERVED_MASK 0xfffffe00
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL3_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL3_STATUS_RESERVED_BITS 23
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL3_STATUS_RESERVED_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL3_STATUS_DM_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL3_STATUS_DM_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL3_STATUS_DM_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL3_STATUS_DM_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL3_STATUS_DQ_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL3_STATUS_DQ_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL3_STATUS_DQ_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL3_STATUS_DQ_SHIFT 0

/* AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL4_STATUS */
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL4_STATUS 0x00001054
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL4_STATUS_RESERVED_MASK 0xfffffe00
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL4_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL4_STATUS_RESERVED_BITS 23
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL4_STATUS_RESERVED_SHIFT 9
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL4_STATUS_DM_MASK 0x00000100
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL4_STATUS_DM_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL4_STATUS_DM_BITS 1
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL4_STATUS_DM_SHIFT 8
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL4_STATUS_DQ_MASK 0x000000ff
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL4_STATUS_DQ_ALIGN 0
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL4_STATUS_DQ_BITS 8
#define AND16_DDR_PHY_DDR34_PHY_PHYBIST_BL4_STATUS_DQ_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_CORE_REV_ID */
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_REV_ID 0x00002000
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_REV_ID_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_REV_ID_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_REV_ID_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_REV_ID_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_REV_ID_ARCH_REV_ID_MASK 0x0000f000
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_REV_ID_ARCH_REV_ID_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_REV_ID_ARCH_REV_ID_BITS 4
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_REV_ID_ARCH_REV_ID_SHIFT 12
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_REV_ID_CFG_REV_ID_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_REV_ID_CFG_REV_ID_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_REV_ID_CFG_REV_ID_BITS 4
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_REV_ID_CFG_REV_ID_SHIFT 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_REV_ID_SUB_CFG_REV_ID_MASK 0x000000f0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_REV_ID_SUB_CFG_REV_ID_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_REV_ID_SUB_CFG_REV_ID_BITS 4
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_REV_ID_SUB_CFG_REV_ID_SHIFT 4
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_REV_ID_METAL_LAYER_ID_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_REV_ID_METAL_LAYER_ID_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_REV_ID_METAL_LAYER_ID_BITS 4
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_REV_ID_METAL_LAYER_ID_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG */
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG 0x00002004
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_BLOCKING_NDC_CMDS_MASK 0x80000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_BLOCKING_NDC_CMDS_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_BLOCKING_NDC_CMDS_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_BLOCKING_NDC_CMDS_SHIFT 31
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_CID_BITS_MASK 0x60000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_CID_BITS_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_CID_BITS_BITS 2
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_CID_BITS_SHIFT 29
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_OCTAL_RANK_ENABLE_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_OCTAL_RANK_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_OCTAL_RANK_ENABLE_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_OCTAL_RANK_ENABLE_SHIFT 28
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_QUAD_RANK_ENABLE_MASK 0x08000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_QUAD_RANK_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_QUAD_RANK_ENABLE_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_QUAD_RANK_ENABLE_SHIFT 27
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_DUAL_RANK_ENABLE_MASK 0x04000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_DUAL_RANK_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_DUAL_RANK_ENABLE_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_DUAL_RANK_ENABLE_SHIFT 26
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_GEARDOWN_ENABLE_MASK 0x02000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_GEARDOWN_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_GEARDOWN_ENABLE_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_GEARDOWN_ENABLE_SHIFT 25
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_DRAM_COMMAND_MODE_MASK 0x01800000
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_DRAM_COMMAND_MODE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_DRAM_COMMAND_MODE_BITS 2
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_DRAM_COMMAND_MODE_SHIFT 23
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_BANK_GROUPS_ENABLE_MASK 0x00400000
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_BANK_GROUPS_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_BANK_GROUPS_ENABLE_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_BANK_GROUPS_ENABLE_SHIFT 22
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_GROUPAGE_ENABLE_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_GROUPAGE_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_GROUPAGE_ENABLE_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_GROUPAGE_ENABLE_SHIFT 21
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_BANK_BITS_MASK 0x001c0000
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_BANK_BITS_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_BANK_BITS_BITS 3
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_BANK_BITS_SHIFT 18
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_ROW_BITS_MASK 0x0003e000
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_ROW_BITS_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_ROW_BITS_BITS 5
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_ROW_BITS_SHIFT 13
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_COL_BITS_MASK 0x00001e00
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_COL_BITS_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_COL_BITS_BITS 4
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_COL_BITS_SHIFT 9
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_DRAM_TOTAL_WIDTH_MASK 0x000001e0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_DRAM_TOTAL_WIDTH_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_DRAM_TOTAL_WIDTH_BITS 4
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_DRAM_TOTAL_WIDTH_SHIFT 5
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_ENABLE_CHAN_B_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_ENABLE_CHAN_B_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_ENABLE_CHAN_B_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_ENABLE_CHAN_B_SHIFT 4
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_DRAM_DEVICE_TYPE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_DRAM_DEVICE_TYPE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_DRAM_DEVICE_TYPE_BITS 4
#define AND16_DDR_PHY_DPFE_CONTROLLER_CONFIG_DRAM_DEVICE_TYPE_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_CORE_OPTIONS */
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_OPTIONS 0x00002008
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_OPTIONS_DFI_MUX_BLOCKED_MASK 0x80000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_OPTIONS_DFI_MUX_BLOCKED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_OPTIONS_DFI_MUX_BLOCKED_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_OPTIONS_DFI_MUX_BLOCKED_SHIFT 31
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_OPTIONS_RESERVED_MASK 0x7ffffffe
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_OPTIONS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_OPTIONS_RESERVED_BITS 30
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_OPTIONS_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_OPTIONS_CPU_PRESENT_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_OPTIONS_CPU_PRESENT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_OPTIONS_CPU_PRESENT_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_CORE_OPTIONS_CPU_PRESENT_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_SPARE_1 */
#define AND16_DDR_PHY_DPFE_CONTROLLER_SPARE_1 0x0000200c
#define AND16_DDR_PHY_DPFE_CONTROLLER_SPARE_1_SPARE_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CONTROLLER_SPARE_1_SPARE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_SPARE_1_SPARE_BITS 32
#define AND16_DDR_PHY_DPFE_CONTROLLER_SPARE_1_SPARE_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_SPARE_2 */
#define AND16_DDR_PHY_DPFE_CONTROLLER_SPARE_2 0x00002010
#define AND16_DDR_PHY_DPFE_CONTROLLER_SPARE_2_SPARE_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CONTROLLER_SPARE_2_SPARE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_SPARE_2_SPARE_BITS 32
#define AND16_DDR_PHY_DPFE_CONTROLLER_SPARE_2_SPARE_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_ARB_REQ_MASK */
#define AND16_DDR_PHY_DPFE_CONTROLLER_ARB_REQ_MASK 0x00002014
#define AND16_DDR_PHY_DPFE_CONTROLLER_ARB_REQ_MASK_RESERVED_MASK 0xfffffff0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ARB_REQ_MASK_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ARB_REQ_MASK_RESERVED_BITS 28
#define AND16_DDR_PHY_DPFE_CONTROLLER_ARB_REQ_MASK_RESERVED_SHIFT 4
#define AND16_DDR_PHY_DPFE_CONTROLLER_ARB_REQ_MASK_EDIS1_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_CONTROLLER_ARB_REQ_MASK_EDIS1_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ARB_REQ_MASK_EDIS1_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_ARB_REQ_MASK_EDIS1_SHIFT 3
#define AND16_DDR_PHY_DPFE_CONTROLLER_ARB_REQ_MASK_EDIS0_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_CONTROLLER_ARB_REQ_MASK_EDIS0_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ARB_REQ_MASK_EDIS0_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_ARB_REQ_MASK_EDIS0_SHIFT 2
#define AND16_DDR_PHY_DPFE_CONTROLLER_ARB_REQ_MASK_ZQCS_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_CONTROLLER_ARB_REQ_MASK_ZQCS_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ARB_REQ_MASK_ZQCS_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_ARB_REQ_MASK_ZQCS_SHIFT 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_ARB_REQ_MASK_REFRESH_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_CONTROLLER_ARB_REQ_MASK_REFRESH_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ARB_REQ_MASK_REFRESH_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_ARB_REQ_MASK_REFRESH_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL */
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL 0x00002018
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_ENABLE_MASK 0x80000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_ENABLE_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_ENABLE_SHIFT 31
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_SINGLE_SHOT_MASK 0x40000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_SINGLE_SHOT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_SINGLE_SHOT_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_SINGLE_SHOT_SHIFT 30
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_ALTERNATE_RANKS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_ALTERNATE_RANKS_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_ALTERNATE_RANKS_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_ALTERNATE_RANKS_SHIFT 29
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_ALTERNATE_CID_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_ALTERNATE_CID_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_ALTERNATE_CID_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_ALTERNATE_CID_SHIFT 28
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_RESERVED_MASK 0x0c000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_RESERVED_SHIFT 26
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_COMMAND_MASK 0x03fff000
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_COMMAND_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_COMMAND_BITS 14
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_COMMAND_SHIFT 12
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_POST_DELAY_MASK 0x00000fff
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_POST_DELAY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_POST_DELAY_BITS 12
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL_POST_DELAY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL1 */
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL1 0x0000201c
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL1_RESERVED_MASK 0xfffc0000
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL1_RESERVED_BITS 14
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL1_RESERVED_SHIFT 18
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL1_COMMAND_MASK 0x0003ffff
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL1_COMMAND_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL1_COMMAND_BITS 18
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_CONTROL1_COMMAND_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_ADDR */
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_ADDR 0x00002020
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_ADDR_BANK_ADDR_MASK 0x00f00000
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_ADDR_BANK_ADDR_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_ADDR_BANK_ADDR_BITS 4
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_ADDR_BANK_ADDR_SHIFT 20
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_ADDR_RESERVED_MASK 0x000c0000
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_ADDR_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_ADDR_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_ADDR_RESERVED_SHIFT 18
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_ADDR_ROW_ADDR_MASK 0x0003ffff
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_ADDR_ROW_ADDR_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_ADDR_ROW_ADDR_BITS 18
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_ADDR_ROW_ADDR_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PERIOD */
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PERIOD 0x00002024
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PERIOD_PERIOD_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PERIOD_PERIOD_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PERIOD_PERIOD_BITS 32
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PERIOD_PERIOD_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_CONTROL */
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_CONTROL 0x00002028
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_CONTROL_PAIR_ENABLE_MASK 0x80000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_CONTROL_PAIR_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_CONTROL_PAIR_ENABLE_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_CONTROL_PAIR_ENABLE_SHIFT 31
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_CONTROL_RESERVED_MASK 0x7ffc0000
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_CONTROL_RESERVED_BITS 13
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_CONTROL_RESERVED_SHIFT 18
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_CONTROL_COMMAND2_MASK 0x0003ffff
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_CONTROL_COMMAND2_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_CONTROL_COMMAND2_BITS 18
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_CONTROL_COMMAND2_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_DELAY */
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_DELAY 0x0000202c
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_DELAY_RESERVED_MASK 0xf0000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_DELAY_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_DELAY_RESERVED_BITS 4
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_DELAY_RESERVED_SHIFT 28
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_DELAY_PAIR_DELAY_MASK 0x0ffff000
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_DELAY_PAIR_DELAY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_DELAY_PAIR_DELAY_BITS 16
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_DELAY_PAIR_DELAY_SHIFT 12
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_DELAY_POST_DELAY2_MASK 0x00000fff
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_DELAY_POST_DELAY2_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_DELAY_POST_DELAY2_BITS 12
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_PAIR_DELAY_POST_DELAY2_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS */
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS 0x00002030
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS_BUSY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS_BUSY_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS_BUSY_SHIFT 31
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS_DONE_MASK 0x40000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS_DONE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS_DONE_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS_DONE_SHIFT 30
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS_RESERVED_MASK 0x3ffff000
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS_RESERVED_BITS 18
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS_RESERVED_SHIFT 12
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS_OTHER_CID_MASK 0x00000e00
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS_OTHER_CID_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS_OTHER_CID_BITS 3
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS_OTHER_CID_SHIFT 9
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS_OTHER_RANK_MASK 0x000001fe
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS_OTHER_RANK_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS_OTHER_RANK_BITS 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS_OTHER_RANK_SHIFT 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS_TIMEOUT_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS_TIMEOUT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS_TIMEOUT_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_REFRESH_STATUS_TIMEOUT_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL */
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL 0x00002034
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_ENABLE_MASK 0x80000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_ENABLE_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_ENABLE_SHIFT 31
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_SINGLE_SHOT_MASK 0x40000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_SINGLE_SHOT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_SINGLE_SHOT_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_SINGLE_SHOT_SHIFT 30
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_ALTERNATE_RANKS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_ALTERNATE_RANKS_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_ALTERNATE_RANKS_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_ALTERNATE_RANKS_SHIFT 29
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_ALTERNATE_CID_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_ALTERNATE_CID_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_ALTERNATE_CID_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_ALTERNATE_CID_SHIFT 28
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_RESERVED_MASK 0x0c000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_RESERVED_SHIFT 26
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_COMMAND_MASK 0x03fff000
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_COMMAND_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_COMMAND_BITS 14
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_COMMAND_SHIFT 12
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_POST_DELAY_MASK 0x00000fff
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_POST_DELAY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_POST_DELAY_BITS 12
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL_POST_DELAY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL1 */
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL1 0x00002038
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL1_RESERVED_MASK 0xfffc0000
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL1_RESERVED_BITS 14
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL1_RESERVED_SHIFT 18
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL1_COMMAND_MASK 0x0003ffff
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL1_COMMAND_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL1_COMMAND_BITS 18
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_CONTROL1_COMMAND_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_ADDR */
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_ADDR 0x0000203c
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_ADDR_BANK_ADDR_MASK 0x00f00000
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_ADDR_BANK_ADDR_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_ADDR_BANK_ADDR_BITS 4
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_ADDR_BANK_ADDR_SHIFT 20
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_ADDR_RESERVED_MASK 0x000c0000
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_ADDR_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_ADDR_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_ADDR_RESERVED_SHIFT 18
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_ADDR_ROW_ADDR_MASK 0x0003ffff
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_ADDR_ROW_ADDR_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_ADDR_ROW_ADDR_BITS 18
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_ADDR_ROW_ADDR_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PERIOD */
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PERIOD 0x00002040
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PERIOD_PERIOD_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PERIOD_PERIOD_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PERIOD_PERIOD_BITS 32
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PERIOD_PERIOD_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_CONTROL */
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_CONTROL 0x00002044
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_CONTROL_PAIR_ENABLE_MASK 0x80000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_CONTROL_PAIR_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_CONTROL_PAIR_ENABLE_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_CONTROL_PAIR_ENABLE_SHIFT 31
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_CONTROL_RESERVED_MASK 0x7ffc0000
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_CONTROL_RESERVED_BITS 13
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_CONTROL_RESERVED_SHIFT 18
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_CONTROL_COMMAND2_MASK 0x0003ffff
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_CONTROL_COMMAND2_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_CONTROL_COMMAND2_BITS 18
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_CONTROL_COMMAND2_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_DELAY */
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_DELAY 0x00002048
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_DELAY_RESERVED_MASK 0xf0000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_DELAY_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_DELAY_RESERVED_BITS 4
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_DELAY_RESERVED_SHIFT 28
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_DELAY_PAIR_DELAY_MASK 0x0ffff000
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_DELAY_PAIR_DELAY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_DELAY_PAIR_DELAY_BITS 16
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_DELAY_PAIR_DELAY_SHIFT 12
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_DELAY_POST_DELAY2_MASK 0x00000fff
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_DELAY_POST_DELAY2_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_DELAY_POST_DELAY2_BITS 12
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_PAIR_DELAY_POST_DELAY2_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS */
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS 0x0000204c
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS_BUSY_MASK 0x80000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS_BUSY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS_BUSY_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS_BUSY_SHIFT 31
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS_DONE_MASK 0x40000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS_DONE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS_DONE_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS_DONE_SHIFT 30
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS_RESERVED_MASK 0x3ffff000
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS_RESERVED_BITS 18
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS_RESERVED_SHIFT 12
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS_OTHER_CID_MASK 0x00000e00
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS_OTHER_CID_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS_OTHER_CID_BITS 3
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS_OTHER_CID_SHIFT 9
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS_OTHER_RANK_MASK 0x000001fe
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS_OTHER_RANK_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS_OTHER_RANK_BITS 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS_OTHER_RANK_SHIFT 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS_TIMEOUT_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS_TIMEOUT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS_TIMEOUT_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_ZQCS_STATUS_TIMEOUT_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_0 */
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_0 0x00002050
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_0_TRRD_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_0_TRRD_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_0_TRRD_BITS 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_0_TRRD_SHIFT 24
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_0_TRRD_L_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_0_TRRD_L_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_0_TRRD_L_BITS 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_0_TRRD_L_SHIFT 16
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_0_TRCD_EXT_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_0_TRCD_EXT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_0_TRCD_EXT_BITS 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_0_TRCD_EXT_SHIFT 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_0_TRC_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_0_TRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_0_TRC_BITS 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_0_TRC_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_1 */
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_1 0x00002054
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_1_TCCD_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_1_TCCD_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_1_TCCD_BITS 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_1_TCCD_SHIFT 24
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_1_TCCD_L_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_1_TCCD_L_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_1_TCCD_L_BITS 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_1_TCCD_L_SHIFT 16
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_1_TWR2ACT_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_1_TWR2ACT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_1_TWR2ACT_BITS 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_1_TWR2ACT_SHIFT 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_1_TRD2ACT_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_1_TRD2ACT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_1_TRD2ACT_BITS 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_1_TRD2ACT_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_2 */
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_2 0x00002058
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_2_TWR2RD_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_2_TWR2RD_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_2_TWR2RD_BITS 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_2_TWR2RD_SHIFT 24
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_2_TWR2RD_L_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_2_TWR2RD_L_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_2_TWR2RD_L_BITS 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_2_TWR2RD_L_SHIFT 16
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_2_TRD2WR_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_2_TRD2WR_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_2_TRD2WR_BITS 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_2_TRD2WR_SHIFT 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_2_TFAW_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_2_TFAW_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_2_TFAW_BITS 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_2_TFAW_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_3 */
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_3 0x0000205c
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_3_RESERVED_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_3_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_3_RESERVED_BITS 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_3_RESERVED_SHIFT 24
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_3_TCCD_L_WR_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_3_TCCD_L_WR_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_3_TCCD_L_WR_BITS 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_3_TCCD_L_WR_SHIFT 16
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_3_TCWDEL_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_3_TCWDEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_3_TCWDEL_BITS 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_3_TCWDEL_SHIFT 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_3_TCRDEL_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_3_TCRDEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_3_TCRDEL_BITS 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_SEQ_TIMING_3_TCRDEL_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL */
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL 0x00002060
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_WRITEDELAY_MASK 0x00700000
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_WRITEDELAY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_WRITEDELAY_BITS 3
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_WRITEDELAY_SHIFT 20
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_WRITEFORCEIDLE_MASK 0x00020000
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_WRITEFORCEIDLE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_WRITEFORCEIDLE_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_WRITEFORCEIDLE_SHIFT 17
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_WRITEENABLE_MASK 0x00010000
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_WRITEENABLE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_WRITEENABLE_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_WRITEENABLE_SHIFT 16
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_READDELAY_MASK 0x00000070
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_READDELAY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_READDELAY_BITS 3
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_READDELAY_SHIFT 4
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_RESERVED_MASK 0x0000000c
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_RESERVED_SHIFT 2
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_READFORCEIDLE_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_READFORCEIDLE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_READFORCEIDLE_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_READFORCEIDLE_SHIFT 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_READENABLE_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_READENABLE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_READENABLE_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL_READENABLE_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_DUAL_RANK_TIMING */
#define AND16_DDR_PHY_DPFE_CONTROLLER_DUAL_RANK_TIMING 0x00002064
#define AND16_DDR_PHY_DPFE_CONTROLLER_DUAL_RANK_TIMING_TWR2RD_RANK_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_DUAL_RANK_TIMING_TWR2RD_RANK_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DUAL_RANK_TIMING_TWR2RD_RANK_BITS 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_DUAL_RANK_TIMING_TWR2RD_RANK_SHIFT 24
#define AND16_DDR_PHY_DPFE_CONTROLLER_DUAL_RANK_TIMING_TRD2WR_RANK_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_CONTROLLER_DUAL_RANK_TIMING_TRD2WR_RANK_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DUAL_RANK_TIMING_TRD2WR_RANK_BITS 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_DUAL_RANK_TIMING_TRD2WR_RANK_SHIFT 16
#define AND16_DDR_PHY_DPFE_CONTROLLER_DUAL_RANK_TIMING_TWR2WR_RANK_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_CONTROLLER_DUAL_RANK_TIMING_TWR2WR_RANK_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DUAL_RANK_TIMING_TWR2WR_RANK_BITS 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_DUAL_RANK_TIMING_TWR2WR_RANK_SHIFT 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_DUAL_RANK_TIMING_TRD2RD_RANK_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_CONTROLLER_DUAL_RANK_TIMING_TRD2RD_RANK_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DUAL_RANK_TIMING_TRD2RD_RANK_BITS 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_DUAL_RANK_TIMING_TRD2RD_RANK_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_DFI_PHASE_ENABLE */
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_PHASE_ENABLE 0x00002068
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_PHASE_ENABLE_RESERVED_MASK 0xfffffff0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_PHASE_ENABLE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_PHASE_ENABLE_RESERVED_BITS 28
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_PHASE_ENABLE_RESERVED_SHIFT 4
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_PHASE_ENABLE_DFI_PHASE_ENABLE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_PHASE_ENABLE_DFI_PHASE_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_PHASE_ENABLE_DFI_PHASE_ENABLE_BITS 4
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_PHASE_ENABLE_DFI_PHASE_ENABLE_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD */
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD 0x0000206c
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_BANK_MASK 0xf0000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_BANK_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_BANK_BITS 4
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_BANK_SHIFT 28
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_ADDR_MASK 0x0ffff800
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_ADDR_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_ADDR_BITS 17
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_ADDR_SHIFT 11
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_RST_MASK 0x00000400
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_RST_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_RST_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_RST_SHIFT 10
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_ODT_MASK 0x00000300
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_ODT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_ODT_BITS 2
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_ODT_SHIFT 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_CKE_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_CKE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_CKE_BITS 2
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_CKE_SHIFT 6
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_CS_MASK 0x00000030
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_CS_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_CS_BITS 2
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_CS_SHIFT 4
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_ACT_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_ACT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_ACT_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_ACT_SHIFT 3
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_RAS_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_RAS_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_RAS_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_RAS_SHIFT 2
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_CAS_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_CAS_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_CAS_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_CAS_SHIFT 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_WE_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_WE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_WE_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD_WE_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD1 */
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD1 0x00002070
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD1_RESERVED_MASK 0xfffffc00
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD1_RESERVED_BITS 22
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD1_RESERVED_SHIFT 10
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD1_ADDR_MASK 0x00000200
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD1_ADDR_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD1_ADDR_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD1_ADDR_SHIFT 9
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD1_CID_MASK 0x000001c0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD1_CID_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD1_CID_BITS 3
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD1_CID_SHIFT 6
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD1_CS_MASK 0x0000003f
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD1_CS_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD1_CS_BITS 6
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD1_CS_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD2 */
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD2 0x00002074
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD2_RESERVED_MASK 0xf0000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD2_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD2_RESERVED_BITS 4
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD2_RESERVED_SHIFT 28
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD2_CMD_CHANB_MASK 0x0fffc000
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD2_CMD_CHANB_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD2_CMD_CHANB_BITS 14
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD2_CMD_CHANB_SHIFT 14
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD2_CMD_CHANA_MASK 0x00003fff
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD2_CMD_CHANA_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD2_CMD_CHANA_BITS 14
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_IDLE_CMD2_CMD_CHANA_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL */
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL 0x00002078
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_OWN_DFI_MASK 0x80000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_OWN_DFI_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_OWN_DFI_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_OWN_DFI_SHIFT 31
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_CLOCK_DISABLE_MASK 0x40000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_CLOCK_DISABLE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_CLOCK_DISABLE_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_CLOCK_DISABLE_SHIFT 30
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_SW_INIT_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_SW_INIT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_SW_INIT_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_SW_INIT_SHIFT 29
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_RESERVED_MASK 0x18000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_RESERVED_SHIFT 27
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_PHYUPD_ACK_MASK 0x04000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_PHYUPD_ACK_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_PHYUPD_ACK_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_PHYUPD_ACK_SHIFT 26
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_SEL_AUX2_MASK 0x03e00000
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_SEL_AUX2_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_SEL_AUX2_BITS 5
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_SEL_AUX2_SHIFT 21
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_SEL_AUX1_MASK 0x001f0000
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_SEL_AUX1_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_SEL_AUX1_BITS 5
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_SEL_AUX1_SHIFT 16
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_SEL_AUX0_MASK 0x0000f800
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_SEL_AUX0_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_SEL_AUX0_BITS 5
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_SEL_AUX0_SHIFT 11
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_AUX_IDLE_MASK 0x00000700
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_AUX_IDLE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_AUX_IDLE_BITS 3
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_AUX_IDLE_SHIFT 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_CS_N_ACTIVE_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_CS_N_ACTIVE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_CS_N_ACTIVE_BITS 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL_CS_N_ACTIVE_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL1 */
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL1 0x0000207c
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL1_RESERVED_MASK 0xfffffff8
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL1_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL1_RESERVED_BITS 29
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL1_RESERVED_SHIFT 3
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL1_CID_ACTIVE_MASK 0x00000007
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL1_CID_ACTIVE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL1_CID_ACTIVE_BITS 3
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_CONTROL1_CID_ACTIVE_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS */
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS 0x00002080
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_RESERVED_MASK 0xfffffc00
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_RESERVED_BITS 22
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_RESERVED_SHIFT 10
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_DATA_CONTROL_FIFO_OVERFLOW_MASK 0x00000200
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_DATA_CONTROL_FIFO_OVERFLOW_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_DATA_CONTROL_FIFO_OVERFLOW_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_DATA_CONTROL_FIFO_OVERFLOW_SHIFT 9
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_DATA_CONTROL_FIFO_UNDERFLOW_MASK 0x00000100
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_DATA_CONTROL_FIFO_UNDERFLOW_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_DATA_CONTROL_FIFO_UNDERFLOW_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_DATA_CONTROL_FIFO_UNDERFLOW_SHIFT 8
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_READ_DATA_TRACKING_ERROR_MASK 0x00000080
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_READ_DATA_TRACKING_ERROR_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_READ_DATA_TRACKING_ERROR_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_READ_DATA_TRACKING_ERROR_SHIFT 7
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_READ_DATA_VALID_ERROR_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_READ_DATA_VALID_ERROR_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_READ_DATA_VALID_ERROR_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_READ_DATA_VALID_ERROR_SHIFT 6
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_READ_DATA_TIMEOUT_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_READ_DATA_TIMEOUT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_READ_DATA_TIMEOUT_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_READ_DATA_TIMEOUT_SHIFT 5
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_READ_DATA_BUSY_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_READ_DATA_BUSY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_READ_DATA_BUSY_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_READ_DATA_BUSY_SHIFT 4
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_WRITE_DATA_BUSY_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_WRITE_DATA_BUSY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_WRITE_DATA_BUSY_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_WRITE_DATA_BUSY_SHIFT 3
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_SEQ_BUSY_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_SEQ_BUSY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_SEQ_BUSY_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_SEQ_BUSY_SHIFT 2
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_MUX_BLOCKED_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_MUX_BLOCKED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_MUX_BLOCKED_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_MUX_BLOCKED_SHIFT 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_PHYUPD_REQ_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_PHYUPD_REQ_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_PHYUPD_REQ_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_DFI_STATUS_PHYUPD_REQ_SHIFT 0

/* AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL */
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL 0x00002084
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_RESERVED_MASK 0xfe000000
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_RESERVED_BITS 7
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_RESERVED_SHIFT 25
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_BANK_MASK 0x01e00000
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_BANK_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_BANK_BITS 4
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_BANK_SHIFT 21
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_ADDR_MASK 0x001ffff0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_ADDR_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_ADDR_BITS 17
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_ADDR_SHIFT 4
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_ACT_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_ACT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_ACT_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_ACT_SHIFT 3
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_RAS_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_RAS_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_RAS_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_RAS_SHIFT 2
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_CAS_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_CAS_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_CAS_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_CAS_SHIFT 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_WE_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_WE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_WE_BITS 1
#define AND16_DDR_PHY_DPFE_CONTROLLER_CMD_INVERT_CONTROL_WE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_REV_ID */
#define AND16_DDR_PHY_DPFE_EDIS_0_REV_ID 0x00002200
#define AND16_DDR_PHY_DPFE_EDIS_0_REV_ID_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_REV_ID_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_REV_ID_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_0_REV_ID_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_REV_ID_MAJOR_REV_ID_MASK 0x0000f000
#define AND16_DDR_PHY_DPFE_EDIS_0_REV_ID_MAJOR_REV_ID_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_REV_ID_MAJOR_REV_ID_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_REV_ID_MAJOR_REV_ID_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_REV_ID_MINOR_REV_ID_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_0_REV_ID_MINOR_REV_ID_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_REV_ID_MINOR_REV_ID_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_REV_ID_MINOR_REV_ID_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_REV_ID_ALL_LAYER_ID_MASK 0x000000f0
#define AND16_DDR_PHY_DPFE_EDIS_0_REV_ID_ALL_LAYER_ID_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_REV_ID_ALL_LAYER_ID_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_REV_ID_ALL_LAYER_ID_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_REV_ID_METAL_LAYER_ID_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_0_REV_ID_METAL_LAYER_ID_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_REV_ID_METAL_LAYER_ID_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_REV_ID_METAL_LAYER_ID_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG */
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG 0x00002204
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG_RESERVED_MASK 0xffffffe0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG_RESERVED_BITS 27
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG_RESERVED_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG_CLEAR_STATS_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG_CLEAR_STATS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG_CLEAR_STATS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG_CLEAR_STATS_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG_CONTINUE_ACCESSES_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG_CONTINUE_ACCESSES_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG_CONTINUE_ACCESSES_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG_CONTINUE_ACCESSES_SHIFT 3
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG_STOP_ACCESSES_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG_STOP_ACCESSES_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG_STOP_ACCESSES_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG_STOP_ACCESSES_SHIFT 2
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG_PAUSE_ACCESSES_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG_PAUSE_ACCESSES_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG_PAUSE_ACCESSES_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG_PAUSE_ACCESSES_SHIFT 1
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG_START_ACCESSES_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG_START_ACCESSES_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG_START_ACCESSES_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_TRIG_START_ACCESSES_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE */
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE 0x00002208
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_CLOCK_GATE_MASK 0x80000000
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_CLOCK_GATE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_CLOCK_GATE_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_CLOCK_GATE_SHIFT 31
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DDR5_LFSR1_PTRN_SEL_MASK 0x08000000
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DDR5_LFSR1_PTRN_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DDR5_LFSR1_PTRN_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DDR5_LFSR1_PTRN_SEL_SHIFT 27
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DDR5_LFSR0_PTRN_SEL_MASK 0x04000000
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DDR5_LFSR0_PTRN_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DDR5_LFSR0_PTRN_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DDR5_LFSR0_PTRN_SEL_SHIFT 26
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DDR5_RD_TRNG_EN_MASK 0x02000000
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DDR5_RD_TRNG_EN_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DDR5_RD_TRNG_EN_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DDR5_RD_TRNG_EN_SHIFT 25
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DDR5_RD_TRNG_MODE_MASK 0x01000000
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DDR5_RD_TRNG_MODE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DDR5_RD_TRNG_MODE_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DDR5_RD_TRNG_MODE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DATA_PORT_WORD_MASK 0x00f80000
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DATA_PORT_WORD_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DATA_PORT_WORD_BITS 5
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DATA_PORT_WORD_SHIFT 19
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_INVERT_ADDRESS_MASK 0x00040000
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_INVERT_ADDRESS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_INVERT_ADDRESS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_INVERT_ADDRESS_SHIFT 18
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_INTERFACE_WIDTH_MASK 0x00030000
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_INTERFACE_WIDTH_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_INTERFACE_WIDTH_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_INTERFACE_WIDTH_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_CHECK_MASKED_DATA_MASK 0x0000c000
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_CHECK_MASKED_DATA_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_CHECK_MASKED_DATA_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_CHECK_MASKED_DATA_SHIFT 14
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_RESERVED_FOR_ECO_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_RESERVED_FOR_ECO_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_RESERVED_FOR_ECO_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DATA_IS_ADDRESS_MODE_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DATA_IS_ADDRESS_MODE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DATA_IS_ADDRESS_MODE_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DATA_IS_ADDRESS_MODE_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_MASK_ERRORS_P_EDGE_MASK 0x00000800
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_MASK_ERRORS_P_EDGE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_MASK_ERRORS_P_EDGE_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_MASK_ERRORS_P_EDGE_SHIFT 11
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_MASK_ERRORS_N_EDGE_MASK 0x00000400
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_MASK_ERRORS_N_EDGE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_MASK_ERRORS_N_EDGE_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_MASK_ERRORS_N_EDGE_SHIFT 10
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DATA_PORT_SEL_MASK 0x00000300
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DATA_PORT_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DATA_PORT_SEL_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DATA_PORT_SEL_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_WRAP_STAT_MASK 0x00000080
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_WRAP_STAT_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_WRAP_STAT_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_WRAP_STAT_SHIFT 7
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DYNAMIC_WRITE_MASKS_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DYNAMIC_WRITE_MASKS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DYNAMIC_WRITE_MASKS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_DYNAMIC_WRITE_MASKS_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_PAUSE_ON_ERROR_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_PAUSE_ON_ERROR_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_PAUSE_ON_ERROR_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_PAUSE_ON_ERROR_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_LOOP_MODE_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_LOOP_MODE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_LOOP_MODE_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_LOOP_MODE_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_ACCESS_MODE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_ACCESS_MODE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_ACCESS_MODE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_MODE_ACCESS_MODE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_CTRL_SIZE */
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_SIZE 0x0000220c
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_SIZE_RESERVED_MASK 0xe0000000
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_SIZE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_SIZE_RESERVED_BITS 3
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_SIZE_RESERVED_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_SIZE_BURST_SIZE_MASK 0x1f000000
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_SIZE_BURST_SIZE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_SIZE_BURST_SIZE_BITS 5
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_SIZE_BURST_SIZE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_SIZE_STEP_SIZE_MASK 0x00ffffff
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_SIZE_STEP_SIZE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_SIZE_STEP_SIZE_BITS 24
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_SIZE_STEP_SIZE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_START */
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_START 0x00002210
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_START_ADDR_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_START_ADDR_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_START_ADDR_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_START_ADDR_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_START_EXT */
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_START_EXT 0x00002214
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_START_EXT_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_START_EXT_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_START_EXT_RESERVED_BITS 24
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_START_EXT_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_START_EXT_ADDR_EXT_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_START_EXT_ADDR_EXT_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_START_EXT_ADDR_EXT_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_START_EXT_ADDR_EXT_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_END */
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_END 0x00002218
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_END_ADDR_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_END_ADDR_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_END_ADDR_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_END_ADDR_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_END_EXT */
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_END_EXT 0x0000221c
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_END_EXT_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_END_EXT_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_END_EXT_RESERVED_BITS 24
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_END_EXT_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_END_EXT_ADDR_EXT_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_END_EXT_ADDR_EXT_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_END_EXT_ADDR_EXT_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_ADDR_END_EXT_ADDR_EXT_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_CTRL_WRITE_MASKS */
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_WRITE_MASKS 0x00002220
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_WRITE_MASKS_WRITE_MASKS_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_WRITE_MASKS_WRITE_MASKS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_WRITE_MASKS_WRITE_MASKS_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_WRITE_MASKS_WRITE_MASKS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_CTRL_WRITE_MASKS_HI */
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_WRITE_MASKS_HI 0x00002224
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_WRITE_MASKS_HI_WRITE_MASKS_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_WRITE_MASKS_HI_WRITE_MASKS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_WRITE_MASKS_HI_WRITE_MASKS_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_WRITE_MASKS_HI_WRITE_MASKS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_CTRL_WRITE_MASKS_EX */
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_WRITE_MASKS_EX 0x00002228
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_WRITE_MASKS_EX_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_WRITE_MASKS_EX_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_WRITE_MASKS_EX_RESERVED_BITS 24
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_WRITE_MASKS_EX_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_WRITE_MASKS_EX_WRITE_MASKS_EX_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_WRITE_MASKS_EX_WRITE_MASKS_EX_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_WRITE_MASKS_EX_WRITE_MASKS_EX_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_WRITE_MASKS_EX_WRITE_MASKS_EX_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_CTRL_THROTTLE */
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_THROTTLE 0x0000222c
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_THROTTLE_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_THROTTLE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_THROTTLE_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_THROTTLE_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_THROTTLE_THROTTLE_COUNT_MASK 0x0000ffff
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_THROTTLE_THROTTLE_COUNT_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_THROTTLE_THROTTLE_COUNT_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_0_CTRL_THROTTLE_THROTTLE_COUNT_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN */
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN 0x00002240
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN_RESERVED_MASK 0xffffffe0
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN_RESERVED_BITS 27
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN_RESERVED_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN_THROTTLED_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN_THROTTLED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN_THROTTLED_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN_THROTTLED_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN_READ_ERROR_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN_READ_ERROR_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN_READ_ERROR_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN_READ_ERROR_SHIFT 3
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN_STALLED_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN_STALLED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN_STALLED_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN_STALLED_SHIFT 2
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN_DONE_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN_DONE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN_DONE_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN_DONE_SHIFT 1
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN_BUSY_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN_BUSY_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN_BUSY_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_MAIN_BUSY_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_STAT_WORDS_WRITTEN */
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_WORDS_WRITTEN 0x00002244
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_WORDS_WRITTEN_WORD_COUNT_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_WORDS_WRITTEN_WORD_COUNT_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_WORDS_WRITTEN_WORD_COUNT_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_WORDS_WRITTEN_WORD_COUNT_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_STAT_WORDS_READ */
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_WORDS_READ 0x00002248
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_WORDS_READ_WORD_COUNT_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_WORDS_READ_WORD_COUNT_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_WORDS_READ_WORD_COUNT_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_WORDS_READ_WORD_COUNT_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_COUNT */
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_COUNT 0x0000224c
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_COUNT_COUNT_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_COUNT_COUNT_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_COUNT_COUNT_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_COUNT_COUNT_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_BITS */
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_BITS 0x00002250
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_BITS_BIT_LANE_ERRORS_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_BITS_BIT_LANE_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_BITS_BIT_LANE_ERRORS_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_BITS_BIT_LANE_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_BITS_HI */
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_BITS_HI 0x00002254
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_BITS_HI_BIT_LANE_ERRORS_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_BITS_HI_BIT_LANE_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_BITS_HI_BIT_LANE_ERRORS_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_BITS_HI_BIT_LANE_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_BITS_EX */
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_BITS_EX 0x00002258
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_BITS_EX_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_BITS_EX_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_BITS_EX_RESERVED_BITS 24
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_BITS_EX_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_BITS_EX_BIT_LANE_ERRORS_EX_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_BITS_EX_BIT_LANE_ERRORS_EX_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_BITS_EX_BIT_LANE_ERRORS_EX_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ERROR_BITS_EX_BIT_LANE_ERRORS_EX_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_STAT_ADDR_LAST */
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ADDR_LAST 0x0000225c
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ADDR_LAST_ADDR_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ADDR_LAST_ADDR_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ADDR_LAST_ADDR_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ADDR_LAST_ADDR_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_STAT_ADDR_LAST_EXT */
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ADDR_LAST_EXT 0x00002260
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ADDR_LAST_EXT_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ADDR_LAST_EXT_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ADDR_LAST_EXT_RESERVED_BITS 24
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ADDR_LAST_EXT_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ADDR_LAST_EXT_ADDR_EXT_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ADDR_LAST_EXT_ADDR_EXT_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ADDR_LAST_EXT_ADDR_EXT_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_ADDR_LAST_EXT_ADDR_EXT_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_STAT_CLOCK_CYCLES */
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_CLOCK_CYCLES 0x00002264
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_CLOCK_CYCLES_COUNT_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_CLOCK_CYCLES_COUNT_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_CLOCK_CYCLES_COUNT_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_CLOCK_CYCLES_COUNT_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_STAT_DATA_PORT */
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_DATA_PORT 0x00002268
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_DATA_PORT_DATA_PORT_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_DATA_PORT_DATA_PORT_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_DATA_PORT_DATA_PORT_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_DATA_PORT_DATA_PORT_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_STAT_DEBUG */
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_DEBUG 0x0000226c
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_DEBUG_MISC_MASK 0xfffffffc
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_DEBUG_MISC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_DEBUG_MISC_BITS 30
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_DEBUG_MISC_SHIFT 2
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_DEBUG_FSM_STATE_MASK 0x00000003
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_DEBUG_FSM_STATE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_DEBUG_FSM_STATE_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_0_STAT_DEBUG_FSM_STATE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_GEN_LFSR_STATE_0 */
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_LFSR_STATE_0 0x000022c0
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_LFSR_STATE_0_GEN_LFSR_STATE_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_LFSR_STATE_0_GEN_LFSR_STATE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_LFSR_STATE_0_GEN_LFSR_STATE_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_LFSR_STATE_0_GEN_LFSR_STATE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_GEN_LFSR_STATE_1 */
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_LFSR_STATE_1 0x000022c4
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_LFSR_STATE_1_GEN_LFSR_STATE_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_LFSR_STATE_1_GEN_LFSR_STATE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_LFSR_STATE_1_GEN_LFSR_STATE_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_LFSR_STATE_1_GEN_LFSR_STATE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_GEN_LFSR_STATE_2 */
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_LFSR_STATE_2 0x000022c8
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_LFSR_STATE_2_GEN_LFSR_STATE_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_LFSR_STATE_2_GEN_LFSR_STATE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_LFSR_STATE_2_GEN_LFSR_STATE_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_LFSR_STATE_2_GEN_LFSR_STATE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_GEN_LFSR_STATE_3 */
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_LFSR_STATE_3 0x000022cc
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_LFSR_STATE_3_GEN_LFSR_STATE_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_LFSR_STATE_3_GEN_LFSR_STATE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_LFSR_STATE_3_GEN_LFSR_STATE_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_LFSR_STATE_3_GEN_LFSR_STATE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_GEN_CLOCK */
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_CLOCK 0x000022d0
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_CLOCK_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_CLOCK_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_CLOCK_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_CLOCK_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_CLOCK_CLOCK1_PERIOD_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_CLOCK_CLOCK1_PERIOD_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_CLOCK_CLOCK1_PERIOD_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_CLOCK_CLOCK1_PERIOD_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_CLOCK_CLOCK0_PERIOD_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_CLOCK_CLOCK0_PERIOD_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_CLOCK_CLOCK0_PERIOD_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_CLOCK_CLOCK0_PERIOD_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_GEN_PATTERN */
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_PATTERN 0x000022d4
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_PATTERN_PATTERN3_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_PATTERN_PATTERN3_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_PATTERN_PATTERN3_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_PATTERN_PATTERN3_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_PATTERN_PATTERN2_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_PATTERN_PATTERN2_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_PATTERN_PATTERN2_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_PATTERN_PATTERN2_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_PATTERN_PATTERN1_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_PATTERN_PATTERN1_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_PATTERN_PATTERN1_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_PATTERN_PATTERN1_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_PATTERN_PATTERN0_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_PATTERN_PATTERN0_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_PATTERN_PATTERN0_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_GEN_PATTERN_PATTERN0_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO 0x00002300
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL3_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL3_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL3_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL3_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL3_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL3_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL3_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL3_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL3_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL3_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL3_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL3_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL2_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL2_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL2_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL2_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL2_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL2_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL2_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL2_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL2_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL2_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL2_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL2_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL1_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL1_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL1_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL1_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL1_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL1_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL1_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL1_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL1_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL1_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL1_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL1_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL0_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL0_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL0_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL0_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL0_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL0_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL0_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL0_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL0_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL0_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL0_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_LO_BL0_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI 0x00002304
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL7_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL7_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL7_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL7_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL7_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL7_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL7_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL7_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL7_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL7_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL7_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL7_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL6_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL6_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL6_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL6_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL6_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL6_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL6_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL6_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL6_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL6_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL6_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL6_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL5_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL5_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL5_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL5_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL5_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL5_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL5_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL5_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL5_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL5_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL5_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL5_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL4_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL4_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL4_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL4_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL4_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL4_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL4_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL4_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL4_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL4_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL4_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_CTRL_HI_BL4_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO 0x00002308
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL3_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL3_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL3_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL3_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL3_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL3_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL3_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL3_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL3_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL3_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL3_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL3_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL2_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL2_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL2_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL2_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL2_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL2_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL2_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL2_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL2_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL2_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL2_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL2_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL1_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL1_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL1_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL1_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL1_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL1_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL1_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL1_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL1_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL1_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL1_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL1_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL0_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL0_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL0_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL0_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL0_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL0_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL0_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL0_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL0_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL0_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL0_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_LO_BL0_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI 0x0000230c
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL7_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL7_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL7_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL7_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL7_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL7_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL7_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL7_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL7_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL7_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL7_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL7_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL6_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL6_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL6_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL6_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL6_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL6_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL6_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL6_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL6_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL6_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL6_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL6_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL5_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL5_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL5_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL5_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL5_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL5_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL5_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL5_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL5_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL5_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL5_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL5_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL4_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL4_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL4_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL4_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL4_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL4_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL4_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL4_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL4_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL4_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL4_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_CTRL_HI_BL4_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO 0x00002310
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL3_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL3_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL3_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL3_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL3_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL3_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL3_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL3_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL3_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL3_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL3_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL3_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL2_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL2_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL2_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL2_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL2_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL2_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL2_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL2_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL2_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL2_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL2_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL2_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL1_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL1_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL1_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL1_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL1_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL1_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL1_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL1_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL1_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL1_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL1_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL1_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL0_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL0_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL0_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL0_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL0_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL0_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL0_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL0_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL0_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL0_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL0_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_LO_BL0_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI 0x00002314
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL7_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL7_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL7_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL7_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL7_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL7_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL7_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL7_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL7_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL7_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL7_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL7_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL6_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL6_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL6_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL6_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL6_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL6_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL6_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL6_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL6_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL6_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL6_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL6_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL5_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL5_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL5_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL5_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL5_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL5_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL5_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL5_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL5_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL5_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL5_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL5_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL4_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL4_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL4_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL4_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL4_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL4_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL4_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL4_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL4_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL4_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL4_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_CTRL_HI_BL4_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO 0x00002318
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL3_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL3_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL3_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL3_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL3_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL3_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL3_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL3_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL3_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL3_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL3_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL3_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL2_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL2_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL2_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL2_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL2_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL2_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL2_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL2_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL2_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL2_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL2_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL2_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL1_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL1_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL1_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL1_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL1_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL1_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL1_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL1_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL1_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL1_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL1_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL1_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL0_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL0_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL0_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL0_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL0_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL0_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL0_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL0_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL0_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL0_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL0_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_LO_BL0_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI 0x0000231c
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL7_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL7_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL7_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL7_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL7_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL7_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL7_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL7_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL7_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL7_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL7_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL7_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL6_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL6_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL6_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL6_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL6_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL6_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL6_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL6_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL6_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL6_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL6_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL6_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL5_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL5_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL5_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL5_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL5_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL5_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL5_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL5_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL5_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL5_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL5_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL5_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL4_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL4_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL4_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL4_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL4_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL4_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL4_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL4_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL4_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL4_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL4_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_CTRL_HI_BL4_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO 0x00002320
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL3_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL3_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL3_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL3_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL3_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL3_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL3_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL3_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL3_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL3_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL3_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL3_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL2_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL2_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL2_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL2_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL2_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL2_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL2_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL2_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL2_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL2_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL2_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL2_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL1_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL1_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL1_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL1_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL1_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL1_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL1_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL1_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL1_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL1_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL1_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL1_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL0_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL0_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL0_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL0_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL0_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL0_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL0_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL0_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL0_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL0_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL0_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_LO_BL0_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI 0x00002324
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL7_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL7_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL7_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL7_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL7_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL7_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL7_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL7_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL7_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL7_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL7_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL7_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL6_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL6_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL6_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL6_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL6_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL6_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL6_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL6_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL6_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL6_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL6_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL6_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL5_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL5_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL5_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL5_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL5_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL5_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL5_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL5_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL5_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL5_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL5_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL5_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL4_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL4_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL4_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL4_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL4_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL4_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL4_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL4_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL4_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL4_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL4_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_CTRL_HI_BL4_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO 0x00002328
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL3_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL3_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL3_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL3_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL3_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL3_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL3_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL3_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL3_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL3_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL3_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL3_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL2_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL2_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL2_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL2_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL2_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL2_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL2_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL2_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL2_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL2_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL2_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL2_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL1_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL1_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL1_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL1_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL1_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL1_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL1_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL1_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL1_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL1_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL1_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL1_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL0_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL0_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL0_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL0_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL0_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL0_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL0_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL0_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL0_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL0_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL0_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_LO_BL0_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI 0x0000232c
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL7_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL7_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL7_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL7_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL7_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL7_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL7_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL7_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL7_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL7_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL7_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL7_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL6_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL6_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL6_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL6_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL6_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL6_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL6_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL6_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL6_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL6_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL6_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL6_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL5_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL5_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL5_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL5_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL5_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL5_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL5_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL5_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL5_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL5_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL5_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL5_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL4_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL4_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL4_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL4_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL4_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL4_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL4_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL4_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL4_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL4_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL4_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_CTRL_HI_BL4_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO 0x00002330
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL3_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL3_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL3_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL3_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL3_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL3_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL3_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL3_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL3_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL3_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL3_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL3_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL2_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL2_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL2_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL2_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL2_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL2_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL2_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL2_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL2_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL2_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL2_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL2_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL1_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL1_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL1_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL1_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL1_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL1_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL1_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL1_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL1_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL1_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL1_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL1_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL0_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL0_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL0_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL0_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL0_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL0_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL0_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL0_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL0_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL0_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL0_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_LO_BL0_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI 0x00002334
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL7_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL7_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL7_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL7_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL7_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL7_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL7_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL7_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL7_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL7_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL7_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL7_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL6_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL6_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL6_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL6_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL6_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL6_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL6_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL6_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL6_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL6_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL6_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL6_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL5_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL5_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL5_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL5_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL5_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL5_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL5_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL5_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL5_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL5_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL5_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL5_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL4_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL4_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL4_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL4_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL4_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL4_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL4_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL4_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL4_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL4_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL4_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_CTRL_HI_BL4_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO 0x00002338
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL3_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL3_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL3_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL3_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL3_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL3_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL3_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL3_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL3_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL3_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL3_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL3_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL2_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL2_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL2_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL2_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL2_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL2_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL2_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL2_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL2_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL2_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL2_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL2_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL1_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL1_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL1_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL1_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL1_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL1_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL1_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL1_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL1_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL1_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL1_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL1_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL0_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL0_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL0_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL0_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL0_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL0_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL0_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL0_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL0_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL0_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL0_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_LO_BL0_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI 0x0000233c
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL7_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL7_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL7_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL7_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL7_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL7_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL7_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL7_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL7_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL7_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL7_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL7_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL6_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL6_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL6_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL6_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL6_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL6_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL6_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL6_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL6_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL6_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL6_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL6_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL5_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL5_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL5_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL5_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL5_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL5_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL5_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL5_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL5_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL5_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL5_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL5_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL4_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL4_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL4_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL4_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL4_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL4_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL4_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL4_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL4_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL4_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL4_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_CTRL_HI_BL4_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO 0x00002340
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL3_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL3_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL3_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL3_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL3_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL3_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL3_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL3_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL3_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL3_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL3_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL3_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL2_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL2_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL2_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL2_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL2_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL2_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL2_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL2_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL2_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL2_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL2_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL2_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL1_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL1_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL1_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL1_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL1_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL1_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL1_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL1_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL1_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL1_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL1_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL1_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL0_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL0_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL0_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL0_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL0_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL0_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL0_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL0_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL0_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL0_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL0_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_LO_BL0_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI 0x00002344
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL7_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL7_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL7_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL7_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL7_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL7_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL7_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL7_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL7_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL7_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL7_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL7_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL6_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL6_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL6_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL6_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL6_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL6_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL6_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL6_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL6_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL6_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL6_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL6_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL5_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL5_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL5_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL5_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL5_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL5_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL5_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL5_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL5_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL5_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL5_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL5_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL4_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL4_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL4_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL4_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL4_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL4_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL4_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL4_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL4_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL4_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL4_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_CTRL_HI_BL4_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL 0x00002348
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_MASK 0x00008000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_SHIFT 15
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_MASK 0x00004000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_SHIFT 14
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_MASK 0x00000800
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_SHIFT 11
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_MASK 0x00000400
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_SHIFT 10
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_MASK 0x00000200
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_SHIFT 9
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_MASK 0x00000100
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL7_INV_MASK 0x00000080
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL7_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL7_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL7_INV_SHIFT 7
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL6_INV_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL6_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL6_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL6_INV_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL5_INV_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL5_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL5_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL5_INV_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL4_INV_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL4_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL4_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL4_INV_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL3_INV_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL3_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL3_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL3_INV_SHIFT 3
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL2_INV_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL2_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL2_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL2_INV_SHIFT 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL1_INV_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL1_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL1_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL1_INV_SHIFT 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL0_INV_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL0_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL0_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL0_INV_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL 0x0000234c
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_MASK 0x00008000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_SHIFT 15
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_MASK 0x00004000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_SHIFT 14
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_MASK 0x00000800
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_SHIFT 11
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_MASK 0x00000400
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_SHIFT 10
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_MASK 0x00000200
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_SHIFT 9
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_MASK 0x00000100
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL7_INV_MASK 0x00000080
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL7_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL7_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL7_INV_SHIFT 7
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL6_INV_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL6_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL6_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL6_INV_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL5_INV_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL5_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL5_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL5_INV_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL4_INV_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL4_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL4_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL4_INV_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL3_INV_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL3_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL3_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL3_INV_SHIFT 3
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL2_INV_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL2_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL2_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL2_INV_SHIFT 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL1_INV_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL1_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL1_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL1_INV_SHIFT 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL0_INV_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL0_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL0_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL0_INV_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL 0x00002350
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_MASK 0x00008000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_SHIFT 15
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_MASK 0x00004000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_SHIFT 14
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_MASK 0x00000800
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_SHIFT 11
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_MASK 0x00000400
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_SHIFT 10
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_MASK 0x00000200
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_SHIFT 9
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_MASK 0x00000100
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL7_INV_MASK 0x00000080
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL7_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL7_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL7_INV_SHIFT 7
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL6_INV_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL6_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL6_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL6_INV_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL5_INV_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL5_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL5_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL5_INV_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL4_INV_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL4_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL4_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL4_INV_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL3_INV_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL3_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL3_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL3_INV_SHIFT 3
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL2_INV_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL2_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL2_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL2_INV_SHIFT 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL1_INV_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL1_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL1_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL1_INV_SHIFT 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL0_INV_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL0_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL0_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL0_INV_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL 0x00002354
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_MASK 0x00008000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_SHIFT 15
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_MASK 0x00004000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_SHIFT 14
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_MASK 0x00000800
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_SHIFT 11
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_MASK 0x00000400
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_SHIFT 10
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_MASK 0x00000200
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_SHIFT 9
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_MASK 0x00000100
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL7_INV_MASK 0x00000080
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL7_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL7_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL7_INV_SHIFT 7
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL6_INV_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL6_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL6_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL6_INV_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL5_INV_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL5_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL5_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL5_INV_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL4_INV_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL4_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL4_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL4_INV_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL3_INV_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL3_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL3_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL3_INV_SHIFT 3
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL2_INV_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL2_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL2_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL2_INV_SHIFT 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL1_INV_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL1_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL1_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL1_INV_SHIFT 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL0_INV_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL0_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL0_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL0_INV_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL 0x00002358
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_MASK 0x00008000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_SHIFT 15
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_MASK 0x00004000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_SHIFT 14
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_MASK 0x00000800
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_SHIFT 11
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_MASK 0x00000400
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_SHIFT 10
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_MASK 0x00000200
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_SHIFT 9
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_MASK 0x00000100
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL7_INV_MASK 0x00000080
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL7_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL7_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL7_INV_SHIFT 7
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL6_INV_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL6_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL6_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL6_INV_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL5_INV_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL5_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL5_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL5_INV_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL4_INV_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL4_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL4_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL4_INV_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL3_INV_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL3_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL3_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL3_INV_SHIFT 3
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL2_INV_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL2_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL2_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL2_INV_SHIFT 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL1_INV_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL1_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL1_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL1_INV_SHIFT 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL0_INV_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL0_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL0_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL0_INV_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL 0x0000235c
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_MASK 0x00008000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_SHIFT 15
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_MASK 0x00004000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_SHIFT 14
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_MASK 0x00000800
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_SHIFT 11
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_MASK 0x00000400
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_SHIFT 10
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_MASK 0x00000200
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_SHIFT 9
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_MASK 0x00000100
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL7_INV_MASK 0x00000080
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL7_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL7_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL7_INV_SHIFT 7
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL6_INV_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL6_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL6_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL6_INV_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL5_INV_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL5_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL5_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL5_INV_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL4_INV_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL4_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL4_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL4_INV_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL3_INV_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL3_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL3_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL3_INV_SHIFT 3
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL2_INV_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL2_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL2_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL2_INV_SHIFT 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL1_INV_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL1_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL1_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL1_INV_SHIFT 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL0_INV_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL0_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL0_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL0_INV_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL 0x00002360
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_MASK 0x00008000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_SHIFT 15
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_MASK 0x00004000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_SHIFT 14
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_MASK 0x00000800
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_SHIFT 11
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_MASK 0x00000400
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_SHIFT 10
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_MASK 0x00000200
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_SHIFT 9
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_MASK 0x00000100
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL7_INV_MASK 0x00000080
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL7_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL7_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL7_INV_SHIFT 7
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL6_INV_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL6_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL6_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL6_INV_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL5_INV_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL5_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL5_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL5_INV_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL4_INV_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL4_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL4_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL4_INV_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL3_INV_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL3_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL3_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL3_INV_SHIFT 3
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL2_INV_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL2_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL2_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL2_INV_SHIFT 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL1_INV_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL1_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL1_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL1_INV_SHIFT 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL0_INV_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL0_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL0_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL0_INV_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL 0x00002364
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_MASK 0x00008000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_SHIFT 15
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_MASK 0x00004000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_SHIFT 14
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_MASK 0x00000800
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_SHIFT 11
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_MASK 0x00000400
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_SHIFT 10
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_MASK 0x00000200
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_SHIFT 9
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_MASK 0x00000100
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL7_INV_MASK 0x00000080
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL7_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL7_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL7_INV_SHIFT 7
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL6_INV_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL6_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL6_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL6_INV_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL5_INV_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL5_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL5_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL5_INV_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL4_INV_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL4_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL4_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL4_INV_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL3_INV_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL3_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL3_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL3_INV_SHIFT 3
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL2_INV_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL2_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL2_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL2_INV_SHIFT 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL1_INV_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL1_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL1_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL1_INV_SHIFT 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL0_INV_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL0_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL0_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL0_INV_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL 0x00002368
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_MASK 0x00008000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_SHIFT 15
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_MASK 0x00004000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_SHIFT 14
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_MASK 0x00000800
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_SHIFT 11
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_MASK 0x00000400
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_SHIFT 10
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_MASK 0x00000200
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_SHIFT 9
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_MASK 0x00000100
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL7_INV_MASK 0x00000080
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL7_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL7_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL7_INV_SHIFT 7
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL6_INV_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL6_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL6_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL6_INV_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL5_INV_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL5_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL5_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL5_INV_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL4_INV_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL4_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL4_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL4_INV_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL3_INV_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL3_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL3_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL3_INV_SHIFT 3
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL2_INV_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL2_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL2_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL2_INV_SHIFT 2
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL1_INV_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL1_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL1_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL1_INV_SHIFT 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL0_INV_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL0_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL0_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL0_INV_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_PTRN_INIT */
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_PTRN_INIT 0x0000236c
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_PTRN_INIT_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_PTRN_INIT_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_PTRN_INIT_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_PTRN_INIT_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_PTRN_INIT_PTRN1_INIT_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_PTRN_INIT_PTRN1_INIT_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_PTRN_INIT_PTRN1_INIT_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_PTRN_INIT_PTRN1_INIT_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_PTRN_INIT_PTRN0_INIT_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_PTRN_INIT_PTRN0_INIT_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_PTRN_INIT_PTRN0_INIT_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_PTRN_INIT_PTRN0_INIT_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_LFSR_TAP */
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_LFSR_TAP 0x00002370
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_LFSR_TAP_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_LFSR_TAP_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_LFSR_TAP_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_LFSR_TAP_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_LFSR_TAP_LFSR1_TAP_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_LFSR_TAP_LFSR1_TAP_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_LFSR_TAP_LFSR1_TAP_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_LFSR_TAP_LFSR1_TAP_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_LFSR_TAP_LFSR0_TAP_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_LFSR_TAP_LFSR0_TAP_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_LFSR_TAP_LFSR0_TAP_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_DDR5_RD_TRNG_LFSR_TAP_LFSR0_TAP_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_LO */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_LO 0x00002380
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_LO_BL3_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_LO_BL3_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_LO_BL3_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_LO_BL3_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_LO_BL2_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_LO_BL2_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_LO_BL2_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_LO_BL2_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_LO_BL1_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_LO_BL1_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_LO_BL1_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_LO_BL1_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_LO_BL0_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_LO_BL0_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_LO_BL0_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_LO_BL0_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_HI */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_HI 0x00002384
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_HI_BL7_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_HI_BL7_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_HI_BL7_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_HI_BL7_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_HI_BL6_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_HI_BL6_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_HI_BL6_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_HI_BL6_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_HI_BL5_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_HI_BL5_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_HI_BL5_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_HI_BL5_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_HI_BL4_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_HI_BL4_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_HI_BL4_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_0_STAT_HI_BL4_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_LO */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_LO 0x00002388
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_LO_BL3_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_LO_BL3_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_LO_BL3_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_LO_BL3_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_LO_BL2_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_LO_BL2_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_LO_BL2_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_LO_BL2_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_LO_BL1_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_LO_BL1_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_LO_BL1_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_LO_BL1_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_LO_BL0_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_LO_BL0_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_LO_BL0_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_LO_BL0_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_HI */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_HI 0x0000238c
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_HI_BL7_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_HI_BL7_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_HI_BL7_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_HI_BL7_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_HI_BL6_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_HI_BL6_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_HI_BL6_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_HI_BL6_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_HI_BL5_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_HI_BL5_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_HI_BL5_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_HI_BL5_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_HI_BL4_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_HI_BL4_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_HI_BL4_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_1_STAT_HI_BL4_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_LO */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_LO 0x00002390
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_LO_BL3_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_LO_BL3_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_LO_BL3_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_LO_BL3_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_LO_BL2_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_LO_BL2_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_LO_BL2_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_LO_BL2_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_LO_BL1_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_LO_BL1_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_LO_BL1_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_LO_BL1_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_LO_BL0_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_LO_BL0_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_LO_BL0_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_LO_BL0_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_HI */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_HI 0x00002394
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_HI_BL7_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_HI_BL7_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_HI_BL7_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_HI_BL7_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_HI_BL6_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_HI_BL6_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_HI_BL6_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_HI_BL6_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_HI_BL5_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_HI_BL5_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_HI_BL5_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_HI_BL5_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_HI_BL4_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_HI_BL4_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_HI_BL4_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_2_STAT_HI_BL4_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_LO */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_LO 0x00002398
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_LO_BL3_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_LO_BL3_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_LO_BL3_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_LO_BL3_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_LO_BL2_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_LO_BL2_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_LO_BL2_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_LO_BL2_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_LO_BL1_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_LO_BL1_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_LO_BL1_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_LO_BL1_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_LO_BL0_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_LO_BL0_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_LO_BL0_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_LO_BL0_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_HI */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_HI 0x0000239c
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_HI_BL7_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_HI_BL7_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_HI_BL7_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_HI_BL7_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_HI_BL6_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_HI_BL6_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_HI_BL6_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_HI_BL6_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_HI_BL5_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_HI_BL5_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_HI_BL5_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_HI_BL5_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_HI_BL4_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_HI_BL4_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_HI_BL4_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_3_STAT_HI_BL4_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_LO */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_LO 0x000023a0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_LO_BL3_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_LO_BL3_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_LO_BL3_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_LO_BL3_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_LO_BL2_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_LO_BL2_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_LO_BL2_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_LO_BL2_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_LO_BL1_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_LO_BL1_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_LO_BL1_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_LO_BL1_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_LO_BL0_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_LO_BL0_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_LO_BL0_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_LO_BL0_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_HI */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_HI 0x000023a4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_HI_BL7_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_HI_BL7_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_HI_BL7_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_HI_BL7_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_HI_BL6_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_HI_BL6_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_HI_BL6_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_HI_BL6_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_HI_BL5_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_HI_BL5_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_HI_BL5_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_HI_BL5_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_HI_BL4_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_HI_BL4_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_HI_BL4_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_4_STAT_HI_BL4_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_LO */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_LO 0x000023a8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_LO_BL3_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_LO_BL3_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_LO_BL3_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_LO_BL3_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_LO_BL2_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_LO_BL2_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_LO_BL2_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_LO_BL2_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_LO_BL1_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_LO_BL1_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_LO_BL1_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_LO_BL1_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_LO_BL0_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_LO_BL0_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_LO_BL0_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_LO_BL0_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_HI */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_HI 0x000023ac
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_HI_BL7_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_HI_BL7_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_HI_BL7_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_HI_BL7_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_HI_BL6_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_HI_BL6_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_HI_BL6_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_HI_BL6_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_HI_BL5_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_HI_BL5_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_HI_BL5_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_HI_BL5_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_HI_BL4_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_HI_BL4_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_HI_BL4_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_5_STAT_HI_BL4_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_LO */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_LO 0x000023b0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_LO_BL3_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_LO_BL3_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_LO_BL3_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_LO_BL3_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_LO_BL2_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_LO_BL2_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_LO_BL2_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_LO_BL2_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_LO_BL1_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_LO_BL1_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_LO_BL1_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_LO_BL1_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_LO_BL0_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_LO_BL0_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_LO_BL0_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_LO_BL0_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_HI */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_HI 0x000023b4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_HI_BL7_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_HI_BL7_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_HI_BL7_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_HI_BL7_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_HI_BL6_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_HI_BL6_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_HI_BL6_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_HI_BL6_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_HI_BL5_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_HI_BL5_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_HI_BL5_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_HI_BL5_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_HI_BL4_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_HI_BL4_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_HI_BL4_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_6_STAT_HI_BL4_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_LO */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_LO 0x000023b8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_LO_BL3_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_LO_BL3_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_LO_BL3_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_LO_BL3_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_LO_BL2_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_LO_BL2_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_LO_BL2_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_LO_BL2_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_LO_BL1_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_LO_BL1_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_LO_BL1_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_LO_BL1_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_LO_BL0_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_LO_BL0_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_LO_BL0_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_LO_BL0_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_HI */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_HI 0x000023bc
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_HI_BL7_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_HI_BL7_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_HI_BL7_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_HI_BL7_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_HI_BL6_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_HI_BL6_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_HI_BL6_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_HI_BL6_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_HI_BL5_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_HI_BL5_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_HI_BL5_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_HI_BL5_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_HI_BL4_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_HI_BL4_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_HI_BL4_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_7_STAT_HI_BL4_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_LO */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_LO 0x000023c0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_LO_BL3_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_LO_BL3_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_LO_BL3_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_LO_BL3_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_LO_BL2_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_LO_BL2_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_LO_BL2_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_LO_BL2_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_LO_BL1_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_LO_BL1_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_LO_BL1_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_LO_BL1_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_LO_BL0_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_LO_BL0_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_LO_BL0_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_LO_BL0_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_HI */
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_HI 0x000023c4
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_HI_BL7_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_HI_BL7_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_HI_BL7_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_HI_BL7_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_HI_BL6_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_HI_BL6_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_HI_BL6_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_HI_BL6_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_HI_BL5_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_HI_BL5_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_HI_BL5_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_HI_BL5_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_HI_BL4_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_HI_BL4_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_HI_BL4_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_0_BYTELANE_8_STAT_HI_BL4_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_REV_ID */
#define AND16_DDR_PHY_DPFE_EDIS_1_REV_ID 0x00002400
#define AND16_DDR_PHY_DPFE_EDIS_1_REV_ID_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_REV_ID_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_REV_ID_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_1_REV_ID_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_REV_ID_MAJOR_REV_ID_MASK 0x0000f000
#define AND16_DDR_PHY_DPFE_EDIS_1_REV_ID_MAJOR_REV_ID_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_REV_ID_MAJOR_REV_ID_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_REV_ID_MAJOR_REV_ID_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_REV_ID_MINOR_REV_ID_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_1_REV_ID_MINOR_REV_ID_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_REV_ID_MINOR_REV_ID_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_REV_ID_MINOR_REV_ID_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_REV_ID_ALL_LAYER_ID_MASK 0x000000f0
#define AND16_DDR_PHY_DPFE_EDIS_1_REV_ID_ALL_LAYER_ID_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_REV_ID_ALL_LAYER_ID_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_REV_ID_ALL_LAYER_ID_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_REV_ID_METAL_LAYER_ID_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_1_REV_ID_METAL_LAYER_ID_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_REV_ID_METAL_LAYER_ID_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_REV_ID_METAL_LAYER_ID_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG */
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG 0x00002404
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG_RESERVED_MASK 0xffffffe0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG_RESERVED_BITS 27
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG_RESERVED_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG_CLEAR_STATS_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG_CLEAR_STATS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG_CLEAR_STATS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG_CLEAR_STATS_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG_CONTINUE_ACCESSES_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG_CONTINUE_ACCESSES_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG_CONTINUE_ACCESSES_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG_CONTINUE_ACCESSES_SHIFT 3
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG_STOP_ACCESSES_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG_STOP_ACCESSES_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG_STOP_ACCESSES_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG_STOP_ACCESSES_SHIFT 2
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG_PAUSE_ACCESSES_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG_PAUSE_ACCESSES_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG_PAUSE_ACCESSES_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG_PAUSE_ACCESSES_SHIFT 1
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG_START_ACCESSES_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG_START_ACCESSES_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG_START_ACCESSES_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_TRIG_START_ACCESSES_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE */
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE 0x00002408
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_CLOCK_GATE_MASK 0x80000000
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_CLOCK_GATE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_CLOCK_GATE_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_CLOCK_GATE_SHIFT 31
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DDR5_LFSR1_PTRN_SEL_MASK 0x08000000
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DDR5_LFSR1_PTRN_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DDR5_LFSR1_PTRN_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DDR5_LFSR1_PTRN_SEL_SHIFT 27
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DDR5_LFSR0_PTRN_SEL_MASK 0x04000000
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DDR5_LFSR0_PTRN_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DDR5_LFSR0_PTRN_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DDR5_LFSR0_PTRN_SEL_SHIFT 26
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DDR5_RD_TRNG_EN_MASK 0x02000000
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DDR5_RD_TRNG_EN_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DDR5_RD_TRNG_EN_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DDR5_RD_TRNG_EN_SHIFT 25
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DDR5_RD_TRNG_MODE_MASK 0x01000000
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DDR5_RD_TRNG_MODE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DDR5_RD_TRNG_MODE_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DDR5_RD_TRNG_MODE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DATA_PORT_WORD_MASK 0x00f80000
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DATA_PORT_WORD_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DATA_PORT_WORD_BITS 5
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DATA_PORT_WORD_SHIFT 19
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_INVERT_ADDRESS_MASK 0x00040000
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_INVERT_ADDRESS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_INVERT_ADDRESS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_INVERT_ADDRESS_SHIFT 18
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_INTERFACE_WIDTH_MASK 0x00030000
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_INTERFACE_WIDTH_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_INTERFACE_WIDTH_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_INTERFACE_WIDTH_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_CHECK_MASKED_DATA_MASK 0x0000c000
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_CHECK_MASKED_DATA_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_CHECK_MASKED_DATA_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_CHECK_MASKED_DATA_SHIFT 14
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_RESERVED_FOR_ECO_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_RESERVED_FOR_ECO_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_RESERVED_FOR_ECO_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DATA_IS_ADDRESS_MODE_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DATA_IS_ADDRESS_MODE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DATA_IS_ADDRESS_MODE_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DATA_IS_ADDRESS_MODE_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_MASK_ERRORS_P_EDGE_MASK 0x00000800
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_MASK_ERRORS_P_EDGE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_MASK_ERRORS_P_EDGE_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_MASK_ERRORS_P_EDGE_SHIFT 11
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_MASK_ERRORS_N_EDGE_MASK 0x00000400
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_MASK_ERRORS_N_EDGE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_MASK_ERRORS_N_EDGE_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_MASK_ERRORS_N_EDGE_SHIFT 10
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DATA_PORT_SEL_MASK 0x00000300
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DATA_PORT_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DATA_PORT_SEL_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DATA_PORT_SEL_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_WRAP_STAT_MASK 0x00000080
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_WRAP_STAT_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_WRAP_STAT_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_WRAP_STAT_SHIFT 7
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DYNAMIC_WRITE_MASKS_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DYNAMIC_WRITE_MASKS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DYNAMIC_WRITE_MASKS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_DYNAMIC_WRITE_MASKS_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_PAUSE_ON_ERROR_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_PAUSE_ON_ERROR_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_PAUSE_ON_ERROR_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_PAUSE_ON_ERROR_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_LOOP_MODE_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_LOOP_MODE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_LOOP_MODE_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_LOOP_MODE_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_ACCESS_MODE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_ACCESS_MODE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_ACCESS_MODE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_MODE_ACCESS_MODE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_CTRL_SIZE */
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_SIZE 0x0000240c
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_SIZE_RESERVED_MASK 0xe0000000
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_SIZE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_SIZE_RESERVED_BITS 3
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_SIZE_RESERVED_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_SIZE_BURST_SIZE_MASK 0x1f000000
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_SIZE_BURST_SIZE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_SIZE_BURST_SIZE_BITS 5
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_SIZE_BURST_SIZE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_SIZE_STEP_SIZE_MASK 0x00ffffff
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_SIZE_STEP_SIZE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_SIZE_STEP_SIZE_BITS 24
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_SIZE_STEP_SIZE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_START */
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_START 0x00002410
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_START_ADDR_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_START_ADDR_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_START_ADDR_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_START_ADDR_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_START_EXT */
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_START_EXT 0x00002414
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_START_EXT_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_START_EXT_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_START_EXT_RESERVED_BITS 24
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_START_EXT_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_START_EXT_ADDR_EXT_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_START_EXT_ADDR_EXT_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_START_EXT_ADDR_EXT_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_START_EXT_ADDR_EXT_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_END */
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_END 0x00002418
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_END_ADDR_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_END_ADDR_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_END_ADDR_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_END_ADDR_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_END_EXT */
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_END_EXT 0x0000241c
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_END_EXT_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_END_EXT_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_END_EXT_RESERVED_BITS 24
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_END_EXT_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_END_EXT_ADDR_EXT_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_END_EXT_ADDR_EXT_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_END_EXT_ADDR_EXT_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_ADDR_END_EXT_ADDR_EXT_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_CTRL_WRITE_MASKS */
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_WRITE_MASKS 0x00002420
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_WRITE_MASKS_WRITE_MASKS_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_WRITE_MASKS_WRITE_MASKS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_WRITE_MASKS_WRITE_MASKS_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_WRITE_MASKS_WRITE_MASKS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_CTRL_WRITE_MASKS_HI */
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_WRITE_MASKS_HI 0x00002424
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_WRITE_MASKS_HI_WRITE_MASKS_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_WRITE_MASKS_HI_WRITE_MASKS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_WRITE_MASKS_HI_WRITE_MASKS_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_WRITE_MASKS_HI_WRITE_MASKS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_CTRL_WRITE_MASKS_EX */
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_WRITE_MASKS_EX 0x00002428
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_WRITE_MASKS_EX_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_WRITE_MASKS_EX_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_WRITE_MASKS_EX_RESERVED_BITS 24
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_WRITE_MASKS_EX_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_WRITE_MASKS_EX_WRITE_MASKS_EX_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_WRITE_MASKS_EX_WRITE_MASKS_EX_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_WRITE_MASKS_EX_WRITE_MASKS_EX_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_WRITE_MASKS_EX_WRITE_MASKS_EX_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_CTRL_THROTTLE */
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_THROTTLE 0x0000242c
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_THROTTLE_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_THROTTLE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_THROTTLE_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_THROTTLE_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_THROTTLE_THROTTLE_COUNT_MASK 0x0000ffff
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_THROTTLE_THROTTLE_COUNT_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_THROTTLE_THROTTLE_COUNT_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_1_CTRL_THROTTLE_THROTTLE_COUNT_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN */
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN 0x00002440
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN_RESERVED_MASK 0xffffffe0
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN_RESERVED_BITS 27
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN_RESERVED_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN_THROTTLED_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN_THROTTLED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN_THROTTLED_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN_THROTTLED_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN_READ_ERROR_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN_READ_ERROR_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN_READ_ERROR_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN_READ_ERROR_SHIFT 3
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN_STALLED_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN_STALLED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN_STALLED_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN_STALLED_SHIFT 2
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN_DONE_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN_DONE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN_DONE_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN_DONE_SHIFT 1
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN_BUSY_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN_BUSY_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN_BUSY_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_MAIN_BUSY_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_STAT_WORDS_WRITTEN */
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_WORDS_WRITTEN 0x00002444
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_WORDS_WRITTEN_WORD_COUNT_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_WORDS_WRITTEN_WORD_COUNT_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_WORDS_WRITTEN_WORD_COUNT_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_WORDS_WRITTEN_WORD_COUNT_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_STAT_WORDS_READ */
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_WORDS_READ 0x00002448
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_WORDS_READ_WORD_COUNT_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_WORDS_READ_WORD_COUNT_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_WORDS_READ_WORD_COUNT_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_WORDS_READ_WORD_COUNT_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_COUNT */
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_COUNT 0x0000244c
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_COUNT_COUNT_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_COUNT_COUNT_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_COUNT_COUNT_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_COUNT_COUNT_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_BITS */
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_BITS 0x00002450
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_BITS_BIT_LANE_ERRORS_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_BITS_BIT_LANE_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_BITS_BIT_LANE_ERRORS_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_BITS_BIT_LANE_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_BITS_HI */
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_BITS_HI 0x00002454
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_BITS_HI_BIT_LANE_ERRORS_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_BITS_HI_BIT_LANE_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_BITS_HI_BIT_LANE_ERRORS_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_BITS_HI_BIT_LANE_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_BITS_EX */
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_BITS_EX 0x00002458
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_BITS_EX_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_BITS_EX_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_BITS_EX_RESERVED_BITS 24
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_BITS_EX_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_BITS_EX_BIT_LANE_ERRORS_EX_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_BITS_EX_BIT_LANE_ERRORS_EX_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_BITS_EX_BIT_LANE_ERRORS_EX_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ERROR_BITS_EX_BIT_LANE_ERRORS_EX_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_STAT_ADDR_LAST */
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ADDR_LAST 0x0000245c
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ADDR_LAST_ADDR_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ADDR_LAST_ADDR_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ADDR_LAST_ADDR_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ADDR_LAST_ADDR_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_STAT_ADDR_LAST_EXT */
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ADDR_LAST_EXT 0x00002460
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ADDR_LAST_EXT_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ADDR_LAST_EXT_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ADDR_LAST_EXT_RESERVED_BITS 24
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ADDR_LAST_EXT_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ADDR_LAST_EXT_ADDR_EXT_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ADDR_LAST_EXT_ADDR_EXT_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ADDR_LAST_EXT_ADDR_EXT_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_ADDR_LAST_EXT_ADDR_EXT_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_STAT_CLOCK_CYCLES */
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_CLOCK_CYCLES 0x00002464
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_CLOCK_CYCLES_COUNT_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_CLOCK_CYCLES_COUNT_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_CLOCK_CYCLES_COUNT_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_CLOCK_CYCLES_COUNT_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_STAT_DATA_PORT */
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_DATA_PORT 0x00002468
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_DATA_PORT_DATA_PORT_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_DATA_PORT_DATA_PORT_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_DATA_PORT_DATA_PORT_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_DATA_PORT_DATA_PORT_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_STAT_DEBUG */
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_DEBUG 0x0000246c
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_DEBUG_MISC_MASK 0xfffffffc
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_DEBUG_MISC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_DEBUG_MISC_BITS 30
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_DEBUG_MISC_SHIFT 2
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_DEBUG_FSM_STATE_MASK 0x00000003
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_DEBUG_FSM_STATE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_DEBUG_FSM_STATE_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_1_STAT_DEBUG_FSM_STATE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_GEN_LFSR_STATE_0 */
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_LFSR_STATE_0 0x000024c0
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_LFSR_STATE_0_GEN_LFSR_STATE_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_LFSR_STATE_0_GEN_LFSR_STATE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_LFSR_STATE_0_GEN_LFSR_STATE_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_LFSR_STATE_0_GEN_LFSR_STATE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_GEN_LFSR_STATE_1 */
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_LFSR_STATE_1 0x000024c4
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_LFSR_STATE_1_GEN_LFSR_STATE_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_LFSR_STATE_1_GEN_LFSR_STATE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_LFSR_STATE_1_GEN_LFSR_STATE_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_LFSR_STATE_1_GEN_LFSR_STATE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_GEN_LFSR_STATE_2 */
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_LFSR_STATE_2 0x000024c8
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_LFSR_STATE_2_GEN_LFSR_STATE_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_LFSR_STATE_2_GEN_LFSR_STATE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_LFSR_STATE_2_GEN_LFSR_STATE_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_LFSR_STATE_2_GEN_LFSR_STATE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_GEN_LFSR_STATE_3 */
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_LFSR_STATE_3 0x000024cc
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_LFSR_STATE_3_GEN_LFSR_STATE_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_LFSR_STATE_3_GEN_LFSR_STATE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_LFSR_STATE_3_GEN_LFSR_STATE_BITS 32
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_LFSR_STATE_3_GEN_LFSR_STATE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_GEN_CLOCK */
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_CLOCK 0x000024d0
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_CLOCK_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_CLOCK_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_CLOCK_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_CLOCK_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_CLOCK_CLOCK1_PERIOD_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_CLOCK_CLOCK1_PERIOD_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_CLOCK_CLOCK1_PERIOD_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_CLOCK_CLOCK1_PERIOD_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_CLOCK_CLOCK0_PERIOD_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_CLOCK_CLOCK0_PERIOD_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_CLOCK_CLOCK0_PERIOD_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_CLOCK_CLOCK0_PERIOD_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_GEN_PATTERN */
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_PATTERN 0x000024d4
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_PATTERN_PATTERN3_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_PATTERN_PATTERN3_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_PATTERN_PATTERN3_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_PATTERN_PATTERN3_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_PATTERN_PATTERN2_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_PATTERN_PATTERN2_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_PATTERN_PATTERN2_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_PATTERN_PATTERN2_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_PATTERN_PATTERN1_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_PATTERN_PATTERN1_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_PATTERN_PATTERN1_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_PATTERN_PATTERN1_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_PATTERN_PATTERN0_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_PATTERN_PATTERN0_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_PATTERN_PATTERN0_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_GEN_PATTERN_PATTERN0_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO 0x00002500
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL3_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL3_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL3_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL3_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL3_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL3_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL3_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL3_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL3_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL3_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL3_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL3_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL2_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL2_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL2_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL2_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL2_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL2_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL2_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL2_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL2_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL2_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL2_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL2_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL1_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL1_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL1_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL1_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL1_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL1_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL1_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL1_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL1_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL1_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL1_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL1_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL0_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL0_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL0_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL0_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL0_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL0_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL0_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL0_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL0_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL0_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL0_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_LO_BL0_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI 0x00002504
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL7_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL7_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL7_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL7_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL7_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL7_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL7_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL7_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL7_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL7_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL7_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL7_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL6_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL6_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL6_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL6_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL6_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL6_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL6_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL6_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL6_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL6_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL6_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL6_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL5_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL5_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL5_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL5_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL5_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL5_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL5_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL5_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL5_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL5_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL5_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL5_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL4_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL4_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL4_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL4_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL4_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL4_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL4_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL4_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL4_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL4_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL4_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_CTRL_HI_BL4_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO 0x00002508
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL3_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL3_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL3_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL3_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL3_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL3_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL3_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL3_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL3_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL3_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL3_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL3_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL2_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL2_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL2_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL2_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL2_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL2_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL2_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL2_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL2_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL2_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL2_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL2_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL1_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL1_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL1_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL1_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL1_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL1_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL1_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL1_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL1_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL1_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL1_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL1_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL0_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL0_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL0_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL0_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL0_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL0_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL0_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL0_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL0_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL0_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL0_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_LO_BL0_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI 0x0000250c
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL7_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL7_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL7_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL7_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL7_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL7_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL7_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL7_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL7_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL7_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL7_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL7_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL6_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL6_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL6_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL6_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL6_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL6_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL6_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL6_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL6_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL6_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL6_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL6_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL5_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL5_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL5_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL5_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL5_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL5_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL5_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL5_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL5_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL5_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL5_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL5_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL4_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL4_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL4_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL4_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL4_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL4_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL4_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL4_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL4_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL4_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL4_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_CTRL_HI_BL4_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO 0x00002510
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL3_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL3_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL3_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL3_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL3_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL3_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL3_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL3_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL3_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL3_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL3_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL3_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL2_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL2_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL2_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL2_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL2_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL2_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL2_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL2_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL2_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL2_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL2_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL2_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL1_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL1_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL1_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL1_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL1_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL1_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL1_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL1_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL1_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL1_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL1_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL1_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL0_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL0_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL0_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL0_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL0_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL0_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL0_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL0_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL0_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL0_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL0_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_LO_BL0_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI 0x00002514
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL7_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL7_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL7_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL7_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL7_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL7_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL7_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL7_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL7_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL7_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL7_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL7_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL6_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL6_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL6_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL6_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL6_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL6_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL6_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL6_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL6_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL6_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL6_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL6_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL5_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL5_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL5_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL5_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL5_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL5_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL5_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL5_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL5_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL5_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL5_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL5_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL4_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL4_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL4_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL4_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL4_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL4_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL4_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL4_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL4_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL4_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL4_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_CTRL_HI_BL4_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO 0x00002518
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL3_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL3_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL3_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL3_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL3_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL3_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL3_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL3_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL3_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL3_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL3_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL3_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL2_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL2_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL2_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL2_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL2_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL2_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL2_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL2_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL2_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL2_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL2_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL2_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL1_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL1_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL1_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL1_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL1_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL1_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL1_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL1_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL1_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL1_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL1_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL1_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL0_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL0_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL0_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL0_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL0_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL0_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL0_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL0_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL0_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL0_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL0_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_LO_BL0_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI 0x0000251c
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL7_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL7_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL7_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL7_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL7_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL7_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL7_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL7_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL7_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL7_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL7_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL7_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL6_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL6_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL6_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL6_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL6_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL6_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL6_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL6_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL6_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL6_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL6_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL6_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL5_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL5_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL5_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL5_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL5_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL5_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL5_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL5_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL5_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL5_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL5_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL5_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL4_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL4_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL4_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL4_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL4_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL4_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL4_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL4_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL4_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL4_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL4_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_CTRL_HI_BL4_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO 0x00002520
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL3_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL3_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL3_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL3_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL3_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL3_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL3_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL3_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL3_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL3_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL3_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL3_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL2_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL2_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL2_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL2_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL2_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL2_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL2_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL2_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL2_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL2_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL2_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL2_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL1_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL1_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL1_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL1_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL1_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL1_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL1_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL1_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL1_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL1_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL1_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL1_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL0_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL0_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL0_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL0_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL0_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL0_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL0_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL0_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL0_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL0_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL0_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_LO_BL0_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI 0x00002524
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL7_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL7_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL7_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL7_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL7_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL7_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL7_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL7_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL7_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL7_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL7_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL7_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL6_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL6_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL6_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL6_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL6_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL6_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL6_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL6_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL6_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL6_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL6_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL6_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL5_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL5_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL5_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL5_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL5_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL5_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL5_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL5_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL5_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL5_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL5_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL5_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL4_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL4_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL4_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL4_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL4_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL4_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL4_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL4_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL4_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL4_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL4_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_CTRL_HI_BL4_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO 0x00002528
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL3_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL3_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL3_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL3_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL3_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL3_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL3_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL3_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL3_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL3_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL3_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL3_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL2_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL2_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL2_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL2_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL2_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL2_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL2_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL2_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL2_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL2_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL2_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL2_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL1_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL1_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL1_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL1_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL1_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL1_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL1_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL1_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL1_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL1_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL1_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL1_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL0_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL0_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL0_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL0_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL0_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL0_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL0_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL0_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL0_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL0_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL0_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_LO_BL0_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI 0x0000252c
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL7_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL7_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL7_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL7_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL7_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL7_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL7_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL7_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL7_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL7_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL7_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL7_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL6_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL6_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL6_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL6_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL6_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL6_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL6_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL6_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL6_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL6_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL6_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL6_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL5_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL5_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL5_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL5_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL5_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL5_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL5_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL5_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL5_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL5_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL5_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL5_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL4_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL4_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL4_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL4_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL4_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL4_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL4_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL4_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL4_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL4_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL4_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_CTRL_HI_BL4_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO 0x00002530
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL3_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL3_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL3_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL3_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL3_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL3_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL3_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL3_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL3_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL3_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL3_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL3_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL2_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL2_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL2_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL2_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL2_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL2_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL2_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL2_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL2_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL2_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL2_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL2_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL1_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL1_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL1_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL1_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL1_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL1_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL1_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL1_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL1_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL1_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL1_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL1_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL0_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL0_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL0_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL0_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL0_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL0_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL0_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL0_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL0_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL0_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL0_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_LO_BL0_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI 0x00002534
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL7_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL7_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL7_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL7_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL7_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL7_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL7_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL7_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL7_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL7_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL7_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL7_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL6_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL6_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL6_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL6_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL6_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL6_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL6_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL6_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL6_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL6_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL6_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL6_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL5_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL5_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL5_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL5_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL5_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL5_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL5_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL5_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL5_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL5_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL5_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL5_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL4_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL4_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL4_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL4_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL4_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL4_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL4_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL4_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL4_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL4_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL4_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_CTRL_HI_BL4_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO 0x00002538
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL3_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL3_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL3_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL3_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL3_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL3_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL3_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL3_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL3_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL3_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL3_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL3_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL2_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL2_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL2_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL2_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL2_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL2_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL2_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL2_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL2_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL2_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL2_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL2_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL1_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL1_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL1_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL1_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL1_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL1_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL1_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL1_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL1_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL1_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL1_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL1_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL0_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL0_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL0_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL0_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL0_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL0_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL0_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL0_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL0_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL0_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL0_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_LO_BL0_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI 0x0000253c
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL7_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL7_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL7_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL7_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL7_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL7_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL7_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL7_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL7_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL7_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL7_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL7_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL6_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL6_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL6_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL6_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL6_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL6_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL6_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL6_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL6_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL6_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL6_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL6_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL5_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL5_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL5_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL5_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL5_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL5_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL5_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL5_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL5_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL5_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL5_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL5_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL4_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL4_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL4_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL4_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL4_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL4_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL4_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL4_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL4_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL4_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL4_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_CTRL_HI_BL4_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO 0x00002540
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL3_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL3_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL3_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL3_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL3_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL3_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL3_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL3_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL3_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL3_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL3_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL3_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL2_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL2_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL2_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL2_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL2_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL2_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL2_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL2_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL2_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL2_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL2_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL2_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL1_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL1_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL1_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL1_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL1_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL1_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL1_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL1_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL1_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL1_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL1_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL1_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL0_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL0_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL0_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL0_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL0_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL0_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL0_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL0_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL0_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL0_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL0_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_LO_BL0_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI 0x00002544
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL7_MASK_READS_MASK 0x20000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL7_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL7_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL7_MASK_READS_SHIFT 29
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL7_INVERT_SRC_MASK 0x10000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL7_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL7_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL7_INVERT_SRC_SHIFT 28
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL7_SOURCE_MASK 0x0f000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL7_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL7_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL7_SOURCE_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL6_MASK_READS_MASK 0x00200000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL6_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL6_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL6_MASK_READS_SHIFT 21
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL6_INVERT_SRC_MASK 0x00100000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL6_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL6_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL6_INVERT_SRC_SHIFT 20
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL6_SOURCE_MASK 0x000f0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL6_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL6_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL6_SOURCE_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL5_MASK_READS_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL5_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL5_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL5_MASK_READS_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL5_INVERT_SRC_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL5_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL5_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL5_INVERT_SRC_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL5_SOURCE_MASK 0x00000f00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL5_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL5_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL5_SOURCE_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_RESERVED_MASK 0x000000c0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_RESERVED_BITS 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_RESERVED_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL4_MASK_READS_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL4_MASK_READS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL4_MASK_READS_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL4_MASK_READS_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL4_INVERT_SRC_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL4_INVERT_SRC_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL4_INVERT_SRC_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL4_INVERT_SRC_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL4_SOURCE_MASK 0x0000000f
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL4_SOURCE_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL4_SOURCE_BITS 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_CTRL_HI_BL4_SOURCE_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL 0x00002548
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_MASK 0x00008000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_SHIFT 15
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_MASK 0x00004000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_SHIFT 14
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_MASK 0x00000800
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_SHIFT 11
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_MASK 0x00000400
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_SHIFT 10
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_MASK 0x00000200
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_SHIFT 9
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_MASK 0x00000100
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL7_INV_MASK 0x00000080
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL7_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL7_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL7_INV_SHIFT 7
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL6_INV_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL6_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL6_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL6_INV_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL5_INV_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL5_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL5_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL5_INV_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL4_INV_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL4_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL4_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL4_INV_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL3_INV_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL3_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL3_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL3_INV_SHIFT 3
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL2_INV_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL2_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL2_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL2_INV_SHIFT 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL1_INV_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL1_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL1_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL1_INV_SHIFT 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL0_INV_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL0_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL0_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_DDR5_RD_TRNG_CTRL_BL0_INV_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL 0x0000254c
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_MASK 0x00008000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_SHIFT 15
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_MASK 0x00004000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_SHIFT 14
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_MASK 0x00000800
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_SHIFT 11
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_MASK 0x00000400
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_SHIFT 10
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_MASK 0x00000200
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_SHIFT 9
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_MASK 0x00000100
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL7_INV_MASK 0x00000080
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL7_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL7_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL7_INV_SHIFT 7
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL6_INV_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL6_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL6_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL6_INV_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL5_INV_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL5_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL5_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL5_INV_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL4_INV_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL4_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL4_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL4_INV_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL3_INV_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL3_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL3_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL3_INV_SHIFT 3
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL2_INV_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL2_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL2_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL2_INV_SHIFT 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL1_INV_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL1_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL1_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL1_INV_SHIFT 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL0_INV_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL0_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL0_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_DDR5_RD_TRNG_CTRL_BL0_INV_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL 0x00002550
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_MASK 0x00008000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_SHIFT 15
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_MASK 0x00004000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_SHIFT 14
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_MASK 0x00000800
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_SHIFT 11
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_MASK 0x00000400
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_SHIFT 10
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_MASK 0x00000200
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_SHIFT 9
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_MASK 0x00000100
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL7_INV_MASK 0x00000080
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL7_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL7_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL7_INV_SHIFT 7
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL6_INV_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL6_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL6_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL6_INV_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL5_INV_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL5_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL5_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL5_INV_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL4_INV_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL4_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL4_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL4_INV_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL3_INV_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL3_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL3_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL3_INV_SHIFT 3
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL2_INV_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL2_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL2_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL2_INV_SHIFT 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL1_INV_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL1_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL1_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL1_INV_SHIFT 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL0_INV_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL0_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL0_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_DDR5_RD_TRNG_CTRL_BL0_INV_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL 0x00002554
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_MASK 0x00008000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_SHIFT 15
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_MASK 0x00004000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_SHIFT 14
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_MASK 0x00000800
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_SHIFT 11
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_MASK 0x00000400
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_SHIFT 10
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_MASK 0x00000200
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_SHIFT 9
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_MASK 0x00000100
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL7_INV_MASK 0x00000080
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL7_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL7_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL7_INV_SHIFT 7
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL6_INV_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL6_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL6_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL6_INV_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL5_INV_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL5_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL5_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL5_INV_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL4_INV_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL4_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL4_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL4_INV_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL3_INV_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL3_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL3_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL3_INV_SHIFT 3
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL2_INV_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL2_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL2_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL2_INV_SHIFT 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL1_INV_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL1_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL1_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL1_INV_SHIFT 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL0_INV_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL0_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL0_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_DDR5_RD_TRNG_CTRL_BL0_INV_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL 0x00002558
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_MASK 0x00008000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_SHIFT 15
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_MASK 0x00004000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_SHIFT 14
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_MASK 0x00000800
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_SHIFT 11
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_MASK 0x00000400
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_SHIFT 10
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_MASK 0x00000200
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_SHIFT 9
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_MASK 0x00000100
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL7_INV_MASK 0x00000080
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL7_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL7_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL7_INV_SHIFT 7
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL6_INV_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL6_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL6_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL6_INV_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL5_INV_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL5_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL5_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL5_INV_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL4_INV_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL4_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL4_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL4_INV_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL3_INV_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL3_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL3_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL3_INV_SHIFT 3
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL2_INV_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL2_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL2_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL2_INV_SHIFT 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL1_INV_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL1_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL1_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL1_INV_SHIFT 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL0_INV_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL0_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL0_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_DDR5_RD_TRNG_CTRL_BL0_INV_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL 0x0000255c
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_MASK 0x00008000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_SHIFT 15
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_MASK 0x00004000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_SHIFT 14
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_MASK 0x00000800
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_SHIFT 11
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_MASK 0x00000400
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_SHIFT 10
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_MASK 0x00000200
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_SHIFT 9
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_MASK 0x00000100
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL7_INV_MASK 0x00000080
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL7_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL7_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL7_INV_SHIFT 7
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL6_INV_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL6_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL6_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL6_INV_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL5_INV_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL5_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL5_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL5_INV_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL4_INV_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL4_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL4_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL4_INV_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL3_INV_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL3_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL3_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL3_INV_SHIFT 3
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL2_INV_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL2_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL2_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL2_INV_SHIFT 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL1_INV_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL1_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL1_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL1_INV_SHIFT 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL0_INV_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL0_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL0_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_DDR5_RD_TRNG_CTRL_BL0_INV_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL 0x00002560
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_MASK 0x00008000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_SHIFT 15
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_MASK 0x00004000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_SHIFT 14
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_MASK 0x00000800
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_SHIFT 11
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_MASK 0x00000400
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_SHIFT 10
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_MASK 0x00000200
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_SHIFT 9
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_MASK 0x00000100
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL7_INV_MASK 0x00000080
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL7_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL7_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL7_INV_SHIFT 7
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL6_INV_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL6_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL6_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL6_INV_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL5_INV_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL5_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL5_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL5_INV_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL4_INV_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL4_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL4_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL4_INV_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL3_INV_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL3_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL3_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL3_INV_SHIFT 3
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL2_INV_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL2_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL2_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL2_INV_SHIFT 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL1_INV_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL1_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL1_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL1_INV_SHIFT 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL0_INV_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL0_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL0_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_DDR5_RD_TRNG_CTRL_BL0_INV_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL 0x00002564
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_MASK 0x00008000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_SHIFT 15
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_MASK 0x00004000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_SHIFT 14
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_MASK 0x00000800
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_SHIFT 11
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_MASK 0x00000400
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_SHIFT 10
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_MASK 0x00000200
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_SHIFT 9
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_MASK 0x00000100
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL7_INV_MASK 0x00000080
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL7_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL7_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL7_INV_SHIFT 7
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL6_INV_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL6_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL6_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL6_INV_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL5_INV_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL5_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL5_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL5_INV_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL4_INV_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL4_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL4_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL4_INV_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL3_INV_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL3_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL3_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL3_INV_SHIFT 3
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL2_INV_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL2_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL2_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL2_INV_SHIFT 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL1_INV_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL1_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL1_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL1_INV_SHIFT 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL0_INV_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL0_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL0_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_DDR5_RD_TRNG_CTRL_BL0_INV_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL 0x00002568
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_MASK 0x00008000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL7_LFSR_SEL_SHIFT 15
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_MASK 0x00004000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL6_LFSR_SEL_SHIFT 14
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_MASK 0x00002000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL5_LFSR_SEL_SHIFT 13
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_MASK 0x00001000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL4_LFSR_SEL_SHIFT 12
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_MASK 0x00000800
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL3_LFSR_SEL_SHIFT 11
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_MASK 0x00000400
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL2_LFSR_SEL_SHIFT 10
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_MASK 0x00000200
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL1_LFSR_SEL_SHIFT 9
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_MASK 0x00000100
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL0_LFSR_SEL_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL7_INV_MASK 0x00000080
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL7_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL7_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL7_INV_SHIFT 7
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL6_INV_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL6_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL6_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL6_INV_SHIFT 6
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL5_INV_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL5_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL5_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL5_INV_SHIFT 5
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL4_INV_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL4_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL4_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL4_INV_SHIFT 4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL3_INV_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL3_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL3_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL3_INV_SHIFT 3
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL2_INV_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL2_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL2_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL2_INV_SHIFT 2
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL1_INV_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL1_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL1_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL1_INV_SHIFT 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL0_INV_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL0_INV_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL0_INV_BITS 1
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_DDR5_RD_TRNG_CTRL_BL0_INV_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_PTRN_INIT */
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_PTRN_INIT 0x0000256c
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_PTRN_INIT_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_PTRN_INIT_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_PTRN_INIT_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_PTRN_INIT_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_PTRN_INIT_PTRN1_INIT_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_PTRN_INIT_PTRN1_INIT_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_PTRN_INIT_PTRN1_INIT_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_PTRN_INIT_PTRN1_INIT_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_PTRN_INIT_PTRN0_INIT_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_PTRN_INIT_PTRN0_INIT_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_PTRN_INIT_PTRN0_INIT_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_PTRN_INIT_PTRN0_INIT_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_LFSR_TAP */
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_LFSR_TAP 0x00002570
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_LFSR_TAP_RESERVED_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_LFSR_TAP_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_LFSR_TAP_RESERVED_BITS 16
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_LFSR_TAP_RESERVED_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_LFSR_TAP_LFSR1_TAP_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_LFSR_TAP_LFSR1_TAP_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_LFSR_TAP_LFSR1_TAP_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_LFSR_TAP_LFSR1_TAP_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_LFSR_TAP_LFSR0_TAP_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_LFSR_TAP_LFSR0_TAP_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_LFSR_TAP_LFSR0_TAP_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_DDR5_RD_TRNG_LFSR_TAP_LFSR0_TAP_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_LO */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_LO 0x00002580
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_LO_BL3_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_LO_BL3_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_LO_BL3_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_LO_BL3_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_LO_BL2_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_LO_BL2_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_LO_BL2_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_LO_BL2_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_LO_BL1_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_LO_BL1_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_LO_BL1_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_LO_BL1_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_LO_BL0_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_LO_BL0_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_LO_BL0_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_LO_BL0_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_HI */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_HI 0x00002584
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_HI_BL7_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_HI_BL7_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_HI_BL7_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_HI_BL7_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_HI_BL6_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_HI_BL6_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_HI_BL6_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_HI_BL6_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_HI_BL5_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_HI_BL5_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_HI_BL5_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_HI_BL5_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_HI_BL4_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_HI_BL4_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_HI_BL4_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_0_STAT_HI_BL4_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_LO */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_LO 0x00002588
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_LO_BL3_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_LO_BL3_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_LO_BL3_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_LO_BL3_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_LO_BL2_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_LO_BL2_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_LO_BL2_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_LO_BL2_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_LO_BL1_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_LO_BL1_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_LO_BL1_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_LO_BL1_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_LO_BL0_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_LO_BL0_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_LO_BL0_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_LO_BL0_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_HI */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_HI 0x0000258c
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_HI_BL7_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_HI_BL7_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_HI_BL7_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_HI_BL7_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_HI_BL6_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_HI_BL6_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_HI_BL6_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_HI_BL6_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_HI_BL5_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_HI_BL5_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_HI_BL5_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_HI_BL5_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_HI_BL4_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_HI_BL4_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_HI_BL4_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_1_STAT_HI_BL4_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_LO */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_LO 0x00002590
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_LO_BL3_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_LO_BL3_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_LO_BL3_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_LO_BL3_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_LO_BL2_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_LO_BL2_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_LO_BL2_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_LO_BL2_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_LO_BL1_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_LO_BL1_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_LO_BL1_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_LO_BL1_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_LO_BL0_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_LO_BL0_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_LO_BL0_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_LO_BL0_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_HI */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_HI 0x00002594
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_HI_BL7_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_HI_BL7_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_HI_BL7_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_HI_BL7_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_HI_BL6_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_HI_BL6_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_HI_BL6_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_HI_BL6_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_HI_BL5_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_HI_BL5_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_HI_BL5_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_HI_BL5_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_HI_BL4_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_HI_BL4_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_HI_BL4_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_2_STAT_HI_BL4_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_LO */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_LO 0x00002598
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_LO_BL3_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_LO_BL3_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_LO_BL3_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_LO_BL3_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_LO_BL2_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_LO_BL2_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_LO_BL2_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_LO_BL2_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_LO_BL1_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_LO_BL1_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_LO_BL1_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_LO_BL1_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_LO_BL0_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_LO_BL0_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_LO_BL0_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_LO_BL0_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_HI */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_HI 0x0000259c
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_HI_BL7_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_HI_BL7_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_HI_BL7_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_HI_BL7_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_HI_BL6_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_HI_BL6_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_HI_BL6_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_HI_BL6_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_HI_BL5_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_HI_BL5_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_HI_BL5_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_HI_BL5_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_HI_BL4_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_HI_BL4_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_HI_BL4_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_3_STAT_HI_BL4_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_LO */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_LO 0x000025a0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_LO_BL3_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_LO_BL3_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_LO_BL3_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_LO_BL3_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_LO_BL2_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_LO_BL2_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_LO_BL2_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_LO_BL2_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_LO_BL1_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_LO_BL1_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_LO_BL1_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_LO_BL1_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_LO_BL0_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_LO_BL0_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_LO_BL0_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_LO_BL0_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_HI */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_HI 0x000025a4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_HI_BL7_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_HI_BL7_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_HI_BL7_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_HI_BL7_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_HI_BL6_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_HI_BL6_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_HI_BL6_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_HI_BL6_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_HI_BL5_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_HI_BL5_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_HI_BL5_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_HI_BL5_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_HI_BL4_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_HI_BL4_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_HI_BL4_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_4_STAT_HI_BL4_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_LO */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_LO 0x000025a8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_LO_BL3_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_LO_BL3_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_LO_BL3_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_LO_BL3_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_LO_BL2_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_LO_BL2_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_LO_BL2_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_LO_BL2_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_LO_BL1_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_LO_BL1_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_LO_BL1_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_LO_BL1_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_LO_BL0_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_LO_BL0_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_LO_BL0_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_LO_BL0_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_HI */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_HI 0x000025ac
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_HI_BL7_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_HI_BL7_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_HI_BL7_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_HI_BL7_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_HI_BL6_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_HI_BL6_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_HI_BL6_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_HI_BL6_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_HI_BL5_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_HI_BL5_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_HI_BL5_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_HI_BL5_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_HI_BL4_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_HI_BL4_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_HI_BL4_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_5_STAT_HI_BL4_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_LO */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_LO 0x000025b0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_LO_BL3_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_LO_BL3_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_LO_BL3_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_LO_BL3_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_LO_BL2_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_LO_BL2_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_LO_BL2_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_LO_BL2_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_LO_BL1_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_LO_BL1_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_LO_BL1_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_LO_BL1_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_LO_BL0_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_LO_BL0_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_LO_BL0_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_LO_BL0_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_HI */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_HI 0x000025b4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_HI_BL7_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_HI_BL7_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_HI_BL7_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_HI_BL7_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_HI_BL6_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_HI_BL6_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_HI_BL6_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_HI_BL6_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_HI_BL5_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_HI_BL5_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_HI_BL5_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_HI_BL5_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_HI_BL4_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_HI_BL4_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_HI_BL4_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_6_STAT_HI_BL4_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_LO */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_LO 0x000025b8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_LO_BL3_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_LO_BL3_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_LO_BL3_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_LO_BL3_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_LO_BL2_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_LO_BL2_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_LO_BL2_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_LO_BL2_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_LO_BL1_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_LO_BL1_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_LO_BL1_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_LO_BL1_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_LO_BL0_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_LO_BL0_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_LO_BL0_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_LO_BL0_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_HI */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_HI 0x000025bc
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_HI_BL7_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_HI_BL7_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_HI_BL7_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_HI_BL7_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_HI_BL6_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_HI_BL6_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_HI_BL6_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_HI_BL6_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_HI_BL5_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_HI_BL5_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_HI_BL5_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_HI_BL5_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_HI_BL4_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_HI_BL4_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_HI_BL4_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_7_STAT_HI_BL4_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_LO */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_LO 0x000025c0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_LO_BL3_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_LO_BL3_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_LO_BL3_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_LO_BL3_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_LO_BL2_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_LO_BL2_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_LO_BL2_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_LO_BL2_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_LO_BL1_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_LO_BL1_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_LO_BL1_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_LO_BL1_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_LO_BL0_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_LO_BL0_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_LO_BL0_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_LO_BL0_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_HI */
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_HI 0x000025c4
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_HI_BL7_STAT_ERRORS_MASK 0xff000000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_HI_BL7_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_HI_BL7_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_HI_BL7_STAT_ERRORS_SHIFT 24
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_HI_BL6_STAT_ERRORS_MASK 0x00ff0000
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_HI_BL6_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_HI_BL6_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_HI_BL6_STAT_ERRORS_SHIFT 16
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_HI_BL5_STAT_ERRORS_MASK 0x0000ff00
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_HI_BL5_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_HI_BL5_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_HI_BL5_STAT_ERRORS_SHIFT 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_HI_BL4_STAT_ERRORS_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_HI_BL4_STAT_ERRORS_ALIGN 0
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_HI_BL4_STAT_ERRORS_BITS 8
#define AND16_DDR_PHY_DPFE_EDIS_1_BYTELANE_8_STAT_HI_BL4_STAT_ERRORS_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_HST2CPU_MBX */
#define AND16_DDR_PHY_DPFE_CPU_HST2CPU_MBX 0x00002610
#define AND16_DDR_PHY_DPFE_CPU_HST2CPU_MBX_VALUE_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_HST2CPU_MBX_VALUE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_HST2CPU_MBX_VALUE_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_HST2CPU_MBX_VALUE_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_CPU2HST_MBX */
#define AND16_DDR_PHY_DPFE_CPU_CPU2HST_MBX 0x00002614
#define AND16_DDR_PHY_DPFE_CPU_CPU2HST_MBX_VALUE_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_CPU2HST_MBX_VALUE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_CPU2HST_MBX_VALUE_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_CPU2HST_MBX_VALUE_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_MBX_STAT */
#define AND16_DDR_PHY_DPFE_CPU_MBX_STAT 0x00002618
#define AND16_DDR_PHY_DPFE_CPU_MBX_STAT_RESERVED_MASK 0xfffffffc
#define AND16_DDR_PHY_DPFE_CPU_MBX_STAT_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_MBX_STAT_RESERVED_BITS 30
#define AND16_DDR_PHY_DPFE_CPU_MBX_STAT_RESERVED_SHIFT 2
#define AND16_DDR_PHY_DPFE_CPU_MBX_STAT_C2H_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_CPU_MBX_STAT_C2H_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_MBX_STAT_C2H_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_MBX_STAT_C2H_SHIFT 1
#define AND16_DDR_PHY_DPFE_CPU_MBX_STAT_H2C_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_CPU_MBX_STAT_H2C_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_MBX_STAT_H2C_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_MBX_STAT_H2C_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_WATCHDOG */
#define AND16_DDR_PHY_DPFE_CPU_WATCHDOG 0x00002620
#define AND16_DDR_PHY_DPFE_CPU_WATCHDOG_VALUE_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_WATCHDOG_VALUE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_WATCHDOG_VALUE_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_WATCHDOG_VALUE_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_CPU_PC */
#define AND16_DDR_PHY_DPFE_CPU_CPU_PC 0x00002624
#define AND16_DDR_PHY_DPFE_CPU_CPU_PC_VALUE_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_CPU_PC_VALUE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_CPU_PC_VALUE_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_CPU_PC_VALUE_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SIGNAL_CTRL */
#define AND16_DDR_PHY_DPFE_CPU_SIGNAL_CTRL 0x00002628
#define AND16_DDR_PHY_DPFE_CPU_SIGNAL_CTRL_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DPFE_CPU_SIGNAL_CTRL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SIGNAL_CTRL_RESERVED_BITS 24
#define AND16_DDR_PHY_DPFE_CPU_SIGNAL_CTRL_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DPFE_CPU_SIGNAL_CTRL_SIG_CTRL_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_CPU_SIGNAL_CTRL_SIG_CTRL_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SIGNAL_CTRL_SIG_CTRL_BITS 8
#define AND16_DDR_PHY_DPFE_CPU_SIGNAL_CTRL_SIG_CTRL_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SIGNAL_STAT */
#define AND16_DDR_PHY_DPFE_CPU_SIGNAL_STAT 0x0000262c
#define AND16_DDR_PHY_DPFE_CPU_SIGNAL_STAT_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DPFE_CPU_SIGNAL_STAT_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SIGNAL_STAT_RESERVED_BITS 24
#define AND16_DDR_PHY_DPFE_CPU_SIGNAL_STAT_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DPFE_CPU_SIGNAL_STAT_SIG_STAT_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_CPU_SIGNAL_STAT_SIG_STAT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SIGNAL_STAT_SIG_STAT_BITS 8
#define AND16_DDR_PHY_DPFE_CPU_SIGNAL_STAT_SIG_STAT_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_TIMER_0_FREQ_DIVIDE */
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_FREQ_DIVIDE 0x00002640
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_FREQ_DIVIDE_FREQ_DIVIDE_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_FREQ_DIVIDE_FREQ_DIVIDE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_FREQ_DIVIDE_FREQ_DIVIDE_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_FREQ_DIVIDE_FREQ_DIVIDE_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_TIMER_0_TERMINAL_COUNT */
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_TERMINAL_COUNT 0x00002644
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_TERMINAL_COUNT_TERMINAL_COUNT_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_TERMINAL_COUNT_TERMINAL_COUNT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_TERMINAL_COUNT_TERMINAL_COUNT_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_TERMINAL_COUNT_TERMINAL_COUNT_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS */
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS 0x00002650
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_RESERVED_MASK 0xffffff80
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_RESERVED_BITS 25
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_RESERVED_SHIFT 7
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_STAT_ONE_SHOT_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_STAT_ONE_SHOT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_STAT_ONE_SHOT_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_STAT_ONE_SHOT_SHIFT 6
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_STAT_TERM_COUNT_SEEN_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_STAT_TERM_COUNT_SEEN_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_STAT_TERM_COUNT_SEEN_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_STAT_TERM_COUNT_SEEN_SHIFT 5
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_STAT_ACTIVE_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_STAT_ACTIVE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_STAT_ACTIVE_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_STAT_ACTIVE_SHIFT 4
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_TRIG_RESUME_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_TRIG_RESUME_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_TRIG_RESUME_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_TRIG_RESUME_SHIFT 3
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_TRIG_STOP_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_TRIG_STOP_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_TRIG_STOP_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_TRIG_STOP_SHIFT 2
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_TRIG_START_CONTINUOUS_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_TRIG_START_CONTINUOUS_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_TRIG_START_CONTINUOUS_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_TRIG_START_CONTINUOUS_SHIFT 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_TRIG_START_ONE_SHOT_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_TRIG_START_ONE_SHOT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_TRIG_START_ONE_SHOT_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_0_CTRL_STATUS_TRIG_START_ONE_SHOT_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_TIMER_1_FREQ_DIVIDE */
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_FREQ_DIVIDE 0x00002660
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_FREQ_DIVIDE_FREQ_DIVIDE_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_FREQ_DIVIDE_FREQ_DIVIDE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_FREQ_DIVIDE_FREQ_DIVIDE_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_FREQ_DIVIDE_FREQ_DIVIDE_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_TIMER_1_TERMINAL_COUNT */
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_TERMINAL_COUNT 0x00002664
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_TERMINAL_COUNT_TERMINAL_COUNT_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_TERMINAL_COUNT_TERMINAL_COUNT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_TERMINAL_COUNT_TERMINAL_COUNT_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_TERMINAL_COUNT_TERMINAL_COUNT_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS */
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS 0x00002670
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_RESERVED_MASK 0xffffff80
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_RESERVED_BITS 25
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_RESERVED_SHIFT 7
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_STAT_ONE_SHOT_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_STAT_ONE_SHOT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_STAT_ONE_SHOT_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_STAT_ONE_SHOT_SHIFT 6
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_STAT_TERM_COUNT_SEEN_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_STAT_TERM_COUNT_SEEN_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_STAT_TERM_COUNT_SEEN_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_STAT_TERM_COUNT_SEEN_SHIFT 5
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_STAT_ACTIVE_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_STAT_ACTIVE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_STAT_ACTIVE_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_STAT_ACTIVE_SHIFT 4
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_TRIG_RESUME_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_TRIG_RESUME_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_TRIG_RESUME_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_TRIG_RESUME_SHIFT 3
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_TRIG_STOP_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_TRIG_STOP_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_TRIG_STOP_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_TRIG_STOP_SHIFT 2
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_TRIG_START_CONTINUOUS_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_TRIG_START_CONTINUOUS_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_TRIG_START_CONTINUOUS_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_TRIG_START_CONTINUOUS_SHIFT 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_TRIG_START_ONE_SHOT_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_TRIG_START_ONE_SHOT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_TRIG_START_ONE_SHOT_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_1_CTRL_STATUS_TRIG_START_ONE_SHOT_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_TIMER_2_FREQ_DIVIDE */
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_FREQ_DIVIDE 0x00002680
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_FREQ_DIVIDE_FREQ_DIVIDE_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_FREQ_DIVIDE_FREQ_DIVIDE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_FREQ_DIVIDE_FREQ_DIVIDE_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_FREQ_DIVIDE_FREQ_DIVIDE_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_TIMER_2_TERMINAL_COUNT */
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_TERMINAL_COUNT 0x00002684
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_TERMINAL_COUNT_TERMINAL_COUNT_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_TERMINAL_COUNT_TERMINAL_COUNT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_TERMINAL_COUNT_TERMINAL_COUNT_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_TERMINAL_COUNT_TERMINAL_COUNT_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS */
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS 0x00002690
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_RESERVED_MASK 0xffffff80
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_RESERVED_BITS 25
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_RESERVED_SHIFT 7
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_STAT_ONE_SHOT_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_STAT_ONE_SHOT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_STAT_ONE_SHOT_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_STAT_ONE_SHOT_SHIFT 6
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_STAT_TERM_COUNT_SEEN_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_STAT_TERM_COUNT_SEEN_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_STAT_TERM_COUNT_SEEN_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_STAT_TERM_COUNT_SEEN_SHIFT 5
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_STAT_ACTIVE_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_STAT_ACTIVE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_STAT_ACTIVE_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_STAT_ACTIVE_SHIFT 4
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_TRIG_RESUME_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_TRIG_RESUME_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_TRIG_RESUME_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_TRIG_RESUME_SHIFT 3
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_TRIG_STOP_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_TRIG_STOP_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_TRIG_STOP_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_TRIG_STOP_SHIFT 2
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_TRIG_START_CONTINUOUS_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_TRIG_START_CONTINUOUS_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_TRIG_START_CONTINUOUS_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_TRIG_START_CONTINUOUS_SHIFT 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_TRIG_START_ONE_SHOT_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_TRIG_START_ONE_SHOT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_TRIG_START_ONE_SHOT_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_2_CTRL_STATUS_TRIG_START_ONE_SHOT_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_TIMER_3_FREQ_DIVIDE */
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_FREQ_DIVIDE 0x000026a0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_FREQ_DIVIDE_FREQ_DIVIDE_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_FREQ_DIVIDE_FREQ_DIVIDE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_FREQ_DIVIDE_FREQ_DIVIDE_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_FREQ_DIVIDE_FREQ_DIVIDE_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_TIMER_3_TERMINAL_COUNT */
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_TERMINAL_COUNT 0x000026a4
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_TERMINAL_COUNT_TERMINAL_COUNT_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_TERMINAL_COUNT_TERMINAL_COUNT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_TERMINAL_COUNT_TERMINAL_COUNT_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_TERMINAL_COUNT_TERMINAL_COUNT_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS */
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS 0x000026b0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_RESERVED_MASK 0xffffff80
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_RESERVED_BITS 25
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_RESERVED_SHIFT 7
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_STAT_ONE_SHOT_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_STAT_ONE_SHOT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_STAT_ONE_SHOT_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_STAT_ONE_SHOT_SHIFT 6
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_STAT_TERM_COUNT_SEEN_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_STAT_TERM_COUNT_SEEN_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_STAT_TERM_COUNT_SEEN_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_STAT_TERM_COUNT_SEEN_SHIFT 5
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_STAT_ACTIVE_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_STAT_ACTIVE_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_STAT_ACTIVE_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_STAT_ACTIVE_SHIFT 4
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_TRIG_RESUME_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_TRIG_RESUME_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_TRIG_RESUME_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_TRIG_RESUME_SHIFT 3
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_TRIG_STOP_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_TRIG_STOP_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_TRIG_STOP_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_TRIG_STOP_SHIFT 2
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_TRIG_START_CONTINUOUS_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_TRIG_START_CONTINUOUS_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_TRIG_START_CONTINUOUS_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_TRIG_START_CONTINUOUS_SHIFT 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_TRIG_START_ONE_SHOT_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_TRIG_START_ONE_SHOT_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_TRIG_START_ONE_SHOT_BITS 1
#define AND16_DDR_PHY_DPFE_CPU_TIMER_3_CTRL_STATUS_TRIG_START_ONE_SHOT_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_IIC_FREQ_CLK_CONTROL */
#define AND16_DDR_PHY_DPFE_CPU_IIC_FREQ_CLK_CONTROL 0x000026c4
#define AND16_DDR_PHY_DPFE_CPU_IIC_FREQ_CLK_CONTROL_RESERVED_MASK 0xfffffff8
#define AND16_DDR_PHY_DPFE_CPU_IIC_FREQ_CLK_CONTROL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_IIC_FREQ_CLK_CONTROL_RESERVED_BITS 29
#define AND16_DDR_PHY_DPFE_CPU_IIC_FREQ_CLK_CONTROL_RESERVED_SHIFT 3
#define AND16_DDR_PHY_DPFE_CPU_IIC_FREQ_CLK_CONTROL_DIVIDER_MASK 0x00000007
#define AND16_DDR_PHY_DPFE_CPU_IIC_FREQ_CLK_CONTROL_DIVIDER_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_IIC_FREQ_CLK_CONTROL_DIVIDER_BITS 3
#define AND16_DDR_PHY_DPFE_CPU_IIC_FREQ_CLK_CONTROL_DIVIDER_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH0 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH0 0x00002700
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH0_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH0_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH0_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH0_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH1 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH1 0x00002704
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH1_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH1_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH1_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH1_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH2 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH2 0x00002708
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH2_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH2_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH2_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH2_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH3 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH3 0x0000270c
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH3_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH3_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH3_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH3_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH4 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH4 0x00002710
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH4_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH4_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH4_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH4_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH5 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH5 0x00002714
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH5_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH5_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH5_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH5_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH6 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH6 0x00002718
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH6_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH6_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH6_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH6_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH7 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH7 0x0000271c
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH7_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH7_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH7_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH7_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH8 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH8 0x00002720
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH8_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH8_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH8_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH8_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH9 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH9 0x00002724
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH9_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH9_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH9_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH9_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH10 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH10 0x00002728
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH10_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH10_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH10_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH10_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH11 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH11 0x0000272c
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH11_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH11_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH11_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH11_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH12 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH12 0x00002730
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH12_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH12_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH12_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH12_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH13 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH13 0x00002734
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH13_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH13_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH13_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH13_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH14 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH14 0x00002738
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH14_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH14_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH14_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH14_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH15 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH15 0x0000273c
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH15_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH15_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH15_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH15_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH16 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH16 0x00002740
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH16_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH16_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH16_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH16_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH17 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH17 0x00002744
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH17_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH17_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH17_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH17_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH18 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH18 0x00002748
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH18_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH18_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH18_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH18_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH19 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH19 0x0000274c
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH19_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH19_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH19_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH19_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH20 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH20 0x00002750
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH20_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH20_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH20_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH20_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH21 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH21 0x00002754
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH21_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH21_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH21_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH21_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH22 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH22 0x00002758
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH22_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH22_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH22_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH22_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH23 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH23 0x0000275c
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH23_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH23_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH23_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH23_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH24 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH24 0x00002760
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH24_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH24_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH24_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH24_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH25 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH25 0x00002764
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH25_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH25_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH25_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH25_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH26 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH26 0x00002768
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH26_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH26_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH26_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH26_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH27 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH27 0x0000276c
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH27_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH27_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH27_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH27_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH28 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH28 0x00002770
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH28_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH28_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH28_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH28_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH29 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH29 0x00002774
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH29_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH29_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH29_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH29_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH30 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH30 0x00002778
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH30_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH30_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH30_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH30_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_CPU_SCRATCH31 */
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH31 0x0000277c
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH31_ENTRY_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH31_ENTRY_ALIGN 0
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH31_ENTRY_BITS 32
#define AND16_DDR_PHY_DPFE_CPU_SCRATCH31_ENTRY_SHIFT 0

/* AND16_DDR_PHY_DPFE_UART_DATA */
#define AND16_DDR_PHY_DPFE_UART_DATA 0x00002800
#define AND16_DDR_PHY_DPFE_UART_DATA_RESERVED_MASK 0xfffffe00
#define AND16_DDR_PHY_DPFE_UART_DATA_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_UART_DATA_RESERVED_BITS 23
#define AND16_DDR_PHY_DPFE_UART_DATA_RESERVED_SHIFT 9
#define AND16_DDR_PHY_DPFE_UART_DATA_PERR_MASK 0x00000100
#define AND16_DDR_PHY_DPFE_UART_DATA_PERR_ALIGN 0
#define AND16_DDR_PHY_DPFE_UART_DATA_PERR_BITS 1
#define AND16_DDR_PHY_DPFE_UART_DATA_PERR_SHIFT 8
#define AND16_DDR_PHY_DPFE_UART_DATA_DATA_MASK 0x000000ff
#define AND16_DDR_PHY_DPFE_UART_DATA_DATA_ALIGN 0
#define AND16_DDR_PHY_DPFE_UART_DATA_DATA_BITS 8
#define AND16_DDR_PHY_DPFE_UART_DATA_DATA_SHIFT 0

/* AND16_DDR_PHY_DPFE_UART_CTL */
#define AND16_DDR_PHY_DPFE_UART_CTL 0x00002804
#define AND16_DDR_PHY_DPFE_UART_CTL_CLKDIV_MASK 0xffff0000
#define AND16_DDR_PHY_DPFE_UART_CTL_CLKDIV_ALIGN 0
#define AND16_DDR_PHY_DPFE_UART_CTL_CLKDIV_BITS 16
#define AND16_DDR_PHY_DPFE_UART_CTL_CLKDIV_SHIFT 16
#define AND16_DDR_PHY_DPFE_UART_CTL_RESERVED_MASK 0x0000ffe0
#define AND16_DDR_PHY_DPFE_UART_CTL_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_UART_CTL_RESERVED_BITS 11
#define AND16_DDR_PHY_DPFE_UART_CTL_RESERVED_SHIFT 5
#define AND16_DDR_PHY_DPFE_UART_CTL_RCVINTENA_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_UART_CTL_RCVINTENA_ALIGN 0
#define AND16_DDR_PHY_DPFE_UART_CTL_RCVINTENA_BITS 1
#define AND16_DDR_PHY_DPFE_UART_CTL_RCVINTENA_SHIFT 4
#define AND16_DDR_PHY_DPFE_UART_CTL_XMITINTENA_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_UART_CTL_XMITINTENA_ALIGN 0
#define AND16_DDR_PHY_DPFE_UART_CTL_XMITINTENA_BITS 1
#define AND16_DDR_PHY_DPFE_UART_CTL_XMITINTENA_SHIFT 3
#define AND16_DDR_PHY_DPFE_UART_CTL_EVENPARITY_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_UART_CTL_EVENPARITY_ALIGN 0
#define AND16_DDR_PHY_DPFE_UART_CTL_EVENPARITY_BITS 1
#define AND16_DDR_PHY_DPFE_UART_CTL_EVENPARITY_SHIFT 2
#define AND16_DDR_PHY_DPFE_UART_CTL_USEPARITY_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_UART_CTL_USEPARITY_ALIGN 0
#define AND16_DDR_PHY_DPFE_UART_CTL_USEPARITY_BITS 1
#define AND16_DDR_PHY_DPFE_UART_CTL_USEPARITY_SHIFT 1
#define AND16_DDR_PHY_DPFE_UART_CTL_UARTENA_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_UART_CTL_UARTENA_ALIGN 0
#define AND16_DDR_PHY_DPFE_UART_CTL_UARTENA_BITS 1
#define AND16_DDR_PHY_DPFE_UART_CTL_UARTENA_SHIFT 0

/* AND16_DDR_PHY_DPFE_UART_STATUS */
#define AND16_DDR_PHY_DPFE_UART_STATUS 0x00002808
#define AND16_DDR_PHY_DPFE_UART_STATUS_XMITOVERFLOW_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_UART_STATUS_XMITOVERFLOW_ALIGN 0
#define AND16_DDR_PHY_DPFE_UART_STATUS_XMITOVERFLOW_BITS 1
#define AND16_DDR_PHY_DPFE_UART_STATUS_XMITOVERFLOW_SHIFT 4
#define AND16_DDR_PHY_DPFE_UART_STATUS_XMITACTIVE_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_UART_STATUS_XMITACTIVE_ALIGN 0
#define AND16_DDR_PHY_DPFE_UART_STATUS_XMITACTIVE_BITS 1
#define AND16_DDR_PHY_DPFE_UART_STATUS_XMITACTIVE_SHIFT 3
#define AND16_DDR_PHY_DPFE_UART_STATUS_RCVOVERFLOW_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_UART_STATUS_RCVOVERFLOW_ALIGN 0
#define AND16_DDR_PHY_DPFE_UART_STATUS_RCVOVERFLOW_BITS 1
#define AND16_DDR_PHY_DPFE_UART_STATUS_RCVOVERFLOW_SHIFT 2
#define AND16_DDR_PHY_DPFE_UART_STATUS_RESERVED_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_UART_STATUS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_UART_STATUS_RESERVED_BITS 1
#define AND16_DDR_PHY_DPFE_UART_STATUS_RESERVED_SHIFT 1
#define AND16_DDR_PHY_DPFE_UART_STATUS_RCVFIFOEMPTY_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_UART_STATUS_RCVFIFOEMPTY_ALIGN 0
#define AND16_DDR_PHY_DPFE_UART_STATUS_RCVFIFOEMPTY_BITS 1
#define AND16_DDR_PHY_DPFE_UART_STATUS_RCVFIFOEMPTY_SHIFT 0

/* AND16_DDR_PHY_DPFE_IIC_CHIP_ADDRESS */
#define AND16_DDR_PHY_DPFE_IIC_CHIP_ADDRESS 0x00002a00
#define AND16_DDR_PHY_DPFE_IIC_CHIP_ADDRESS_RESERVED_MASK 0xffffff00
#define AND16_DDR_PHY_DPFE_IIC_CHIP_ADDRESS_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_CHIP_ADDRESS_RESERVED_BITS 24
#define AND16_DDR_PHY_DPFE_IIC_CHIP_ADDRESS_RESERVED_SHIFT 8
#define AND16_DDR_PHY_DPFE_IIC_CHIP_ADDRESS_CHIP_ADDRESS_MASK 0x000000fe
#define AND16_DDR_PHY_DPFE_IIC_CHIP_ADDRESS_CHIP_ADDRESS_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_CHIP_ADDRESS_CHIP_ADDRESS_BITS 7
#define AND16_DDR_PHY_DPFE_IIC_CHIP_ADDRESS_CHIP_ADDRESS_SHIFT 1
#define AND16_DDR_PHY_DPFE_IIC_CHIP_ADDRESS_SPARE_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_IIC_CHIP_ADDRESS_SPARE_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_CHIP_ADDRESS_SPARE_BITS 1
#define AND16_DDR_PHY_DPFE_IIC_CHIP_ADDRESS_SPARE_SHIFT 0

/* AND16_DDR_PHY_DPFE_IIC_DATA_IN0 */
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN0 0x00002a04
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN0_DATA_IN0_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN0_DATA_IN0_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN0_DATA_IN0_BITS 32
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN0_DATA_IN0_SHIFT 0

/* AND16_DDR_PHY_DPFE_IIC_DATA_IN1 */
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN1 0x00002a08
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN1_DATA_IN1_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN1_DATA_IN1_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN1_DATA_IN1_BITS 32
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN1_DATA_IN1_SHIFT 0

/* AND16_DDR_PHY_DPFE_IIC_DATA_IN2 */
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN2 0x00002a0c
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN2_DATA_IN2_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN2_DATA_IN2_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN2_DATA_IN2_BITS 32
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN2_DATA_IN2_SHIFT 0

/* AND16_DDR_PHY_DPFE_IIC_DATA_IN3 */
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN3 0x00002a10
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN3_DATA_IN3_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN3_DATA_IN3_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN3_DATA_IN3_BITS 32
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN3_DATA_IN3_SHIFT 0

/* AND16_DDR_PHY_DPFE_IIC_DATA_IN4 */
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN4 0x00002a14
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN4_DATA_IN4_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN4_DATA_IN4_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN4_DATA_IN4_BITS 32
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN4_DATA_IN4_SHIFT 0

/* AND16_DDR_PHY_DPFE_IIC_DATA_IN5 */
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN5 0x00002a18
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN5_DATA_IN5_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN5_DATA_IN5_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN5_DATA_IN5_BITS 32
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN5_DATA_IN5_SHIFT 0

/* AND16_DDR_PHY_DPFE_IIC_DATA_IN6 */
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN6 0x00002a1c
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN6_DATA_IN6_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN6_DATA_IN6_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN6_DATA_IN6_BITS 32
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN6_DATA_IN6_SHIFT 0

/* AND16_DDR_PHY_DPFE_IIC_DATA_IN7 */
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN7 0x00002a20
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN7_DATA_IN7_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN7_DATA_IN7_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN7_DATA_IN7_BITS 32
#define AND16_DDR_PHY_DPFE_IIC_DATA_IN7_DATA_IN7_SHIFT 0

/* AND16_DDR_PHY_DPFE_IIC_CNT_REG */
#define AND16_DDR_PHY_DPFE_IIC_CNT_REG 0x00002a24
#define AND16_DDR_PHY_DPFE_IIC_CNT_REG_RESERVED_MASK 0xfffff000
#define AND16_DDR_PHY_DPFE_IIC_CNT_REG_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_CNT_REG_RESERVED_BITS 20
#define AND16_DDR_PHY_DPFE_IIC_CNT_REG_RESERVED_SHIFT 12
#define AND16_DDR_PHY_DPFE_IIC_CNT_REG_CNT_REG2_MASK 0x00000fc0
#define AND16_DDR_PHY_DPFE_IIC_CNT_REG_CNT_REG2_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_CNT_REG_CNT_REG2_BITS 6
#define AND16_DDR_PHY_DPFE_IIC_CNT_REG_CNT_REG2_SHIFT 6
#define AND16_DDR_PHY_DPFE_IIC_CNT_REG_CNT_REG1_MASK 0x0000003f
#define AND16_DDR_PHY_DPFE_IIC_CNT_REG_CNT_REG1_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_CNT_REG_CNT_REG1_BITS 6
#define AND16_DDR_PHY_DPFE_IIC_CNT_REG_CNT_REG1_SHIFT 0

/* AND16_DDR_PHY_DPFE_IIC_CTL_REG */
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG 0x00002a28
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_RESERVED_MASK 0xfffff000
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_RESERVED_BITS 20
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_RESERVED_SHIFT 12
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_FAST_CLK_MASK 0x00000800
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_FAST_CLK_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_FAST_CLK_BITS 1
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_FAST_CLK_SHIFT 11
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_SDA_DELAY_SEL_MASK 0x00000700
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_SDA_DELAY_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_SDA_DELAY_SEL_BITS 3
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_SDA_DELAY_SEL_SHIFT 8
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_DIV_CLK_MASK 0x00000080
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_DIV_CLK_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_DIV_CLK_BITS 1
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_DIV_CLK_SHIFT 7
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_INT_EN_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_INT_EN_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_INT_EN_BITS 1
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_INT_EN_SHIFT 6
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_SCL_SEL_MASK 0x00000030
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_SCL_SEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_SCL_SEL_BITS 2
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_SCL_SEL_SHIFT 4
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_DELAY_DIS_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_DELAY_DIS_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_DELAY_DIS_BITS 1
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_DELAY_DIS_SHIFT 3
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_DEGLITCH_DIS_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_DEGLITCH_DIS_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_DEGLITCH_DIS_BITS 1
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_DEGLITCH_DIS_SHIFT 2
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_DTF_MASK 0x00000003
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_DTF_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_DTF_BITS 2
#define AND16_DDR_PHY_DPFE_IIC_CTL_REG_DTF_SHIFT 0

/* AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE */
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE 0x00002a2c
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_RESTART_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_RESTART_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_RESTART_BITS 1
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_RESTART_SHIFT 6
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_NO_START_MASK 0x00000020
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_NO_START_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_NO_START_BITS 1
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_NO_START_SHIFT 5
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_NO_STOP_MASK 0x00000010
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_NO_STOP_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_NO_STOP_BITS 1
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_NO_STOP_SHIFT 4
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_RESERVED_MASK 0x00000008
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_RESERVED_BITS 1
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_RESERVED_SHIFT 3
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_NO_ACK_MASK 0x00000004
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_NO_ACK_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_NO_ACK_BITS 1
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_NO_ACK_SHIFT 2
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_INTRP_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_INTRP_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_INTRP_BITS 1
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_INTRP_SHIFT 1
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_ENABLE_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_ENABLE_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_ENABLE_BITS 1
#define AND16_DDR_PHY_DPFE_IIC_IIC_ENABLE_ENABLE_SHIFT 0

/* AND16_DDR_PHY_DPFE_IIC_DATA_OUT0 */
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT0 0x00002a30
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT0_DATA_OUT0_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT0_DATA_OUT0_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT0_DATA_OUT0_BITS 32
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT0_DATA_OUT0_SHIFT 0

/* AND16_DDR_PHY_DPFE_IIC_DATA_OUT1 */
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT1 0x00002a34
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT1_DATA_OUT1_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT1_DATA_OUT1_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT1_DATA_OUT1_BITS 32
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT1_DATA_OUT1_SHIFT 0

/* AND16_DDR_PHY_DPFE_IIC_DATA_OUT2 */
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT2 0x00002a38
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT2_DATA_OUT2_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT2_DATA_OUT2_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT2_DATA_OUT2_BITS 32
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT2_DATA_OUT2_SHIFT 0

/* AND16_DDR_PHY_DPFE_IIC_DATA_OUT3 */
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT3 0x00002a3c
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT3_DATA_OUT3_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT3_DATA_OUT3_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT3_DATA_OUT3_BITS 32
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT3_DATA_OUT3_SHIFT 0

/* AND16_DDR_PHY_DPFE_IIC_DATA_OUT4 */
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT4 0x00002a40
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT4_DATA_OUT4_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT4_DATA_OUT4_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT4_DATA_OUT4_BITS 32
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT4_DATA_OUT4_SHIFT 0

/* AND16_DDR_PHY_DPFE_IIC_DATA_OUT5 */
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT5 0x00002a44
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT5_DATA_OUT5_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT5_DATA_OUT5_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT5_DATA_OUT5_BITS 32
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT5_DATA_OUT5_SHIFT 0

/* AND16_DDR_PHY_DPFE_IIC_DATA_OUT6 */
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT6 0x00002a48
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT6_DATA_OUT6_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT6_DATA_OUT6_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT6_DATA_OUT6_BITS 32
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT6_DATA_OUT6_SHIFT 0

/* AND16_DDR_PHY_DPFE_IIC_DATA_OUT7 */
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT7 0x00002a4c
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT7_DATA_OUT7_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT7_DATA_OUT7_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT7_DATA_OUT7_BITS 32
#define AND16_DDR_PHY_DPFE_IIC_DATA_OUT7_DATA_OUT7_SHIFT 0

/* AND16_DDR_PHY_DPFE_IIC_CTLHI_REG */
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG 0x00002a50
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG_RESERVED_MASK 0xfffffc00
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG_RESERVED_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG_RESERVED_BITS 22
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG_RESERVED_SHIFT 10
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG_INPUT_SWITCHING_LEVEL_MASK 0x00000080
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG_INPUT_SWITCHING_LEVEL_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG_INPUT_SWITCHING_LEVEL_BITS 1
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG_INPUT_SWITCHING_LEVEL_SHIFT 7
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG_DATA_REG_SIZE_MASK 0x00000040
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG_DATA_REG_SIZE_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG_DATA_REG_SIZE_BITS 1
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG_DATA_REG_SIZE_SHIFT 6
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG_RESERVED_FOR_ECO_MASK 0x0000003c
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG_RESERVED_FOR_ECO_BITS 4
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG_RESERVED_FOR_ECO_SHIFT 2
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG_IGNORE_ACK_MASK 0x00000002
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG_IGNORE_ACK_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG_IGNORE_ACK_BITS 1
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG_IGNORE_ACK_SHIFT 1
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG_WAIT_DIS_MASK 0x00000001
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG_WAIT_DIS_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG_WAIT_DIS_BITS 1
#define AND16_DDR_PHY_DPFE_IIC_CTLHI_REG_WAIT_DIS_SHIFT 0

/* AND16_DDR_PHY_DPFE_IIC_SCL_PARAM */
#define AND16_DDR_PHY_DPFE_IIC_SCL_PARAM 0x00002a54
#define AND16_DDR_PHY_DPFE_IIC_SCL_PARAM_RESERVED_FOR_ECO_MASK 0xffffffff
#define AND16_DDR_PHY_DPFE_IIC_SCL_PARAM_RESERVED_FOR_ECO_ALIGN 0
#define AND16_DDR_PHY_DPFE_IIC_SCL_PARAM_RESERVED_FOR_ECO_BITS 32
#define AND16_DDR_PHY_DPFE_IIC_SCL_PARAM_RESERVED_FOR_ECO_SHIFT 0

#endif /* _PHY_AND16_K1_ */
