{
  "module_name": "gcc-msm8960.c",
  "hash_id": "2aeed04ecede0cc4466bc45c0800faf349e5ae02e458b6d27ecd652f49ad969c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gcc-msm8960.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n#include <linux/bitops.h>\n#include <linux/err.h>\n#include <linux/platform_device.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/of_device.h>\n#include <linux/clk-provider.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n\n#include <dt-bindings/clock/qcom,gcc-msm8960.h>\n#include <dt-bindings/reset/qcom,gcc-msm8960.h>\n\n#include \"common.h\"\n#include \"clk-regmap.h\"\n#include \"clk-pll.h\"\n#include \"clk-rcg.h\"\n#include \"clk-branch.h\"\n#include \"clk-hfpll.h\"\n#include \"reset.h\"\n\nstatic struct clk_pll pll3 = {\n\t.l_reg = 0x3164,\n\t.m_reg = 0x3168,\n\t.n_reg = 0x316c,\n\t.config_reg = 0x3174,\n\t.mode_reg = 0x3160,\n\t.status_reg = 0x3178,\n\t.status_bit = 16,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pll3\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.fw_name = \"pxo\", .name = \"pxo_board\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_ops,\n\t},\n};\n\nstatic struct clk_regmap pll4_vote = {\n\t.enable_reg = 0x34c0,\n\t.enable_mask = BIT(4),\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"pll4_vote\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.fw_name = \"pll4\", .name = \"pll4\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_vote_ops,\n\t},\n};\n\nstatic struct clk_pll pll8 = {\n\t.l_reg = 0x3144,\n\t.m_reg = 0x3148,\n\t.n_reg = 0x314c,\n\t.config_reg = 0x3154,\n\t.mode_reg = 0x3140,\n\t.status_reg = 0x3158,\n\t.status_bit = 16,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pll8\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.fw_name = \"pxo\", .name = \"pxo_board\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_ops,\n\t},\n};\n\nstatic struct clk_regmap pll8_vote = {\n\t.enable_reg = 0x34c0,\n\t.enable_mask = BIT(8),\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"pll8_vote\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&pll8.clkr.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_vote_ops,\n\t},\n};\n\nstatic struct hfpll_data hfpll0_data = {\n\t.mode_reg = 0x3200,\n\t.l_reg = 0x3208,\n\t.m_reg = 0x320c,\n\t.n_reg = 0x3210,\n\t.config_reg = 0x3204,\n\t.status_reg = 0x321c,\n\t.config_val = 0x7845c665,\n\t.droop_reg = 0x3214,\n\t.droop_val = 0x0108c000,\n\t.min_rate = 600000000UL,\n\t.max_rate = 1800000000UL,\n};\n\nstatic struct clk_hfpll hfpll0 = {\n\t.d = &hfpll0_data,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.fw_name = \"pxo\", .name = \"pxo_board\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.name = \"hfpll0\",\n\t\t.ops = &clk_ops_hfpll,\n\t\t.flags = CLK_IGNORE_UNUSED,\n\t},\n\t.lock = __SPIN_LOCK_UNLOCKED(hfpll0.lock),\n};\n\nstatic struct hfpll_data hfpll1_8064_data = {\n\t.mode_reg = 0x3240,\n\t.l_reg = 0x3248,\n\t.m_reg = 0x324c,\n\t.n_reg = 0x3250,\n\t.config_reg = 0x3244,\n\t.status_reg = 0x325c,\n\t.config_val = 0x7845c665,\n\t.droop_reg = 0x3254,\n\t.droop_val = 0x0108c000,\n\t.min_rate = 600000000UL,\n\t.max_rate = 1800000000UL,\n};\n\nstatic struct hfpll_data hfpll1_data = {\n\t.mode_reg = 0x3300,\n\t.l_reg = 0x3308,\n\t.m_reg = 0x330c,\n\t.n_reg = 0x3310,\n\t.config_reg = 0x3304,\n\t.status_reg = 0x331c,\n\t.config_val = 0x7845c665,\n\t.droop_reg = 0x3314,\n\t.droop_val = 0x0108c000,\n\t.min_rate = 600000000UL,\n\t.max_rate = 1800000000UL,\n};\n\nstatic struct clk_hfpll hfpll1 = {\n\t.d = &hfpll1_data,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.fw_name = \"pxo\", .name = \"pxo_board\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.name = \"hfpll1\",\n\t\t.ops = &clk_ops_hfpll,\n\t\t.flags = CLK_IGNORE_UNUSED,\n\t},\n\t.lock = __SPIN_LOCK_UNLOCKED(hfpll1.lock),\n};\n\nstatic struct hfpll_data hfpll2_data = {\n\t.mode_reg = 0x3280,\n\t.l_reg = 0x3288,\n\t.m_reg = 0x328c,\n\t.n_reg = 0x3290,\n\t.config_reg = 0x3284,\n\t.status_reg = 0x329c,\n\t.config_val = 0x7845c665,\n\t.droop_reg = 0x3294,\n\t.droop_val = 0x0108c000,\n\t.min_rate = 600000000UL,\n\t.max_rate = 1800000000UL,\n};\n\nstatic struct clk_hfpll hfpll2 = {\n\t.d = &hfpll2_data,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.fw_name = \"pxo\", .name = \"pxo_board\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.name = \"hfpll2\",\n\t\t.ops = &clk_ops_hfpll,\n\t\t.flags = CLK_IGNORE_UNUSED,\n\t},\n\t.lock = __SPIN_LOCK_UNLOCKED(hfpll2.lock),\n};\n\nstatic struct hfpll_data hfpll3_data = {\n\t.mode_reg = 0x32c0,\n\t.l_reg = 0x32c8,\n\t.m_reg = 0x32cc,\n\t.n_reg = 0x32d0,\n\t.config_reg = 0x32c4,\n\t.status_reg = 0x32dc,\n\t.config_val = 0x7845c665,\n\t.droop_reg = 0x32d4,\n\t.droop_val = 0x0108c000,\n\t.min_rate = 600000000UL,\n\t.max_rate = 1800000000UL,\n};\n\nstatic struct clk_hfpll hfpll3 = {\n\t.d = &hfpll3_data,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.fw_name = \"pxo\", .name = \"pxo_board\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.name = \"hfpll3\",\n\t\t.ops = &clk_ops_hfpll,\n\t\t.flags = CLK_IGNORE_UNUSED,\n\t},\n\t.lock = __SPIN_LOCK_UNLOCKED(hfpll3.lock),\n};\n\nstatic struct hfpll_data hfpll_l2_8064_data = {\n\t.mode_reg = 0x3300,\n\t.l_reg = 0x3308,\n\t.m_reg = 0x330c,\n\t.n_reg = 0x3310,\n\t.config_reg = 0x3304,\n\t.status_reg = 0x331c,\n\t.config_val = 0x7845c665,\n\t.droop_reg = 0x3314,\n\t.droop_val = 0x0108c000,\n\t.min_rate = 600000000UL,\n\t.max_rate = 1800000000UL,\n};\n\nstatic struct hfpll_data hfpll_l2_data = {\n\t.mode_reg = 0x3400,\n\t.l_reg = 0x3408,\n\t.m_reg = 0x340c,\n\t.n_reg = 0x3410,\n\t.config_reg = 0x3404,\n\t.status_reg = 0x341c,\n\t.config_val = 0x7845c665,\n\t.droop_reg = 0x3414,\n\t.droop_val = 0x0108c000,\n\t.min_rate = 600000000UL,\n\t.max_rate = 1800000000UL,\n};\n\nstatic struct clk_hfpll hfpll_l2 = {\n\t.d = &hfpll_l2_data,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.fw_name = \"pxo\", .name = \"pxo_board\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.name = \"hfpll_l2\",\n\t\t.ops = &clk_ops_hfpll,\n\t\t.flags = CLK_IGNORE_UNUSED,\n\t},\n\t.lock = __SPIN_LOCK_UNLOCKED(hfpll_l2.lock),\n};\n\nstatic struct clk_pll pll14 = {\n\t.l_reg = 0x31c4,\n\t.m_reg = 0x31c8,\n\t.n_reg = 0x31cc,\n\t.config_reg = 0x31d4,\n\t.mode_reg = 0x31c0,\n\t.status_reg = 0x31d8,\n\t.status_bit = 16,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pll14\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.fw_name = \"pxo\", .name = \"pxo_board\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_ops,\n\t},\n};\n\nstatic struct clk_regmap pll14_vote = {\n\t.enable_reg = 0x34c0,\n\t.enable_mask = BIT(14),\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"pll14_vote\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&pll14.clkr.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_vote_ops,\n\t},\n};\n\nenum {\n\tP_PXO,\n\tP_PLL8,\n\tP_PLL3,\n\tP_CXO,\n};\n\nstatic const struct parent_map gcc_pxo_pll8_map[] = {\n\t{ P_PXO, 0 },\n\t{ P_PLL8, 3 }\n};\n\nstatic const struct clk_parent_data gcc_pxo_pll8[] = {\n\t{ .fw_name = \"pxo\", .name = \"pxo_board\" },\n\t{ .hw = &pll8_vote.hw },\n};\n\nstatic const struct parent_map gcc_pxo_pll8_cxo_map[] = {\n\t{ P_PXO, 0 },\n\t{ P_PLL8, 3 },\n\t{ P_CXO, 5 }\n};\n\nstatic const struct clk_parent_data gcc_pxo_pll8_cxo[] = {\n\t{ .fw_name = \"pxo\", .name = \"pxo_board\" },\n\t{ .hw = &pll8_vote.hw },\n\t{ .fw_name = \"cxo\", .name = \"cxo_board\" },\n};\n\nstatic const struct parent_map gcc_pxo_pll8_pll3_map[] = {\n\t{ P_PXO, 0 },\n\t{ P_PLL8, 3 },\n\t{ P_PLL3, 6 }\n};\n\nstatic const struct clk_parent_data gcc_pxo_pll8_pll3[] = {\n\t{ .fw_name = \"pxo\", .name = \"pxo_board\" },\n\t{ .hw = &pll8_vote.hw },\n\t{ .hw = &pll3.clkr.hw },\n};\n\nstatic struct freq_tbl clk_tbl_gsbi_uart[] = {\n\t{  1843200, P_PLL8, 2,  6, 625 },\n\t{  3686400, P_PLL8, 2, 12, 625 },\n\t{  7372800, P_PLL8, 2, 24, 625 },\n\t{ 14745600, P_PLL8, 2, 48, 625 },\n\t{ 16000000, P_PLL8, 4,  1,   6 },\n\t{ 24000000, P_PLL8, 4,  1,   4 },\n\t{ 32000000, P_PLL8, 4,  1,   3 },\n\t{ 40000000, P_PLL8, 1,  5,  48 },\n\t{ 46400000, P_PLL8, 1, 29, 240 },\n\t{ 48000000, P_PLL8, 4,  1,   2 },\n\t{ 51200000, P_PLL8, 1,  2,  15 },\n\t{ 56000000, P_PLL8, 1,  7,  48 },\n\t{ 58982400, P_PLL8, 1, 96, 625 },\n\t{ 64000000, P_PLL8, 2,  1,   3 },\n\t{ }\n};\n\nstatic struct clk_rcg gsbi1_uart_src = {\n\t.ns_reg = 0x29d4,\n\t.md_reg = 0x29d0,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 16,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_uart,\n\t.clkr = {\n\t\t.enable_reg = 0x29d4,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi1_uart_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi1_uart_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 10,\n\t.clkr = {\n\t\t.enable_reg = 0x29d4,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi1_uart_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi1_uart_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi2_uart_src = {\n\t.ns_reg = 0x29f4,\n\t.md_reg = 0x29f0,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 16,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_uart,\n\t.clkr = {\n\t\t.enable_reg = 0x29f4,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi2_uart_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi2_uart_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 6,\n\t.clkr = {\n\t\t.enable_reg = 0x29f4,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi2_uart_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi2_uart_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi3_uart_src = {\n\t.ns_reg = 0x2a14,\n\t.md_reg = 0x2a10,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 16,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_uart,\n\t.clkr = {\n\t\t.enable_reg = 0x2a14,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi3_uart_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi3_uart_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 2,\n\t.clkr = {\n\t\t.enable_reg = 0x2a14,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi3_uart_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi3_uart_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi4_uart_src = {\n\t.ns_reg = 0x2a34,\n\t.md_reg = 0x2a30,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 16,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_uart,\n\t.clkr = {\n\t\t.enable_reg = 0x2a34,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi4_uart_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi4_uart_clk = {\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 26,\n\t.clkr = {\n\t\t.enable_reg = 0x2a34,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi4_uart_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi4_uart_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi5_uart_src = {\n\t.ns_reg = 0x2a54,\n\t.md_reg = 0x2a50,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 16,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_uart,\n\t.clkr = {\n\t\t.enable_reg = 0x2a54,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi5_uart_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi5_uart_clk = {\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 22,\n\t.clkr = {\n\t\t.enable_reg = 0x2a54,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi5_uart_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi5_uart_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi6_uart_src = {\n\t.ns_reg = 0x2a74,\n\t.md_reg = 0x2a70,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 16,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_uart,\n\t.clkr = {\n\t\t.enable_reg = 0x2a74,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi6_uart_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi6_uart_clk = {\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 18,\n\t.clkr = {\n\t\t.enable_reg = 0x2a74,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi6_uart_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi6_uart_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi7_uart_src = {\n\t.ns_reg = 0x2a94,\n\t.md_reg = 0x2a90,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 16,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_uart,\n\t.clkr = {\n\t\t.enable_reg = 0x2a94,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi7_uart_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi7_uart_clk = {\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 14,\n\t.clkr = {\n\t\t.enable_reg = 0x2a94,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi7_uart_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi7_uart_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi8_uart_src = {\n\t.ns_reg = 0x2ab4,\n\t.md_reg = 0x2ab0,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 16,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_uart,\n\t.clkr = {\n\t\t.enable_reg = 0x2ab4,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi8_uart_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi8_uart_clk = {\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 10,\n\t.clkr = {\n\t\t.enable_reg = 0x2ab4,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi8_uart_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi8_uart_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi9_uart_src = {\n\t.ns_reg = 0x2ad4,\n\t.md_reg = 0x2ad0,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 16,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_uart,\n\t.clkr = {\n\t\t.enable_reg = 0x2ad4,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi9_uart_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi9_uart_clk = {\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 6,\n\t.clkr = {\n\t\t.enable_reg = 0x2ad4,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi9_uart_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi9_uart_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi10_uart_src = {\n\t.ns_reg = 0x2af4,\n\t.md_reg = 0x2af0,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 16,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_uart,\n\t.clkr = {\n\t\t.enable_reg = 0x2af4,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi10_uart_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi10_uart_clk = {\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 2,\n\t.clkr = {\n\t\t.enable_reg = 0x2af4,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi10_uart_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi10_uart_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi11_uart_src = {\n\t.ns_reg = 0x2b14,\n\t.md_reg = 0x2b10,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 16,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_uart,\n\t.clkr = {\n\t\t.enable_reg = 0x2b14,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi11_uart_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi11_uart_clk = {\n\t.halt_reg = 0x2fd4,\n\t.halt_bit = 17,\n\t.clkr = {\n\t\t.enable_reg = 0x2b14,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi11_uart_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi11_uart_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi12_uart_src = {\n\t.ns_reg = 0x2b34,\n\t.md_reg = 0x2b30,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 16,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_uart,\n\t.clkr = {\n\t\t.enable_reg = 0x2b34,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi12_uart_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi12_uart_clk = {\n\t.halt_reg = 0x2fd4,\n\t.halt_bit = 13,\n\t.clkr = {\n\t\t.enable_reg = 0x2b34,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi12_uart_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi12_uart_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct freq_tbl clk_tbl_gsbi_qup[] = {\n\t{  1100000, P_PXO,  1, 2, 49 },\n\t{  5400000, P_PXO,  1, 1,  5 },\n\t{ 10800000, P_PXO,  1, 2,  5 },\n\t{ 15060000, P_PLL8, 1, 2, 51 },\n\t{ 24000000, P_PLL8, 4, 1,  4 },\n\t{ 25600000, P_PLL8, 1, 1, 15 },\n\t{ 27000000, P_PXO,  1, 0,  0 },\n\t{ 48000000, P_PLL8, 4, 1,  2 },\n\t{ 51200000, P_PLL8, 1, 2, 15 },\n\t{ }\n};\n\nstatic struct clk_rcg gsbi1_qup_src = {\n\t.ns_reg = 0x29cc,\n\t.md_reg = 0x29c8,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_qup,\n\t.clkr = {\n\t\t.enable_reg = 0x29cc,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi1_qup_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi1_qup_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 9,\n\t.clkr = {\n\t\t.enable_reg = 0x29cc,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi1_qup_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi1_qup_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi2_qup_src = {\n\t.ns_reg = 0x29ec,\n\t.md_reg = 0x29e8,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_qup,\n\t.clkr = {\n\t\t.enable_reg = 0x29ec,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi2_qup_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi2_qup_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 4,\n\t.clkr = {\n\t\t.enable_reg = 0x29ec,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi2_qup_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi2_qup_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi3_qup_src = {\n\t.ns_reg = 0x2a0c,\n\t.md_reg = 0x2a08,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_qup,\n\t.clkr = {\n\t\t.enable_reg = 0x2a0c,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi3_qup_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi3_qup_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 0,\n\t.clkr = {\n\t\t.enable_reg = 0x2a0c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi3_qup_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi3_qup_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi4_qup_src = {\n\t.ns_reg = 0x2a2c,\n\t.md_reg = 0x2a28,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_qup,\n\t.clkr = {\n\t\t.enable_reg = 0x2a2c,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi4_qup_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi4_qup_clk = {\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 24,\n\t.clkr = {\n\t\t.enable_reg = 0x2a2c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi4_qup_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi4_qup_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi5_qup_src = {\n\t.ns_reg = 0x2a4c,\n\t.md_reg = 0x2a48,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_qup,\n\t.clkr = {\n\t\t.enable_reg = 0x2a4c,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi5_qup_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi5_qup_clk = {\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 20,\n\t.clkr = {\n\t\t.enable_reg = 0x2a4c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi5_qup_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi5_qup_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi6_qup_src = {\n\t.ns_reg = 0x2a6c,\n\t.md_reg = 0x2a68,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_qup,\n\t.clkr = {\n\t\t.enable_reg = 0x2a6c,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi6_qup_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi6_qup_clk = {\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 16,\n\t.clkr = {\n\t\t.enable_reg = 0x2a6c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi6_qup_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi6_qup_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi7_qup_src = {\n\t.ns_reg = 0x2a8c,\n\t.md_reg = 0x2a88,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_qup,\n\t.clkr = {\n\t\t.enable_reg = 0x2a8c,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi7_qup_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi7_qup_clk = {\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 12,\n\t.clkr = {\n\t\t.enable_reg = 0x2a8c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi7_qup_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi7_qup_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi8_qup_src = {\n\t.ns_reg = 0x2aac,\n\t.md_reg = 0x2aa8,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_qup,\n\t.clkr = {\n\t\t.enable_reg = 0x2aac,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi8_qup_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi8_qup_clk = {\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 8,\n\t.clkr = {\n\t\t.enable_reg = 0x2aac,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi8_qup_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi8_qup_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi9_qup_src = {\n\t.ns_reg = 0x2acc,\n\t.md_reg = 0x2ac8,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_qup,\n\t.clkr = {\n\t\t.enable_reg = 0x2acc,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi9_qup_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi9_qup_clk = {\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 4,\n\t.clkr = {\n\t\t.enable_reg = 0x2acc,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi9_qup_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi9_qup_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi10_qup_src = {\n\t.ns_reg = 0x2aec,\n\t.md_reg = 0x2ae8,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_qup,\n\t.clkr = {\n\t\t.enable_reg = 0x2aec,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi10_qup_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi10_qup_clk = {\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 0,\n\t.clkr = {\n\t\t.enable_reg = 0x2aec,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi10_qup_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi10_qup_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi11_qup_src = {\n\t.ns_reg = 0x2b0c,\n\t.md_reg = 0x2b08,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_qup,\n\t.clkr = {\n\t\t.enable_reg = 0x2b0c,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi11_qup_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi11_qup_clk = {\n\t.halt_reg = 0x2fd4,\n\t.halt_bit = 15,\n\t.clkr = {\n\t\t.enable_reg = 0x2b0c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi11_qup_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi11_qup_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi12_qup_src = {\n\t.ns_reg = 0x2b2c,\n\t.md_reg = 0x2b28,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_qup,\n\t.clkr = {\n\t\t.enable_reg = 0x2b2c,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi12_qup_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi12_qup_clk = {\n\t.halt_reg = 0x2fd4,\n\t.halt_bit = 11,\n\t.clkr = {\n\t\t.enable_reg = 0x2b2c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi12_qup_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi12_qup_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl clk_tbl_gp[] = {\n\t{ 9600000, P_CXO,  2, 0, 0 },\n\t{ 13500000, P_PXO,  2, 0, 0 },\n\t{ 19200000, P_CXO,  1, 0, 0 },\n\t{ 27000000, P_PXO,  1, 0, 0 },\n\t{ 64000000, P_PLL8, 2, 1, 3 },\n\t{ 76800000, P_PLL8, 1, 1, 5 },\n\t{ 96000000, P_PLL8, 4, 0, 0 },\n\t{ 128000000, P_PLL8, 3, 0, 0 },\n\t{ 192000000, P_PLL8, 2, 0, 0 },\n\t{ }\n};\n\nstatic struct clk_rcg gp0_src = {\n\t.ns_reg = 0x2d24,\n\t.md_reg = 0x2d00,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_cxo_map,\n\t},\n\t.freq_tbl = clk_tbl_gp,\n\t.clkr = {\n\t\t.enable_reg = 0x2d24,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gp0_src\",\n\t\t\t.parent_data = gcc_pxo_pll8_cxo,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8_cxo),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t}\n};\n\nstatic struct clk_branch gp0_clk = {\n\t.halt_reg = 0x2fd8,\n\t.halt_bit = 7,\n\t.clkr = {\n\t\t.enable_reg = 0x2d24,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gp0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gp0_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gp1_src = {\n\t.ns_reg = 0x2d44,\n\t.md_reg = 0x2d40,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_cxo_map,\n\t},\n\t.freq_tbl = clk_tbl_gp,\n\t.clkr = {\n\t\t.enable_reg = 0x2d44,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gp1_src\",\n\t\t\t.parent_data = gcc_pxo_pll8_cxo,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8_cxo),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_RATE_GATE,\n\t\t},\n\t}\n};\n\nstatic struct clk_branch gp1_clk = {\n\t.halt_reg = 0x2fd8,\n\t.halt_bit = 6,\n\t.clkr = {\n\t\t.enable_reg = 0x2d44,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gp1_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gp2_src = {\n\t.ns_reg = 0x2d64,\n\t.md_reg = 0x2d60,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_cxo_map,\n\t},\n\t.freq_tbl = clk_tbl_gp,\n\t.clkr = {\n\t\t.enable_reg = 0x2d64,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gp2_src\",\n\t\t\t.parent_data = gcc_pxo_pll8_cxo,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8_cxo),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_RATE_GATE,\n\t\t},\n\t}\n};\n\nstatic struct clk_branch gp2_clk = {\n\t.halt_reg = 0x2fd8,\n\t.halt_bit = 5,\n\t.clkr = {\n\t\t.enable_reg = 0x2d64,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gp2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gp2_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pmem_clk = {\n\t.hwcg_reg = 0x25a0,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 20,\n\t.clkr = {\n\t\t.enable_reg = 0x25a0,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pmem_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg prng_src = {\n\t.ns_reg = 0x2e80,\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 4,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"prng_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch prng_clk = {\n\t.halt_reg = 0x2fd8,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.halt_bit = 10,\n\t.clkr = {\n\t\t.enable_reg = 0x3080,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"prng_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&prng_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl clk_tbl_sdc[] = {\n\t{    144000, P_PXO,   3, 2, 125 },\n\t{    400000, P_PLL8,  4, 1, 240 },\n\t{  16000000, P_PLL8,  4, 1,   6 },\n\t{  17070000, P_PLL8,  1, 2,  45 },\n\t{  20210000, P_PLL8,  1, 1,  19 },\n\t{  24000000, P_PLL8,  4, 1,   4 },\n\t{  48000000, P_PLL8,  4, 1,   2 },\n\t{  64000000, P_PLL8,  3, 1,   2 },\n\t{  96000000, P_PLL8,  4, 0,   0 },\n\t{ 192000000, P_PLL8,  2, 0,   0 },\n\t{ }\n};\n\nstatic struct clk_rcg sdc1_src = {\n\t.ns_reg = 0x282c,\n\t.md_reg = 0x2828,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_sdc,\n\t.clkr = {\n\t\t.enable_reg = 0x282c,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sdc1_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t},\n\t}\n};\n\nstatic struct clk_branch sdc1_clk = {\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 6,\n\t.clkr = {\n\t\t.enable_reg = 0x282c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sdc1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sdc1_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg sdc2_src = {\n\t.ns_reg = 0x284c,\n\t.md_reg = 0x2848,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_sdc,\n\t.clkr = {\n\t\t.enable_reg = 0x284c,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sdc2_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t},\n\t}\n};\n\nstatic struct clk_branch sdc2_clk = {\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 5,\n\t.clkr = {\n\t\t.enable_reg = 0x284c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sdc2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sdc2_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg sdc3_src = {\n\t.ns_reg = 0x286c,\n\t.md_reg = 0x2868,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_sdc,\n\t.clkr = {\n\t\t.enable_reg = 0x286c,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sdc3_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t},\n\t}\n};\n\nstatic struct clk_branch sdc3_clk = {\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 4,\n\t.clkr = {\n\t\t.enable_reg = 0x286c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sdc3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sdc3_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg sdc4_src = {\n\t.ns_reg = 0x288c,\n\t.md_reg = 0x2888,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_sdc,\n\t.clkr = {\n\t\t.enable_reg = 0x288c,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sdc4_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t},\n\t}\n};\n\nstatic struct clk_branch sdc4_clk = {\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 3,\n\t.clkr = {\n\t\t.enable_reg = 0x288c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sdc4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sdc4_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg sdc5_src = {\n\t.ns_reg = 0x28ac,\n\t.md_reg = 0x28a8,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_sdc,\n\t.clkr = {\n\t\t.enable_reg = 0x28ac,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sdc5_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t},\n\t}\n};\n\nstatic struct clk_branch sdc5_clk = {\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 2,\n\t.clkr = {\n\t\t.enable_reg = 0x28ac,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sdc5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sdc5_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl clk_tbl_tsif_ref[] = {\n\t{ 105000, P_PXO,  1, 1, 256 },\n\t{ }\n};\n\nstatic struct clk_rcg tsif_ref_src = {\n\t.ns_reg = 0x2710,\n\t.md_reg = 0x270c,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 16,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_tsif_ref,\n\t.clkr = {\n\t\t.enable_reg = 0x2710,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"tsif_ref_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_RATE_GATE,\n\t\t},\n\t}\n};\n\nstatic struct clk_branch tsif_ref_clk = {\n\t.halt_reg = 0x2fd4,\n\t.halt_bit = 5,\n\t.clkr = {\n\t\t.enable_reg = 0x2710,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"tsif_ref_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&tsif_ref_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl clk_tbl_usb[] = {\n\t{ 60000000, P_PLL8, 1, 5, 32 },\n\t{ }\n};\n\nstatic struct clk_rcg usb_hs1_xcvr_src = {\n\t.ns_reg = 0x290c,\n\t.md_reg = 0x2908,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_usb,\n\t.clkr = {\n\t\t.enable_reg = 0x290c,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_hs1_xcvr_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_RATE_GATE,\n\t\t},\n\t}\n};\n\nstatic struct clk_branch usb_hs1_xcvr_clk = {\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 0,\n\t.clkr = {\n\t\t.enable_reg = 0x290c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_hs1_xcvr_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb_hs1_xcvr_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg usb_hs3_xcvr_src = {\n\t.ns_reg = 0x370c,\n\t.md_reg = 0x3708,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_usb,\n\t.clkr = {\n\t\t.enable_reg = 0x370c,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_hs3_xcvr_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_RATE_GATE,\n\t\t},\n\t}\n};\n\nstatic struct clk_branch usb_hs3_xcvr_clk = {\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 30,\n\t.clkr = {\n\t\t.enable_reg = 0x370c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_hs3_xcvr_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb_hs3_xcvr_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg usb_hs4_xcvr_src = {\n\t.ns_reg = 0x372c,\n\t.md_reg = 0x3728,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_usb,\n\t.clkr = {\n\t\t.enable_reg = 0x372c,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_hs4_xcvr_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_RATE_GATE,\n\t\t},\n\t}\n};\n\nstatic struct clk_branch usb_hs4_xcvr_clk = {\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 2,\n\t.clkr = {\n\t\t.enable_reg = 0x372c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_hs4_xcvr_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb_hs4_xcvr_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg usb_hsic_xcvr_fs_src = {\n\t.ns_reg = 0x2928,\n\t.md_reg = 0x2924,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_usb,\n\t.clkr = {\n\t\t.enable_reg = 0x2928,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_hsic_xcvr_fs_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_RATE_GATE,\n\t\t},\n\t}\n};\n\nstatic struct clk_branch usb_hsic_xcvr_fs_clk = {\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 2,\n\t.clkr = {\n\t\t.enable_reg = 0x2928,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_hsic_xcvr_fs_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb_hsic_xcvr_fs_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch usb_hsic_system_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 24,\n\t.clkr = {\n\t\t.enable_reg = 0x292c,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb_hsic_xcvr_fs_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.name = \"usb_hsic_system_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch usb_hsic_hsic_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 19,\n\t.clkr = {\n\t\t.enable_reg = 0x2b44,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pll14_vote.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.name = \"usb_hsic_hsic_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch usb_hsic_hsio_cal_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 23,\n\t.clkr = {\n\t\t.enable_reg = 0x2b48,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_hsic_hsio_cal_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg usb_fs1_xcvr_fs_src = {\n\t.ns_reg = 0x2968,\n\t.md_reg = 0x2964,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_usb,\n\t.clkr = {\n\t\t.enable_reg = 0x2968,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_fs1_xcvr_fs_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_RATE_GATE,\n\t\t},\n\t}\n};\n\nstatic struct clk_branch usb_fs1_xcvr_fs_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 15,\n\t.clkr = {\n\t\t.enable_reg = 0x2968,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_fs1_xcvr_fs_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb_fs1_xcvr_fs_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch usb_fs1_system_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 16,\n\t.clkr = {\n\t\t.enable_reg = 0x296c,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb_fs1_xcvr_fs_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.name = \"usb_fs1_system_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg usb_fs2_xcvr_fs_src = {\n\t.ns_reg = 0x2988,\n\t.md_reg = 0x2984,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_usb,\n\t.clkr = {\n\t\t.enable_reg = 0x2988,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_fs2_xcvr_fs_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_RATE_GATE,\n\t\t},\n\t}\n};\n\nstatic struct clk_branch usb_fs2_xcvr_fs_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 12,\n\t.clkr = {\n\t\t.enable_reg = 0x2988,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_fs2_xcvr_fs_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb_fs2_xcvr_fs_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch usb_fs2_system_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 13,\n\t.clkr = {\n\t\t.enable_reg = 0x298c,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_fs2_system_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb_fs2_xcvr_fs_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch ce1_core_clk = {\n\t.hwcg_reg = 0x2724,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fd4,\n\t.halt_bit = 27,\n\t.clkr = {\n\t\t.enable_reg = 0x2724,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"ce1_core_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch ce1_h_clk = {\n\t.halt_reg = 0x2fd4,\n\t.halt_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x2720,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"ce1_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch dma_bam_h_clk = {\n\t.hwcg_reg = 0x25c0,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 12,\n\t.clkr = {\n\t\t.enable_reg = 0x25c0,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"dma_bam_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi1_h_clk = {\n\t.hwcg_reg = 0x29c0,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 11,\n\t.clkr = {\n\t\t.enable_reg = 0x29c0,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi1_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi2_h_clk = {\n\t.hwcg_reg = 0x29e0,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 7,\n\t.clkr = {\n\t\t.enable_reg = 0x29e0,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi2_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi3_h_clk = {\n\t.hwcg_reg = 0x2a00,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 3,\n\t.clkr = {\n\t\t.enable_reg = 0x2a00,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi3_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi4_h_clk = {\n\t.hwcg_reg = 0x2a20,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 27,\n\t.clkr = {\n\t\t.enable_reg = 0x2a20,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi4_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi5_h_clk = {\n\t.hwcg_reg = 0x2a40,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 23,\n\t.clkr = {\n\t\t.enable_reg = 0x2a40,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi5_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi6_h_clk = {\n\t.hwcg_reg = 0x2a60,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 19,\n\t.clkr = {\n\t\t.enable_reg = 0x2a60,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi6_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi7_h_clk = {\n\t.hwcg_reg = 0x2a80,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 15,\n\t.clkr = {\n\t\t.enable_reg = 0x2a80,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi7_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi8_h_clk = {\n\t.hwcg_reg = 0x2aa0,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 11,\n\t.clkr = {\n\t\t.enable_reg = 0x2aa0,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi8_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi9_h_clk = {\n\t.hwcg_reg = 0x2ac0,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 7,\n\t.clkr = {\n\t\t.enable_reg = 0x2ac0,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi9_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi10_h_clk = {\n\t.hwcg_reg = 0x2ae0,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 3,\n\t.clkr = {\n\t\t.enable_reg = 0x2ae0,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi10_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi11_h_clk = {\n\t.hwcg_reg = 0x2b00,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fd4,\n\t.halt_bit = 18,\n\t.clkr = {\n\t\t.enable_reg = 0x2b00,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi11_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi12_h_clk = {\n\t.hwcg_reg = 0x2b20,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fd4,\n\t.halt_bit = 14,\n\t.clkr = {\n\t\t.enable_reg = 0x2b20,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi12_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch tsif_h_clk = {\n\t.hwcg_reg = 0x2700,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fd4,\n\t.halt_bit = 7,\n\t.clkr = {\n\t\t.enable_reg = 0x2700,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"tsif_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch usb_fs1_h_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 17,\n\t.clkr = {\n\t\t.enable_reg = 0x2960,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_fs1_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch usb_fs2_h_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 14,\n\t.clkr = {\n\t\t.enable_reg = 0x2980,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_fs2_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch usb_hs1_h_clk = {\n\t.hwcg_reg = 0x2900,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x2900,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_hs1_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch usb_hs3_h_clk = {\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 31,\n\t.clkr = {\n\t\t.enable_reg = 0x3700,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_hs3_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch usb_hs4_h_clk = {\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 7,\n\t.clkr = {\n\t\t.enable_reg = 0x3720,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_hs4_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch usb_hsic_h_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 28,\n\t.clkr = {\n\t\t.enable_reg = 0x2920,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_hsic_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch sdc1_h_clk = {\n\t.hwcg_reg = 0x2820,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 11,\n\t.clkr = {\n\t\t.enable_reg = 0x2820,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sdc1_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch sdc2_h_clk = {\n\t.hwcg_reg = 0x2840,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 10,\n\t.clkr = {\n\t\t.enable_reg = 0x2840,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sdc2_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch sdc3_h_clk = {\n\t.hwcg_reg = 0x2860,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 9,\n\t.clkr = {\n\t\t.enable_reg = 0x2860,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sdc3_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch sdc4_h_clk = {\n\t.hwcg_reg = 0x2880,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 8,\n\t.clkr = {\n\t\t.enable_reg = 0x2880,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sdc4_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch sdc5_h_clk = {\n\t.hwcg_reg = 0x28a0,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 7,\n\t.clkr = {\n\t\t.enable_reg = 0x28a0,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sdc5_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch adm0_clk = {\n\t.halt_reg = 0x2fdc,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.halt_bit = 14,\n\t.clkr = {\n\t\t.enable_reg = 0x3080,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"adm0_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch adm0_pbus_clk = {\n\t.hwcg_reg = 0x2208,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fdc,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.halt_bit = 13,\n\t.clkr = {\n\t\t.enable_reg = 0x3080,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"adm0_pbus_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct freq_tbl clk_tbl_ce3[] = {\n\t{ 48000000, P_PLL8, 8 },\n\t{ 100000000, P_PLL3, 12 },\n\t{ 120000000, P_PLL3, 10 },\n\t{ }\n};\n\nstatic struct clk_rcg ce3_src = {\n\t.ns_reg = 0x36c0,\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 4,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_pll3_map,\n\t},\n\t.freq_tbl = clk_tbl_ce3,\n\t.clkr = {\n\t\t.enable_reg = 0x36c0,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"ce3_src\",\n\t\t\t.parent_data = gcc_pxo_pll8_pll3,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8_pll3),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_RATE_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch ce3_core_clk = {\n\t.halt_reg = 0x2fdc,\n\t.halt_bit = 5,\n\t.clkr = {\n\t\t.enable_reg = 0x36cc,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"ce3_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ce3_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch ce3_h_clk = {\n\t.halt_reg = 0x2fc4,\n\t.halt_bit = 16,\n\t.clkr = {\n\t\t.enable_reg = 0x36c4,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"ce3_h_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ce3_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl clk_tbl_sata_ref[] = {\n\t{ 48000000, P_PLL8, 8, 0, 0 },\n\t{ 100000000, P_PLL3, 12, 0, 0 },\n\t{ }\n};\n\nstatic struct clk_rcg sata_clk_src = {\n\t.ns_reg = 0x2c08,\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 4,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_pll3_map,\n\t},\n\t.freq_tbl = clk_tbl_sata_ref,\n\t.clkr = {\n\t\t.enable_reg = 0x2c08,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sata_clk_src\",\n\t\t\t.parent_data = gcc_pxo_pll8_pll3,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8_pll3),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_RATE_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch sata_rxoob_clk = {\n\t.halt_reg = 0x2fdc,\n\t.halt_bit = 26,\n\t.clkr = {\n\t\t.enable_reg = 0x2c0c,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sata_rxoob_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sata_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch sata_pmalive_clk = {\n\t.halt_reg = 0x2fdc,\n\t.halt_bit = 25,\n\t.clkr = {\n\t\t.enable_reg = 0x2c10,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sata_pmalive_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sata_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch sata_phy_ref_clk = {\n\t.halt_reg = 0x2fdc,\n\t.halt_bit = 24,\n\t.clkr = {\n\t\t.enable_reg = 0x2c14,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sata_phy_ref_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"pxo\", .name = \"pxo_board\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch sata_a_clk = {\n\t.halt_reg = 0x2fc0,\n\t.halt_bit = 12,\n\t.clkr = {\n\t\t.enable_reg = 0x2c20,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sata_a_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch sata_h_clk = {\n\t.halt_reg = 0x2fdc,\n\t.halt_bit = 27,\n\t.clkr = {\n\t\t.enable_reg = 0x2c00,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sata_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch sfab_sata_s_h_clk = {\n\t.halt_reg = 0x2fc4,\n\t.halt_bit = 14,\n\t.clkr = {\n\t\t.enable_reg = 0x2480,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sfab_sata_s_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch sata_phy_cfg_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 12,\n\t.clkr = {\n\t\t.enable_reg = 0x2c40,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sata_phy_cfg_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pcie_phy_ref_clk = {\n\t.halt_reg = 0x2fdc,\n\t.halt_bit = 29,\n\t.clkr = {\n\t\t.enable_reg = 0x22d0,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcie_phy_ref_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pcie_h_clk = {\n\t.halt_reg = 0x2fd4,\n\t.halt_bit = 8,\n\t.clkr = {\n\t\t.enable_reg = 0x22cc,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcie_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pcie_a_clk = {\n\t.halt_reg = 0x2fc0,\n\t.halt_bit = 13,\n\t.clkr = {\n\t\t.enable_reg = 0x22c0,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcie_a_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pmic_arb0_h_clk = {\n\t.halt_reg = 0x2fd8,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.halt_bit = 22,\n\t.clkr = {\n\t\t.enable_reg = 0x3080,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pmic_arb0_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pmic_arb1_h_clk = {\n\t.halt_reg = 0x2fd8,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.halt_bit = 21,\n\t.clkr = {\n\t\t.enable_reg = 0x3080,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pmic_arb1_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pmic_ssbi2_clk = {\n\t.halt_reg = 0x2fd8,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.halt_bit = 23,\n\t.clkr = {\n\t\t.enable_reg = 0x3080,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pmic_ssbi2_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch rpm_msg_ram_h_clk = {\n\t.hwcg_reg = 0x27e0,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fd8,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.halt_bit = 12,\n\t.clkr = {\n\t\t.enable_reg = 0x3080,\n\t\t.enable_mask = BIT(6),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"rpm_msg_ram_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap *gcc_msm8960_clks[] = {\n\t[PLL3] = &pll3.clkr,\n\t[PLL4_VOTE] = &pll4_vote,\n\t[PLL8] = &pll8.clkr,\n\t[PLL8_VOTE] = &pll8_vote,\n\t[PLL14] = &pll14.clkr,\n\t[PLL14_VOTE] = &pll14_vote,\n\t[GSBI1_UART_SRC] = &gsbi1_uart_src.clkr,\n\t[GSBI1_UART_CLK] = &gsbi1_uart_clk.clkr,\n\t[GSBI2_UART_SRC] = &gsbi2_uart_src.clkr,\n\t[GSBI2_UART_CLK] = &gsbi2_uart_clk.clkr,\n\t[GSBI3_UART_SRC] = &gsbi3_uart_src.clkr,\n\t[GSBI3_UART_CLK] = &gsbi3_uart_clk.clkr,\n\t[GSBI4_UART_SRC] = &gsbi4_uart_src.clkr,\n\t[GSBI4_UART_CLK] = &gsbi4_uart_clk.clkr,\n\t[GSBI5_UART_SRC] = &gsbi5_uart_src.clkr,\n\t[GSBI5_UART_CLK] = &gsbi5_uart_clk.clkr,\n\t[GSBI6_UART_SRC] = &gsbi6_uart_src.clkr,\n\t[GSBI6_UART_CLK] = &gsbi6_uart_clk.clkr,\n\t[GSBI7_UART_SRC] = &gsbi7_uart_src.clkr,\n\t[GSBI7_UART_CLK] = &gsbi7_uart_clk.clkr,\n\t[GSBI8_UART_SRC] = &gsbi8_uart_src.clkr,\n\t[GSBI8_UART_CLK] = &gsbi8_uart_clk.clkr,\n\t[GSBI9_UART_SRC] = &gsbi9_uart_src.clkr,\n\t[GSBI9_UART_CLK] = &gsbi9_uart_clk.clkr,\n\t[GSBI10_UART_SRC] = &gsbi10_uart_src.clkr,\n\t[GSBI10_UART_CLK] = &gsbi10_uart_clk.clkr,\n\t[GSBI11_UART_SRC] = &gsbi11_uart_src.clkr,\n\t[GSBI11_UART_CLK] = &gsbi11_uart_clk.clkr,\n\t[GSBI12_UART_SRC] = &gsbi12_uart_src.clkr,\n\t[GSBI12_UART_CLK] = &gsbi12_uart_clk.clkr,\n\t[GSBI1_QUP_SRC] = &gsbi1_qup_src.clkr,\n\t[GSBI1_QUP_CLK] = &gsbi1_qup_clk.clkr,\n\t[GSBI2_QUP_SRC] = &gsbi2_qup_src.clkr,\n\t[GSBI2_QUP_CLK] = &gsbi2_qup_clk.clkr,\n\t[GSBI3_QUP_SRC] = &gsbi3_qup_src.clkr,\n\t[GSBI3_QUP_CLK] = &gsbi3_qup_clk.clkr,\n\t[GSBI4_QUP_SRC] = &gsbi4_qup_src.clkr,\n\t[GSBI4_QUP_CLK] = &gsbi4_qup_clk.clkr,\n\t[GSBI5_QUP_SRC] = &gsbi5_qup_src.clkr,\n\t[GSBI5_QUP_CLK] = &gsbi5_qup_clk.clkr,\n\t[GSBI6_QUP_SRC] = &gsbi6_qup_src.clkr,\n\t[GSBI6_QUP_CLK] = &gsbi6_qup_clk.clkr,\n\t[GSBI7_QUP_SRC] = &gsbi7_qup_src.clkr,\n\t[GSBI7_QUP_CLK] = &gsbi7_qup_clk.clkr,\n\t[GSBI8_QUP_SRC] = &gsbi8_qup_src.clkr,\n\t[GSBI8_QUP_CLK] = &gsbi8_qup_clk.clkr,\n\t[GSBI9_QUP_SRC] = &gsbi9_qup_src.clkr,\n\t[GSBI9_QUP_CLK] = &gsbi9_qup_clk.clkr,\n\t[GSBI10_QUP_SRC] = &gsbi10_qup_src.clkr,\n\t[GSBI10_QUP_CLK] = &gsbi10_qup_clk.clkr,\n\t[GSBI11_QUP_SRC] = &gsbi11_qup_src.clkr,\n\t[GSBI11_QUP_CLK] = &gsbi11_qup_clk.clkr,\n\t[GSBI12_QUP_SRC] = &gsbi12_qup_src.clkr,\n\t[GSBI12_QUP_CLK] = &gsbi12_qup_clk.clkr,\n\t[GP0_SRC] = &gp0_src.clkr,\n\t[GP0_CLK] = &gp0_clk.clkr,\n\t[GP1_SRC] = &gp1_src.clkr,\n\t[GP1_CLK] = &gp1_clk.clkr,\n\t[GP2_SRC] = &gp2_src.clkr,\n\t[GP2_CLK] = &gp2_clk.clkr,\n\t[PMEM_A_CLK] = &pmem_clk.clkr,\n\t[PRNG_SRC] = &prng_src.clkr,\n\t[PRNG_CLK] = &prng_clk.clkr,\n\t[SDC1_SRC] = &sdc1_src.clkr,\n\t[SDC1_CLK] = &sdc1_clk.clkr,\n\t[SDC2_SRC] = &sdc2_src.clkr,\n\t[SDC2_CLK] = &sdc2_clk.clkr,\n\t[SDC3_SRC] = &sdc3_src.clkr,\n\t[SDC3_CLK] = &sdc3_clk.clkr,\n\t[SDC4_SRC] = &sdc4_src.clkr,\n\t[SDC4_CLK] = &sdc4_clk.clkr,\n\t[SDC5_SRC] = &sdc5_src.clkr,\n\t[SDC5_CLK] = &sdc5_clk.clkr,\n\t[TSIF_REF_SRC] = &tsif_ref_src.clkr,\n\t[TSIF_REF_CLK] = &tsif_ref_clk.clkr,\n\t[USB_HS1_XCVR_SRC] = &usb_hs1_xcvr_src.clkr,\n\t[USB_HS1_XCVR_CLK] = &usb_hs1_xcvr_clk.clkr,\n\t[USB_HSIC_XCVR_FS_SRC] = &usb_hsic_xcvr_fs_src.clkr,\n\t[USB_HSIC_XCVR_FS_CLK] = &usb_hsic_xcvr_fs_clk.clkr,\n\t[USB_HSIC_SYSTEM_CLK] = &usb_hsic_system_clk.clkr,\n\t[USB_HSIC_HSIC_CLK] = &usb_hsic_hsic_clk.clkr,\n\t[USB_HSIC_HSIO_CAL_CLK] = &usb_hsic_hsio_cal_clk.clkr,\n\t[USB_FS1_XCVR_FS_SRC] = &usb_fs1_xcvr_fs_src.clkr,\n\t[USB_FS1_XCVR_FS_CLK] = &usb_fs1_xcvr_fs_clk.clkr,\n\t[USB_FS1_SYSTEM_CLK] = &usb_fs1_system_clk.clkr,\n\t[USB_FS2_XCVR_FS_SRC] = &usb_fs2_xcvr_fs_src.clkr,\n\t[USB_FS2_XCVR_FS_CLK] = &usb_fs2_xcvr_fs_clk.clkr,\n\t[USB_FS2_SYSTEM_CLK] = &usb_fs2_system_clk.clkr,\n\t[CE1_CORE_CLK] = &ce1_core_clk.clkr,\n\t[CE1_H_CLK] = &ce1_h_clk.clkr,\n\t[DMA_BAM_H_CLK] = &dma_bam_h_clk.clkr,\n\t[GSBI1_H_CLK] = &gsbi1_h_clk.clkr,\n\t[GSBI2_H_CLK] = &gsbi2_h_clk.clkr,\n\t[GSBI3_H_CLK] = &gsbi3_h_clk.clkr,\n\t[GSBI4_H_CLK] = &gsbi4_h_clk.clkr,\n\t[GSBI5_H_CLK] = &gsbi5_h_clk.clkr,\n\t[GSBI6_H_CLK] = &gsbi6_h_clk.clkr,\n\t[GSBI7_H_CLK] = &gsbi7_h_clk.clkr,\n\t[GSBI8_H_CLK] = &gsbi8_h_clk.clkr,\n\t[GSBI9_H_CLK] = &gsbi9_h_clk.clkr,\n\t[GSBI10_H_CLK] = &gsbi10_h_clk.clkr,\n\t[GSBI11_H_CLK] = &gsbi11_h_clk.clkr,\n\t[GSBI12_H_CLK] = &gsbi12_h_clk.clkr,\n\t[TSIF_H_CLK] = &tsif_h_clk.clkr,\n\t[USB_FS1_H_CLK] = &usb_fs1_h_clk.clkr,\n\t[USB_FS2_H_CLK] = &usb_fs2_h_clk.clkr,\n\t[USB_HS1_H_CLK] = &usb_hs1_h_clk.clkr,\n\t[USB_HSIC_H_CLK] = &usb_hsic_h_clk.clkr,\n\t[SDC1_H_CLK] = &sdc1_h_clk.clkr,\n\t[SDC2_H_CLK] = &sdc2_h_clk.clkr,\n\t[SDC3_H_CLK] = &sdc3_h_clk.clkr,\n\t[SDC4_H_CLK] = &sdc4_h_clk.clkr,\n\t[SDC5_H_CLK] = &sdc5_h_clk.clkr,\n\t[ADM0_CLK] = &adm0_clk.clkr,\n\t[ADM0_PBUS_CLK] = &adm0_pbus_clk.clkr,\n\t[PMIC_ARB0_H_CLK] = &pmic_arb0_h_clk.clkr,\n\t[PMIC_ARB1_H_CLK] = &pmic_arb1_h_clk.clkr,\n\t[PMIC_SSBI2_CLK] = &pmic_ssbi2_clk.clkr,\n\t[RPM_MSG_RAM_H_CLK] = &rpm_msg_ram_h_clk.clkr,\n\t[PLL9] = &hfpll0.clkr,\n\t[PLL10] = &hfpll1.clkr,\n\t[PLL12] = &hfpll_l2.clkr,\n};\n\nstatic const struct qcom_reset_map gcc_msm8960_resets[] = {\n\t[SFAB_MSS_Q6_SW_RESET] = { 0x2040, 7 },\n\t[SFAB_MSS_Q6_FW_RESET] = { 0x2044, 7 },\n\t[QDSS_STM_RESET] = { 0x2060, 6 },\n\t[AFAB_SMPSS_S_RESET] = { 0x20b8, 2 },\n\t[AFAB_SMPSS_M1_RESET] = { 0x20b8, 1 },\n\t[AFAB_SMPSS_M0_RESET] = { 0x20b8 },\n\t[AFAB_EBI1_CH0_RESET] = { 0x20c0, 7 },\n\t[AFAB_EBI1_CH1_RESET] = { 0x20c4, 7},\n\t[SFAB_ADM0_M0_RESET] = { 0x21e0, 7 },\n\t[SFAB_ADM0_M1_RESET] = { 0x21e4, 7 },\n\t[SFAB_ADM0_M2_RESET] = { 0x21e8, 7 },\n\t[ADM0_C2_RESET] = { 0x220c, 4},\n\t[ADM0_C1_RESET] = { 0x220c, 3},\n\t[ADM0_C0_RESET] = { 0x220c, 2},\n\t[ADM0_PBUS_RESET] = { 0x220c, 1 },\n\t[ADM0_RESET] = { 0x220c },\n\t[QDSS_CLKS_SW_RESET] = { 0x2260, 5 },\n\t[QDSS_POR_RESET] = { 0x2260, 4 },\n\t[QDSS_TSCTR_RESET] = { 0x2260, 3 },\n\t[QDSS_HRESET_RESET] = { 0x2260, 2 },\n\t[QDSS_AXI_RESET] = { 0x2260, 1 },\n\t[QDSS_DBG_RESET] = { 0x2260 },\n\t[PCIE_A_RESET] = { 0x22c0, 7 },\n\t[PCIE_AUX_RESET] = { 0x22c8, 7 },\n\t[PCIE_H_RESET] = { 0x22d0, 7 },\n\t[SFAB_PCIE_M_RESET] = { 0x22d4, 1 },\n\t[SFAB_PCIE_S_RESET] = { 0x22d4 },\n\t[SFAB_MSS_M_RESET] = { 0x2340, 7 },\n\t[SFAB_USB3_M_RESET] = { 0x2360, 7 },\n\t[SFAB_RIVA_M_RESET] = { 0x2380, 7 },\n\t[SFAB_LPASS_RESET] = { 0x23a0, 7 },\n\t[SFAB_AFAB_M_RESET] = { 0x23e0, 7 },\n\t[AFAB_SFAB_M0_RESET] = { 0x2420, 7 },\n\t[AFAB_SFAB_M1_RESET] = { 0x2424, 7 },\n\t[SFAB_SATA_S_RESET] = { 0x2480, 7 },\n\t[SFAB_DFAB_M_RESET] = { 0x2500, 7 },\n\t[DFAB_SFAB_M_RESET] = { 0x2520, 7 },\n\t[DFAB_SWAY0_RESET] = { 0x2540, 7 },\n\t[DFAB_SWAY1_RESET] = { 0x2544, 7 },\n\t[DFAB_ARB0_RESET] = { 0x2560, 7 },\n\t[DFAB_ARB1_RESET] = { 0x2564, 7 },\n\t[PPSS_PROC_RESET] = { 0x2594, 1 },\n\t[PPSS_RESET] = { 0x2594},\n\t[DMA_BAM_RESET] = { 0x25c0, 7 },\n\t[SPS_TIC_H_RESET] = { 0x2600, 7 },\n\t[SLIMBUS_H_RESET] = { 0x2620, 7 },\n\t[SFAB_CFPB_M_RESET] = { 0x2680, 7 },\n\t[SFAB_CFPB_S_RESET] = { 0x26c0, 7 },\n\t[TSIF_H_RESET] = { 0x2700, 7 },\n\t[CE1_H_RESET] = { 0x2720, 7 },\n\t[CE1_CORE_RESET] = { 0x2724, 7 },\n\t[CE1_SLEEP_RESET] = { 0x2728, 7 },\n\t[CE2_H_RESET] = { 0x2740, 7 },\n\t[CE2_CORE_RESET] = { 0x2744, 7 },\n\t[SFAB_SFPB_M_RESET] = { 0x2780, 7 },\n\t[SFAB_SFPB_S_RESET] = { 0x27a0, 7 },\n\t[RPM_PROC_RESET] = { 0x27c0, 7 },\n\t[PMIC_SSBI2_RESET] = { 0x280c, 12 },\n\t[SDC1_RESET] = { 0x2830 },\n\t[SDC2_RESET] = { 0x2850 },\n\t[SDC3_RESET] = { 0x2870 },\n\t[SDC4_RESET] = { 0x2890 },\n\t[SDC5_RESET] = { 0x28b0 },\n\t[DFAB_A2_RESET] = { 0x28c0, 7 },\n\t[USB_HS1_RESET] = { 0x2910 },\n\t[USB_HSIC_RESET] = { 0x2934 },\n\t[USB_FS1_XCVR_RESET] = { 0x2974, 1 },\n\t[USB_FS1_RESET] = { 0x2974 },\n\t[USB_FS2_XCVR_RESET] = { 0x2994, 1 },\n\t[USB_FS2_RESET] = { 0x2994 },\n\t[GSBI1_RESET] = { 0x29dc },\n\t[GSBI2_RESET] = { 0x29fc },\n\t[GSBI3_RESET] = { 0x2a1c },\n\t[GSBI4_RESET] = { 0x2a3c },\n\t[GSBI5_RESET] = { 0x2a5c },\n\t[GSBI6_RESET] = { 0x2a7c },\n\t[GSBI7_RESET] = { 0x2a9c },\n\t[GSBI8_RESET] = { 0x2abc },\n\t[GSBI9_RESET] = { 0x2adc },\n\t[GSBI10_RESET] = { 0x2afc },\n\t[GSBI11_RESET] = { 0x2b1c },\n\t[GSBI12_RESET] = { 0x2b3c },\n\t[SPDM_RESET] = { 0x2b6c },\n\t[TLMM_H_RESET] = { 0x2ba0, 7 },\n\t[SFAB_MSS_S_RESET] = { 0x2c00, 7 },\n\t[MSS_SLP_RESET] = { 0x2c60, 7 },\n\t[MSS_Q6SW_JTAG_RESET] = { 0x2c68, 7 },\n\t[MSS_Q6FW_JTAG_RESET] = { 0x2c6c, 7 },\n\t[MSS_RESET] = { 0x2c64 },\n\t[SATA_H_RESET] = { 0x2c80, 7 },\n\t[SATA_RXOOB_RESE] = { 0x2c8c, 7 },\n\t[SATA_PMALIVE_RESET] = { 0x2c90, 7 },\n\t[SATA_SFAB_M_RESET] = { 0x2c98, 7 },\n\t[TSSC_RESET] = { 0x2ca0, 7 },\n\t[PDM_RESET] = { 0x2cc0, 12 },\n\t[MPM_H_RESET] = { 0x2da0, 7 },\n\t[MPM_RESET] = { 0x2da4 },\n\t[SFAB_SMPSS_S_RESET] = { 0x2e00, 7 },\n\t[PRNG_RESET] = { 0x2e80, 12 },\n\t[RIVA_RESET] = { 0x35e0 },\n};\n\nstatic struct clk_regmap *gcc_apq8064_clks[] = {\n\t[PLL3] = &pll3.clkr,\n\t[PLL4_VOTE] = &pll4_vote,\n\t[PLL8] = &pll8.clkr,\n\t[PLL8_VOTE] = &pll8_vote,\n\t[PLL14] = &pll14.clkr,\n\t[PLL14_VOTE] = &pll14_vote,\n\t[GSBI1_UART_SRC] = &gsbi1_uart_src.clkr,\n\t[GSBI1_UART_CLK] = &gsbi1_uart_clk.clkr,\n\t[GSBI2_UART_SRC] = &gsbi2_uart_src.clkr,\n\t[GSBI2_UART_CLK] = &gsbi2_uart_clk.clkr,\n\t[GSBI3_UART_SRC] = &gsbi3_uart_src.clkr,\n\t[GSBI3_UART_CLK] = &gsbi3_uart_clk.clkr,\n\t[GSBI4_UART_SRC] = &gsbi4_uart_src.clkr,\n\t[GSBI4_UART_CLK] = &gsbi4_uart_clk.clkr,\n\t[GSBI5_UART_SRC] = &gsbi5_uart_src.clkr,\n\t[GSBI5_UART_CLK] = &gsbi5_uart_clk.clkr,\n\t[GSBI6_UART_SRC] = &gsbi6_uart_src.clkr,\n\t[GSBI6_UART_CLK] = &gsbi6_uart_clk.clkr,\n\t[GSBI7_UART_SRC] = &gsbi7_uart_src.clkr,\n\t[GSBI7_UART_CLK] = &gsbi7_uart_clk.clkr,\n\t[GSBI1_QUP_SRC] = &gsbi1_qup_src.clkr,\n\t[GSBI1_QUP_CLK] = &gsbi1_qup_clk.clkr,\n\t[GSBI2_QUP_SRC] = &gsbi2_qup_src.clkr,\n\t[GSBI2_QUP_CLK] = &gsbi2_qup_clk.clkr,\n\t[GSBI3_QUP_SRC] = &gsbi3_qup_src.clkr,\n\t[GSBI3_QUP_CLK] = &gsbi3_qup_clk.clkr,\n\t[GSBI4_QUP_SRC] = &gsbi4_qup_src.clkr,\n\t[GSBI4_QUP_CLK] = &gsbi4_qup_clk.clkr,\n\t[GSBI5_QUP_SRC] = &gsbi5_qup_src.clkr,\n\t[GSBI5_QUP_CLK] = &gsbi5_qup_clk.clkr,\n\t[GSBI6_QUP_SRC] = &gsbi6_qup_src.clkr,\n\t[GSBI6_QUP_CLK] = &gsbi6_qup_clk.clkr,\n\t[GSBI7_QUP_SRC] = &gsbi7_qup_src.clkr,\n\t[GSBI7_QUP_CLK] = &gsbi7_qup_clk.clkr,\n\t[GP0_SRC] = &gp0_src.clkr,\n\t[GP0_CLK] = &gp0_clk.clkr,\n\t[GP1_SRC] = &gp1_src.clkr,\n\t[GP1_CLK] = &gp1_clk.clkr,\n\t[GP2_SRC] = &gp2_src.clkr,\n\t[GP2_CLK] = &gp2_clk.clkr,\n\t[PMEM_A_CLK] = &pmem_clk.clkr,\n\t[PRNG_SRC] = &prng_src.clkr,\n\t[PRNG_CLK] = &prng_clk.clkr,\n\t[SDC1_SRC] = &sdc1_src.clkr,\n\t[SDC1_CLK] = &sdc1_clk.clkr,\n\t[SDC2_SRC] = &sdc2_src.clkr,\n\t[SDC2_CLK] = &sdc2_clk.clkr,\n\t[SDC3_SRC] = &sdc3_src.clkr,\n\t[SDC3_CLK] = &sdc3_clk.clkr,\n\t[SDC4_SRC] = &sdc4_src.clkr,\n\t[SDC4_CLK] = &sdc4_clk.clkr,\n\t[TSIF_REF_SRC] = &tsif_ref_src.clkr,\n\t[TSIF_REF_CLK] = &tsif_ref_clk.clkr,\n\t[USB_HS1_XCVR_SRC] = &usb_hs1_xcvr_src.clkr,\n\t[USB_HS1_XCVR_CLK] = &usb_hs1_xcvr_clk.clkr,\n\t[USB_HS3_XCVR_SRC] = &usb_hs3_xcvr_src.clkr,\n\t[USB_HS3_XCVR_CLK] = &usb_hs3_xcvr_clk.clkr,\n\t[USB_HS4_XCVR_SRC] = &usb_hs4_xcvr_src.clkr,\n\t[USB_HS4_XCVR_CLK] = &usb_hs4_xcvr_clk.clkr,\n\t[USB_HSIC_XCVR_FS_SRC] = &usb_hsic_xcvr_fs_src.clkr,\n\t[USB_HSIC_XCVR_FS_CLK] = &usb_hsic_xcvr_fs_clk.clkr,\n\t[USB_HSIC_SYSTEM_CLK] = &usb_hsic_system_clk.clkr,\n\t[USB_HSIC_HSIC_CLK] = &usb_hsic_hsic_clk.clkr,\n\t[USB_HSIC_HSIO_CAL_CLK] = &usb_hsic_hsio_cal_clk.clkr,\n\t[USB_FS1_XCVR_FS_SRC] = &usb_fs1_xcvr_fs_src.clkr,\n\t[USB_FS1_XCVR_FS_CLK] = &usb_fs1_xcvr_fs_clk.clkr,\n\t[USB_FS1_SYSTEM_CLK] = &usb_fs1_system_clk.clkr,\n\t[SATA_H_CLK] = &sata_h_clk.clkr,\n\t[SATA_CLK_SRC] = &sata_clk_src.clkr,\n\t[SATA_RXOOB_CLK] = &sata_rxoob_clk.clkr,\n\t[SATA_PMALIVE_CLK] = &sata_pmalive_clk.clkr,\n\t[SATA_PHY_REF_CLK] = &sata_phy_ref_clk.clkr,\n\t[SATA_PHY_CFG_CLK] = &sata_phy_cfg_clk.clkr,\n\t[SATA_A_CLK] = &sata_a_clk.clkr,\n\t[SFAB_SATA_S_H_CLK] = &sfab_sata_s_h_clk.clkr,\n\t[CE3_SRC] = &ce3_src.clkr,\n\t[CE3_CORE_CLK] = &ce3_core_clk.clkr,\n\t[CE3_H_CLK] = &ce3_h_clk.clkr,\n\t[DMA_BAM_H_CLK] = &dma_bam_h_clk.clkr,\n\t[GSBI1_H_CLK] = &gsbi1_h_clk.clkr,\n\t[GSBI2_H_CLK] = &gsbi2_h_clk.clkr,\n\t[GSBI3_H_CLK] = &gsbi3_h_clk.clkr,\n\t[GSBI4_H_CLK] = &gsbi4_h_clk.clkr,\n\t[GSBI5_H_CLK] = &gsbi5_h_clk.clkr,\n\t[GSBI6_H_CLK] = &gsbi6_h_clk.clkr,\n\t[GSBI7_H_CLK] = &gsbi7_h_clk.clkr,\n\t[TSIF_H_CLK] = &tsif_h_clk.clkr,\n\t[USB_FS1_H_CLK] = &usb_fs1_h_clk.clkr,\n\t[USB_HS1_H_CLK] = &usb_hs1_h_clk.clkr,\n\t[USB_HSIC_H_CLK] = &usb_hsic_h_clk.clkr,\n\t[USB_HS3_H_CLK] = &usb_hs3_h_clk.clkr,\n\t[USB_HS4_H_CLK] = &usb_hs4_h_clk.clkr,\n\t[SDC1_H_CLK] = &sdc1_h_clk.clkr,\n\t[SDC2_H_CLK] = &sdc2_h_clk.clkr,\n\t[SDC3_H_CLK] = &sdc3_h_clk.clkr,\n\t[SDC4_H_CLK] = &sdc4_h_clk.clkr,\n\t[ADM0_CLK] = &adm0_clk.clkr,\n\t[ADM0_PBUS_CLK] = &adm0_pbus_clk.clkr,\n\t[PCIE_A_CLK] = &pcie_a_clk.clkr,\n\t[PCIE_PHY_REF_CLK] = &pcie_phy_ref_clk.clkr,\n\t[PCIE_H_CLK] = &pcie_h_clk.clkr,\n\t[PMIC_ARB0_H_CLK] = &pmic_arb0_h_clk.clkr,\n\t[PMIC_ARB1_H_CLK] = &pmic_arb1_h_clk.clkr,\n\t[PMIC_SSBI2_CLK] = &pmic_ssbi2_clk.clkr,\n\t[RPM_MSG_RAM_H_CLK] = &rpm_msg_ram_h_clk.clkr,\n\t[PLL9] = &hfpll0.clkr,\n\t[PLL10] = &hfpll1.clkr,\n\t[PLL12] = &hfpll_l2.clkr,\n\t[PLL16] = &hfpll2.clkr,\n\t[PLL17] = &hfpll3.clkr,\n};\n\nstatic const struct qcom_reset_map gcc_apq8064_resets[] = {\n\t[QDSS_STM_RESET] = { 0x2060, 6 },\n\t[AFAB_SMPSS_S_RESET] = { 0x20b8, 2 },\n\t[AFAB_SMPSS_M1_RESET] = { 0x20b8, 1 },\n\t[AFAB_SMPSS_M0_RESET] = { 0x20b8 },\n\t[AFAB_EBI1_CH0_RESET] = { 0x20c0, 7 },\n\t[AFAB_EBI1_CH1_RESET] = { 0x20c4, 7},\n\t[SFAB_ADM0_M0_RESET] = { 0x21e0, 7 },\n\t[SFAB_ADM0_M1_RESET] = { 0x21e4, 7 },\n\t[SFAB_ADM0_M2_RESET] = { 0x21e8, 7 },\n\t[ADM0_C2_RESET] = { 0x220c, 4},\n\t[ADM0_C1_RESET] = { 0x220c, 3},\n\t[ADM0_C0_RESET] = { 0x220c, 2},\n\t[ADM0_PBUS_RESET] = { 0x220c, 1 },\n\t[ADM0_RESET] = { 0x220c },\n\t[QDSS_CLKS_SW_RESET] = { 0x2260, 5 },\n\t[QDSS_POR_RESET] = { 0x2260, 4 },\n\t[QDSS_TSCTR_RESET] = { 0x2260, 3 },\n\t[QDSS_HRESET_RESET] = { 0x2260, 2 },\n\t[QDSS_AXI_RESET] = { 0x2260, 1 },\n\t[QDSS_DBG_RESET] = { 0x2260 },\n\t[SFAB_PCIE_M_RESET] = { 0x22d8, 1 },\n\t[SFAB_PCIE_S_RESET] = { 0x22d8 },\n\t[PCIE_EXT_PCI_RESET] = { 0x22dc, 6 },\n\t[PCIE_PHY_RESET] = { 0x22dc, 5 },\n\t[PCIE_PCI_RESET] = { 0x22dc, 4 },\n\t[PCIE_POR_RESET] = { 0x22dc, 3 },\n\t[PCIE_HCLK_RESET] = { 0x22dc, 2 },\n\t[PCIE_ACLK_RESET] = { 0x22dc },\n\t[SFAB_USB3_M_RESET] = { 0x2360, 7 },\n\t[SFAB_RIVA_M_RESET] = { 0x2380, 7 },\n\t[SFAB_LPASS_RESET] = { 0x23a0, 7 },\n\t[SFAB_AFAB_M_RESET] = { 0x23e0, 7 },\n\t[AFAB_SFAB_M0_RESET] = { 0x2420, 7 },\n\t[AFAB_SFAB_M1_RESET] = { 0x2424, 7 },\n\t[SFAB_SATA_S_RESET] = { 0x2480, 7 },\n\t[SFAB_DFAB_M_RESET] = { 0x2500, 7 },\n\t[DFAB_SFAB_M_RESET] = { 0x2520, 7 },\n\t[DFAB_SWAY0_RESET] = { 0x2540, 7 },\n\t[DFAB_SWAY1_RESET] = { 0x2544, 7 },\n\t[DFAB_ARB0_RESET] = { 0x2560, 7 },\n\t[DFAB_ARB1_RESET] = { 0x2564, 7 },\n\t[PPSS_PROC_RESET] = { 0x2594, 1 },\n\t[PPSS_RESET] = { 0x2594},\n\t[DMA_BAM_RESET] = { 0x25c0, 7 },\n\t[SPS_TIC_H_RESET] = { 0x2600, 7 },\n\t[SFAB_CFPB_M_RESET] = { 0x2680, 7 },\n\t[SFAB_CFPB_S_RESET] = { 0x26c0, 7 },\n\t[TSIF_H_RESET] = { 0x2700, 7 },\n\t[CE1_H_RESET] = { 0x2720, 7 },\n\t[CE1_CORE_RESET] = { 0x2724, 7 },\n\t[CE1_SLEEP_RESET] = { 0x2728, 7 },\n\t[CE2_H_RESET] = { 0x2740, 7 },\n\t[CE2_CORE_RESET] = { 0x2744, 7 },\n\t[SFAB_SFPB_M_RESET] = { 0x2780, 7 },\n\t[SFAB_SFPB_S_RESET] = { 0x27a0, 7 },\n\t[RPM_PROC_RESET] = { 0x27c0, 7 },\n\t[PMIC_SSBI2_RESET] = { 0x280c, 12 },\n\t[SDC1_RESET] = { 0x2830 },\n\t[SDC2_RESET] = { 0x2850 },\n\t[SDC3_RESET] = { 0x2870 },\n\t[SDC4_RESET] = { 0x2890 },\n\t[USB_HS1_RESET] = { 0x2910 },\n\t[USB_HSIC_RESET] = { 0x2934 },\n\t[USB_FS1_XCVR_RESET] = { 0x2974, 1 },\n\t[USB_FS1_RESET] = { 0x2974 },\n\t[GSBI1_RESET] = { 0x29dc },\n\t[GSBI2_RESET] = { 0x29fc },\n\t[GSBI3_RESET] = { 0x2a1c },\n\t[GSBI4_RESET] = { 0x2a3c },\n\t[GSBI5_RESET] = { 0x2a5c },\n\t[GSBI6_RESET] = { 0x2a7c },\n\t[GSBI7_RESET] = { 0x2a9c },\n\t[SPDM_RESET] = { 0x2b6c },\n\t[TLMM_H_RESET] = { 0x2ba0, 7 },\n\t[SATA_SFAB_M_RESET] = { 0x2c18 },\n\t[SATA_RESET] = { 0x2c1c },\n\t[GSS_SLP_RESET] = { 0x2c60, 7 },\n\t[GSS_RESET] = { 0x2c64 },\n\t[TSSC_RESET] = { 0x2ca0, 7 },\n\t[PDM_RESET] = { 0x2cc0, 12 },\n\t[MPM_H_RESET] = { 0x2da0, 7 },\n\t[MPM_RESET] = { 0x2da4 },\n\t[SFAB_SMPSS_S_RESET] = { 0x2e00, 7 },\n\t[PRNG_RESET] = { 0x2e80, 12 },\n\t[RIVA_RESET] = { 0x35e0 },\n\t[CE3_H_RESET] = { 0x36c4, 7 },\n\t[SFAB_CE3_M_RESET] = { 0x36c8, 1 },\n\t[SFAB_CE3_S_RESET] = { 0x36c8 },\n\t[CE3_RESET] = { 0x36cc, 7 },\n\t[CE3_SLEEP_RESET] = { 0x36d0, 7 },\n\t[USB_HS3_RESET] = { 0x3710 },\n\t[USB_HS4_RESET] = { 0x3730 },\n};\n\nstatic const struct regmap_config gcc_msm8960_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x3660,\n\t.fast_io\t= true,\n};\n\nstatic const struct regmap_config gcc_apq8064_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x3880,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc gcc_msm8960_desc = {\n\t.config = &gcc_msm8960_regmap_config,\n\t.clks = gcc_msm8960_clks,\n\t.num_clks = ARRAY_SIZE(gcc_msm8960_clks),\n\t.resets = gcc_msm8960_resets,\n\t.num_resets = ARRAY_SIZE(gcc_msm8960_resets),\n};\n\nstatic const struct qcom_cc_desc gcc_apq8064_desc = {\n\t.config = &gcc_apq8064_regmap_config,\n\t.clks = gcc_apq8064_clks,\n\t.num_clks = ARRAY_SIZE(gcc_apq8064_clks),\n\t.resets = gcc_apq8064_resets,\n\t.num_resets = ARRAY_SIZE(gcc_apq8064_resets),\n};\n\nstatic const struct of_device_id gcc_msm8960_match_table[] = {\n\t{ .compatible = \"qcom,gcc-msm8960\", .data = &gcc_msm8960_desc },\n\t{ .compatible = \"qcom,gcc-apq8064\", .data = &gcc_apq8064_desc },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gcc_msm8960_match_table);\n\nstatic int gcc_msm8960_probe(struct platform_device *pdev)\n{\n\tstruct device *dev = &pdev->dev;\n\tconst struct of_device_id *match;\n\tstruct platform_device *tsens;\n\tint ret;\n\n\tmatch = of_match_device(gcc_msm8960_match_table, &pdev->dev);\n\tif (!match)\n\t\treturn -EINVAL;\n\n\tret = qcom_cc_register_board_clk(dev, \"cxo_board\", \"cxo\", 19200000);\n\tif (ret)\n\t\treturn ret;\n\n\tret = qcom_cc_register_board_clk(dev, \"pxo_board\", \"pxo\", 27000000);\n\tif (ret)\n\t\treturn ret;\n\n\tret = qcom_cc_probe(pdev, match->data);\n\tif (ret)\n\t\treturn ret;\n\n\tif (match->data == &gcc_apq8064_desc) {\n\t\thfpll1.d = &hfpll1_8064_data;\n\t\thfpll_l2.d = &hfpll_l2_8064_data;\n\t}\n\n\tif (of_get_available_child_count(pdev->dev.of_node) != 0)\n\t\treturn devm_of_platform_populate(&pdev->dev);\n\n\ttsens = platform_device_register_data(&pdev->dev, \"qcom-tsens\", -1,\n\t\t\t\t\t      NULL, 0);\n\tif (IS_ERR(tsens))\n\t\treturn PTR_ERR(tsens);\n\n\tplatform_set_drvdata(pdev, tsens);\n\n\treturn 0;\n}\n\nstatic void gcc_msm8960_remove(struct platform_device *pdev)\n{\n\tstruct platform_device *tsens = platform_get_drvdata(pdev);\n\n\tif (tsens)\n\t\tplatform_device_unregister(tsens);\n}\n\nstatic struct platform_driver gcc_msm8960_driver = {\n\t.probe\t\t= gcc_msm8960_probe,\n\t.remove_new\t= gcc_msm8960_remove,\n\t.driver\t\t= {\n\t\t.name\t= \"gcc-msm8960\",\n\t\t.of_match_table = gcc_msm8960_match_table,\n\t},\n};\n\nstatic int __init gcc_msm8960_init(void)\n{\n\treturn platform_driver_register(&gcc_msm8960_driver);\n}\ncore_initcall(gcc_msm8960_init);\n\nstatic void __exit gcc_msm8960_exit(void)\n{\n\tplatform_driver_unregister(&gcc_msm8960_driver);\n}\nmodule_exit(gcc_msm8960_exit);\n\nMODULE_DESCRIPTION(\"QCOM GCC MSM8960 Driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_ALIAS(\"platform:gcc-msm8960\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}