Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Mon Jul 17 18:50:13 2023
| Host         : LTK2008N0093475 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sap_bus_timing_summary_routed.rpt -pb sap_bus_timing_summary_routed.pb -rpx sap_bus_timing_summary_routed.rpx -warn_on_violation
| Design       : sap_bus
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (94)
5. checking no_input_delay (15)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: count_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: count_reg[24]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (94)
-------------------------------------------------
 There are 94 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.466        0.000                      0                   25        0.252        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.466        0.000                      0                   25        0.252        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.466ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 1.923ns (75.631%)  route 0.620ns (24.369%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.181    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  count_reg[1]/Q
                         net (fo=1, routed)           0.620     6.256    count_reg_n_0_[1]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.930 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    count_reg[0]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    count_reg[4]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    count_reg[8]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    count_reg[12]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.386 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.386    count_reg[16]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.500 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.500    count_reg[20]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.723 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.723    count_reg[24]_i_1_n_7
    SLICE_X1Y37          FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.518    14.890    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.273    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)        0.062    15.189    count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -7.723    
  -------------------------------------------------------------------
                         slack                                  7.466    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.920ns (75.602%)  route 0.620ns (24.398%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.181    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  count_reg[1]/Q
                         net (fo=1, routed)           0.620     6.256    count_reg_n_0_[1]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.930 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    count_reg[0]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    count_reg[4]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    count_reg[8]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    count_reg[12]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.386 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.386    count_reg[16]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.720 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.720    count_reg[20]_i_1_n_6
    SLICE_X1Y36          FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.517    14.889    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)        0.062    15.188    count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.489ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 1.899ns (75.398%)  route 0.620ns (24.602%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.181    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  count_reg[1]/Q
                         net (fo=1, routed)           0.620     6.256    count_reg_n_0_[1]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.930 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    count_reg[0]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    count_reg[4]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    count_reg[8]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    count_reg[12]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.386 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.386    count_reg[16]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.699 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.699    count_reg[20]_i_1_n_4
    SLICE_X1Y36          FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.517    14.889    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)        0.062    15.188    count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                  7.489    

Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 1.825ns (74.654%)  route 0.620ns (25.346%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.181    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  count_reg[1]/Q
                         net (fo=1, routed)           0.620     6.256    count_reg_n_0_[1]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.930 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    count_reg[0]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    count_reg[4]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    count_reg[8]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    count_reg[12]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.386 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.386    count_reg[16]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.625 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.625    count_reg[20]_i_1_n_5
    SLICE_X1Y36          FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.517    14.889    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)        0.062    15.188    count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  7.563    

Slack (MET) :             7.579ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 1.809ns (74.487%)  route 0.620ns (25.513%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.181    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  count_reg[1]/Q
                         net (fo=1, routed)           0.620     6.256    count_reg_n_0_[1]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.930 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    count_reg[0]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    count_reg[4]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    count_reg[8]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    count_reg[12]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.386 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.386    count_reg[16]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.609 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.609    count_reg[20]_i_1_n_7
    SLICE_X1Y36          FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.517    14.889    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)        0.062    15.188    count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                  7.579    

Slack (MET) :             7.582ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 1.806ns (74.455%)  route 0.620ns (25.545%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.181    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  count_reg[1]/Q
                         net (fo=1, routed)           0.620     6.256    count_reg_n_0_[1]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.930 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    count_reg[0]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    count_reg[4]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    count_reg[8]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    count_reg[12]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.606 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.606    count_reg[16]_i_1_n_6
    SLICE_X1Y35          FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.517    14.889    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X1Y35          FDRE (Setup_fdre_C_D)        0.062    15.188    count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  7.582    

Slack (MET) :             7.603ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 1.785ns (74.232%)  route 0.620ns (25.768%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.181    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  count_reg[1]/Q
                         net (fo=1, routed)           0.620     6.256    count_reg_n_0_[1]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.930 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    count_reg[0]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    count_reg[4]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    count_reg[8]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    count_reg[12]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.585 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.585    count_reg[16]_i_1_n_4
    SLICE_X1Y35          FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.517    14.889    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X1Y35          FDRE (Setup_fdre_C_D)        0.062    15.188    count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                  7.603    

Slack (MET) :             7.677ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 1.711ns (73.414%)  route 0.620ns (26.586%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.181    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  count_reg[1]/Q
                         net (fo=1, routed)           0.620     6.256    count_reg_n_0_[1]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.930 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    count_reg[0]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    count_reg[4]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    count_reg[8]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    count_reg[12]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.511 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.511    count_reg[16]_i_1_n_5
    SLICE_X1Y35          FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.517    14.889    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X1Y35          FDRE (Setup_fdre_C_D)        0.062    15.188    count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -7.511    
  -------------------------------------------------------------------
                         slack                                  7.677    

Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 1.695ns (73.230%)  route 0.620ns (26.770%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.181    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  count_reg[1]/Q
                         net (fo=1, routed)           0.620     6.256    count_reg_n_0_[1]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.930 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    count_reg[0]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    count_reg[4]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    count_reg[8]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    count_reg[12]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.495 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.495    count_reg[16]_i_1_n_7
    SLICE_X1Y35          FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.517    14.889    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X1Y35          FDRE (Setup_fdre_C_D)        0.062    15.188    count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  7.693    

Slack (MET) :             7.695ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 1.692ns (73.195%)  route 0.620ns (26.805%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.181    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  count_reg[1]/Q
                         net (fo=1, routed)           0.620     6.256    count_reg_n_0_[1]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.930 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    count_reg[0]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    count_reg[4]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    count_reg[8]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.492 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.492    count_reg[12]_i_1_n_6
    SLICE_X1Y34          FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.516    14.888    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X1Y34          FDRE (Setup_fdre_C_D)        0.062    15.187    count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  7.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.506    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.756    count_reg_n_0_[15]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    count_reg[12]_i_1_n_4
    SLICE_X1Y34          FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.862     2.020    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.105     1.611    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.592     1.505    clk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.755    count_reg_n_0_[11]
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.863 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    count_reg[8]_i_1_n_4
    SLICE_X1Y33          FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     2.019    clk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.105     1.610    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.506    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.756    count_reg_n_0_[19]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    count_reg[16]_i_1_n_4
    SLICE_X1Y35          FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.105     1.611    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.506    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  count_reg[23]/Q
                         net (fo=1, routed)           0.108     1.756    count_reg_n_0_[23]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    count_reg[20]_i_1_n_4
    SLICE_X1Y36          FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.105     1.611    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     1.503    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.753    count_reg_n_0_[3]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    count_reg[0]_i_1_n_4
    SLICE_X1Y31          FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.859     2.017    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.105     1.608    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.754    count_reg_n_0_[7]
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    count_reg[4]_i_1_n_4
    SLICE_X1Y32          FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.860     2.018    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.105     1.609    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.506    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.753    count_reg_n_0_[12]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.868 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.868    count_reg[12]_i_1_n_7
    SLICE_X1Y34          FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.862     2.020    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.105     1.611    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.506    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.753    count_reg_n_0_[16]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.868 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.868    count_reg[16]_i_1_n_7
    SLICE_X1Y35          FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.105     1.611    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.506    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  count_reg[20]/Q
                         net (fo=1, routed)           0.105     1.753    count_reg_n_0_[20]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.868 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.868    count_reg[20]_i_1_n_7
    SLICE_X1Y36          FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.105     1.611    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.592     1.505    clk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.752    count_reg_n_0_[8]
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.867 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.867    count_reg[8]_i_1_n_7
    SLICE_X1Y33          FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     2.019    clk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.105     1.610    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y31     count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y33     count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y33     count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34     count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34     count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34     count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34     count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35     count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35     count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33     count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33     count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33     count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33     count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31     count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31     count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33     count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33     count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33     count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33     count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           109 Endpoints
Min Delay           109 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RAM/q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.733ns  (logic 4.768ns (48.983%)  route 4.965ns (51.017%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE                         0.000     0.000 r  RAM/q_reg[4]/C
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  RAM/q_reg[4]/Q
                         net (fo=7, routed)           0.829     1.347    RAM/sel0[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.152     1.499 r  RAM/cat_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.012     2.512    disp_mux/cat[1]_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I2_O)        0.354     2.866 r  disp_mux/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.124     5.989    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.744     9.733 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.733    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/out_to_bus_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.127ns  (logic 4.704ns (51.542%)  route 4.423ns (48.458%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  PC/out_to_bus_reg[1]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PC/out_to_bus_reg[1]/Q
                         net (fo=8, routed)           1.210     1.666    PC/Q[1]
    SLICE_X0Y37          LUT4 (Prop_lut4_I3_O)        0.150     1.816 r  PC/cat_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.436     2.252    disp_mux/cat[0]
    SLICE_X0Y37          LUT5 (Prop_lut5_I0_O)        0.351     2.603 r  disp_mux/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.777     5.380    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.747     9.127 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.127    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/out_to_bus_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.093ns  (logic 4.706ns (51.759%)  route 4.387ns (48.241%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  PC/out_to_bus_reg[0]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PC/out_to_bus_reg[0]/Q
                         net (fo=8, routed)           0.873     1.329    PC/Q[0]
    SLICE_X0Y38          LUT4 (Prop_lut4_I2_O)        0.152     1.481 r  PC/cat_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.853     2.335    disp_mux/cat[5]
    SLICE_X1Y38          LUT5 (Prop_lut5_I0_O)        0.360     2.695 r  disp_mux/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.660     5.355    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.738     9.093 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.093    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.724ns  (logic 4.764ns (54.604%)  route 3.960ns (45.396%))
  Logic Levels:           4  (FDRE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE                         0.000     0.000 r  RAM/q_reg[3]/C
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  RAM/q_reg[3]/Q
                         net (fo=7, routed)           0.869     1.387    RAM/q_reg_n_0_[3]
    SLICE_X3Y37          LUT5 (Prop_lut5_I0_O)        0.152     1.539 r  RAM/cat_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.591     2.130    disp_mux/cat[3]_1
    SLICE_X0Y38          LUT5 (Prop_lut5_I4_O)        0.355     2.485 r  disp_mux/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.500     4.985    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.739     8.724 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.724    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/out_to_bus_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.505ns  (logic 4.210ns (49.495%)  route 4.295ns (50.505%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  PC/out_to_bus_reg[1]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PC/out_to_bus_reg[1]/Q
                         net (fo=8, routed)           1.418     1.874    PC/Q[1]
    SLICE_X4Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.998 r  PC/cat_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.819     2.818    disp_mux/cat[2]
    SLICE_X3Y37          LUT5 (Prop_lut5_I0_O)        0.124     2.942 r  disp_mux/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.058     4.999    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.506     8.505 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.505    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/out_to_bus_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.253ns  (logic 4.455ns (53.978%)  route 3.798ns (46.022%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  PC/out_to_bus_reg[0]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PC/out_to_bus_reg[0]/Q
                         net (fo=8, routed)           0.873     1.329    PC/Q[0]
    SLICE_X0Y38          LUT4 (Prop_lut4_I3_O)        0.124     1.453 r  PC/cat_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.813     2.267    disp_mux/cat[4]
    SLICE_X0Y37          LUT5 (Prop_lut5_I0_O)        0.154     2.421 r  disp_mux/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.112     4.532    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.721     8.253 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.253    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.042ns  (logic 4.534ns (56.384%)  route 3.508ns (43.616%))
  Logic Levels:           4  (FDRE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE                         0.000     0.000 r  RAM/q_reg[1]/C
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  RAM/q_reg[1]/Q
                         net (fo=7, routed)           0.997     1.515    RAM/q_reg_n_0_[1]
    SLICE_X3Y38          LUT5 (Prop_lut5_I0_O)        0.152     1.667 r  RAM/cat_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.799     2.466    disp_mux/cat[6]_1
    SLICE_X0Y38          LUT5 (Prop_lut5_I4_O)        0.326     2.792 r  disp_mux/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.712     4.504    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.538     8.042 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.042    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux/display_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.601ns  (logic 4.126ns (54.279%)  route 3.475ns (45.721%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE                         0.000     0.000 r  disp_mux/display_select_reg[1]/C
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  disp_mux/display_select_reg[1]/Q
                         net (fo=19, routed)          0.708     1.164    disp_mux/Q[0]
    SLICE_X0Y37          LUT2 (Prop_lut2_I1_O)        0.124     1.288 r  disp_mux/AN_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.768     4.055    AN_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546     7.601 r  AN_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.601    AN_out[2]
    T9                                                                r  AN_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.569ns  (logic 4.135ns (54.636%)  route 3.434ns (45.364%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE                         0.000     0.000 r  disp_mux/display_select_reg[0]/C
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  disp_mux/display_select_reg[0]/Q
                         net (fo=13, routed)          1.308     1.764    disp_mux/display_select[0]
    SLICE_X0Y38          LUT2 (Prop_lut2_I1_O)        0.124     1.888 r  disp_mux/AN_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.125     4.014    AN_out_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.555     7.569 r  AN_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.569    AN_out[1]
    J18                                                               r  AN_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.479ns  (logic 4.360ns (58.292%)  route 3.119ns (41.708%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE                         0.000     0.000 r  disp_mux/display_select_reg[0]/C
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp_mux/display_select_reg[0]/Q
                         net (fo=13, routed)          0.856     1.312    disp_mux/display_select[0]
    SLICE_X0Y38          LUT2 (Prop_lut2_I1_O)        0.149     1.461 r  disp_mux/AN_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.264     3.724    AN_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.755     7.479 r  AN_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.479    AN_out[0]
    J17                                                               r  AN_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/out_to_bus_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.425%)  route 0.119ns (44.575%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE                         0.000     0.000 r  PC/counter_reg[1]/C
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  PC/counter_reg[1]/Q
                         net (fo=4, routed)           0.119     0.267    PC/counter_reg[1]
    SLICE_X1Y38          FDRE                                         r  PC/out_to_bus_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/out_to_bus_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.271%)  route 0.120ns (44.729%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE                         0.000     0.000 r  PC/counter_reg[3]/C
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  PC/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     0.268    PC/counter_reg[3]
    SLICE_X1Y38          FDRE                                         r  PC/out_to_bus_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/out_to_bus_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE                         0.000     0.000 r  PC/counter_reg[2]/C
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC/counter_reg[2]/Q
                         net (fo=3, routed)           0.112     0.276    PC/counter_reg[2]
    SLICE_X1Y38          FDRE                                         r  PC/out_to_bus_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/out_to_bus_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MAR/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.141ns (38.933%)  route 0.221ns (61.067%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  PC/out_to_bus_reg[0]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/out_to_bus_reg[0]/Q
                         net (fo=8, routed)           0.221     0.362    MAR/data_out_reg[3]_0[0]
    SLICE_X0Y38          FDRE                                         r  MAR/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/memory_reg_0_15_3_3/SP/CLK
                            (rising edge-triggered cell RAMS32)
  Destination:            RAM/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          RAMS32                       0.000     0.000 r  RAM/memory_reg_0_15_3_3/SP/CLK
    SLICE_X2Y37          RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     0.386 r  RAM/memory_reg_0_15_3_3/SP/O
                         net (fo=1, routed)           0.000     0.386    RAM/q0[3]
    SLICE_X2Y37          FDRE                                         r  RAM/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/memory_reg_0_15_7_7/SP/CLK
                            (rising edge-triggered cell RAMS32)
  Destination:            RAM/q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          RAMS32                       0.000     0.000 r  RAM/memory_reg_0_15_7_7/SP/CLK
    SLICE_X2Y36          RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     0.386 r  RAM/memory_reg_0_15_7_7/SP/O
                         net (fo=1, routed)           0.000     0.386    RAM/q0[7]
    SLICE_X2Y36          FDRE                                         r  RAM/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/memory_reg_0_15_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32)
  Destination:            RAM/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          RAMS32                       0.000     0.000 r  RAM/memory_reg_0_15_2_2/SP/CLK
    SLICE_X2Y37          RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     0.388 r  RAM/memory_reg_0_15_2_2/SP/O
                         net (fo=1, routed)           0.000     0.388    RAM/q0[2]
    SLICE_X2Y37          FDRE                                         r  RAM/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/memory_reg_0_15_6_6/SP/CLK
                            (rising edge-triggered cell RAMS32)
  Destination:            RAM/q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          RAMS32                       0.000     0.000 r  RAM/memory_reg_0_15_6_6/SP/CLK
    SLICE_X2Y36          RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     0.388 r  RAM/memory_reg_0_15_6_6/SP/O
                         net (fo=1, routed)           0.000     0.388    RAM/q0[6]
    SLICE_X2Y36          FDRE                                         r  RAM/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/out_to_bus_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MAR/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.141ns (35.943%)  route 0.251ns (64.057%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  PC/out_to_bus_reg[2]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/out_to_bus_reg[2]/Q
                         net (fo=8, routed)           0.251     0.392    MAR/data_out_reg[3]_0[2]
    SLICE_X0Y38          FDRE                                         r  MAR/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/memory_reg_0_15_0_0/SP/CLK
                            (rising edge-triggered cell RAMS32)
  Destination:            RAM/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.393ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          RAMS32                       0.000     0.000 r  RAM/memory_reg_0_15_0_0/SP/CLK
    SLICE_X2Y37          RAMS32 (Prop_rams32_CLK_O)
                                                      0.393     0.393 r  RAM/memory_reg_0_15_0_0/SP/O
                         net (fo=1, routed)           0.000     0.393    RAM/q0[0]
    SLICE_X2Y37          FDRE                                         r  RAM/q_reg[0]/D
  -------------------------------------------------------------------    -------------------





