// Seed: 524311702
module module_0 ();
  assign id_0 = id_0;
  logic id_1;
  assign id_0 = 1 == "";
  logic id_2;
  always @(posedge id_1) begin
    id_0 <= 1'd0;
  end
endmodule
