#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Feb 23 21:59:00 2026
# Process ID: 187437
# Current directory: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/vivado.log
# Journal file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/vivado.jou
# Running On        :kdplab01
# Platform          :unknown
# Operating System  :unknown
# Processor Detail  :Intel(R) Xeon(R) Silver 4314 CPU @ 2.40GHz
# CPU Frequency     :2900.175 MHz
# CPU Physical cores:32
# CPU Logical cores :64
# Host memory       :134212 MB
# Swap memory       :4294 MB
# Total Virtual     :138507 MB
# Available Virtual :97899 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1674.086 ; gain = 37.836 ; free physical = 70875 ; free virtual = 93145
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 205491
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2105.676 ; gain = 425.629 ; free physical = 69236 ; free virtual = 91507
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:11' bound to instance 'call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject.vhd:1343]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:11' bound to instance 'call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject.vhd:1384]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_191' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject.vhd:1459]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:102]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:11' bound to instance 'call_ret3_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_230' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject.vhd:1548]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_236' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject.vhd:1557]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:35]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_242' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject.vhd:1579]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:119]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_294' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject.vhd:1685]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:43]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:11' bound to instance 'call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_308' of component 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject.vhd:1715]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:134]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_370' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject.vhd:1836]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:85]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_432' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject.vhd:1908]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:39]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:11' bound to instance 'grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_444' of component 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject.vhd:1934]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:35]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_456' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject.vhd:1956]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:31]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:11' bound to instance 'grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_464' of component 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject.vhd:1974]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'myproject' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_108/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2319.645 ; gain = 639.598 ; free physical = 68852 ; free virtual = 91132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2319.645 ; gain = 639.598 ; free physical = 68861 ; free virtual = 91156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.648 ; gain = 647.602 ; free physical = 68862 ; free virtual = 91156
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2464.883 ; gain = 784.836 ; free physical = 68605 ; free virtual = 90903
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   21 Bit       Adders := 5     
	   3 Input   20 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 1     
	   3 Input   19 Bit       Adders := 165   
	   2 Input   19 Bit       Adders := 20    
	   3 Input   16 Bit       Adders := 513   
	   2 Input   16 Bit       Adders := 324   
	   2 Input   15 Bit       Adders := 229   
	   2 Input   14 Bit       Adders := 134   
	   2 Input   13 Bit       Adders := 6     
	   2 Input   12 Bit       Adders := 7     
	   3 Input   12 Bit       Adders := 6     
	   3 Input   11 Bit       Adders := 8     
	   2 Input   11 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 3     
	   3 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 71    
+---XORs : 
	   2 Input      1 Bit         XORs := 143   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	              208 Bit    Registers := 1     
	               16 Bit    Registers := 1443  
	               15 Bit    Registers := 270   
	               14 Bit    Registers := 101   
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 10    
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 141   
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 267   
+---Muxes : 
	   2 Input  336 Bit        Muxes := 1     
	   2 Input  208 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 59    
	   2 Input   14 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 280   
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 83    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'sext_ln42_82_reg_16206_reg[15]' (FDE) to 'sext_ln42_82_reg_16206_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_115_reg_16409_reg[15]' (FDE) to 'sext_ln42_115_reg_16409_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_115_reg_16409_reg[14]' (FDE) to 'sext_ln42_115_reg_16409_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_97_reg_15884_reg[14]' (FDE) to 'sext_ln17_97_reg_15884_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_129_reg_16541_reg[13]' (FDE) to 'sext_ln42_129_reg_16541_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_129_reg_16541_reg[14]' (FDE) to 'sext_ln42_129_reg_16541_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_110_reg_16351_reg[15]' (FDE) to 'sext_ln42_110_reg_16351_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_110_reg_16351_reg[13]' (FDE) to 'sext_ln42_110_reg_16351_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_153_reg_16801_reg[15]' (FDE) to 'sext_ln42_153_reg_16801_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_153_reg_16801_reg[14]' (FDE) to 'sext_ln42_153_reg_16801_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_5_reg_15367_reg[0]' (FDE) to 'mult_12_reg_15378_reg[1]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_5_reg_15367_reg[1]' (FDE) to 'mult_12_reg_15378_reg[2]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_5_reg_15367_reg[2]' (FDE) to 'mult_12_reg_15378_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_5_reg_15367_reg[3]' (FDE) to 'mult_12_reg_15378_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_5_reg_15367_reg[4]' (FDE) to 'mult_12_reg_15378_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_5_reg_15367_reg[5]' (FDE) to 'mult_12_reg_15378_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_5_reg_15367_reg[6]' (FDE) to 'mult_12_reg_15378_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_5_reg_15367_reg[7]' (FDE) to 'mult_12_reg_15378_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_5_reg_15367_reg[8]' (FDE) to 'mult_12_reg_15378_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_5_reg_15367_reg[9]' (FDE) to 'mult_12_reg_15378_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_5_reg_15367_reg[10]' (FDE) to 'mult_12_reg_15378_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_5_reg_15367_reg[11]' (FDE) to 'mult_12_reg_15378_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_5_reg_15367_reg[12]' (FDE) to 'mult_12_reg_15378_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_5_reg_15367_reg[13]' (FDE) to 'mult_12_reg_15378_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_5_reg_15367_reg[14]' (FDE) to 'mult_12_reg_15378_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_5_reg_15367_reg[15]' (FDE) to 'mult_12_reg_15378_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_87_reg_16134_reg[13]' (FDE) to 'sext_ln42_87_reg_16134_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_87_reg_16134_reg[14]' (FDE) to 'sext_ln42_87_reg_16134_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_95_reg_16267_reg[14]' (FDE) to 'sext_ln42_95_reg_16267_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_150_reg_16729_reg[14]' (FDE) to 'sext_ln42_150_reg_16729_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_97_reg_16283_reg[13]' (FDE) to 'sext_ln42_97_reg_16283_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_97_reg_16283_reg[14]' (FDE) to 'sext_ln42_97_reg_16283_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_122_reg_16485_reg[14]' (FDE) to 'sext_ln42_122_reg_16485_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_105_reg_16335_reg[15]' (FDE) to 'sext_ln42_105_reg_16335_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_105_reg_16335_reg[13]' (FDE) to 'sext_ln42_105_reg_16335_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_31_reg_15527_reg[15]' (FDE) to 'sext_ln42_31_reg_15527_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_67_reg_15951_reg[14]' (FDE) to 'sext_ln42_67_reg_15951_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_93_reg_16221_reg[15]' (FDE) to 'sext_ln42_93_reg_16221_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_86_reg_16126_reg[14]' (FDE) to 'sext_ln42_86_reg_16126_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_89_reg_16174_reg[14]' (FDE) to 'sext_ln42_89_reg_16174_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_15388_reg[14]' (FDE) to 'mult_27_reg_15404_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_15388_reg[13]' (FDE) to 'mult_27_reg_15404_reg[12]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_15388_reg[1]' (FDE) to 'mult_27_reg_15404_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_15388_reg[2]' (FDE) to 'mult_27_reg_15404_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_15388_reg[3]' (FDE) to 'mult_27_reg_15404_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_15388_reg[4]' (FDE) to 'mult_27_reg_15404_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_15388_reg[5]' (FDE) to 'mult_27_reg_15404_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_15388_reg[6]' (FDE) to 'mult_27_reg_15404_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_15388_reg[7]' (FDE) to 'mult_27_reg_15404_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_15388_reg[8]' (FDE) to 'mult_27_reg_15404_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_15388_reg[9]' (FDE) to 'mult_27_reg_15404_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_15388_reg[10]' (FDE) to 'mult_27_reg_15404_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_15388_reg[11]' (FDE) to 'mult_27_reg_15404_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_15388_reg[12]' (FDE) to 'mult_27_reg_15404_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_235_reg_16392_reg[0]' (FDE) to 'sext_ln42_109_reg_16404_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_235_reg_16392_reg[1]' (FDE) to 'sext_ln42_109_reg_16404_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_235_reg_16392_reg[2]' (FDE) to 'sext_ln42_109_reg_16404_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_235_reg_16392_reg[3]' (FDE) to 'sext_ln42_109_reg_16404_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_235_reg_16392_reg[4]' (FDE) to 'sext_ln42_109_reg_16404_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_235_reg_16392_reg[5]' (FDE) to 'sext_ln42_109_reg_16404_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_235_reg_16392_reg[6]' (FDE) to 'sext_ln42_109_reg_16404_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_235_reg_16392_reg[7]' (FDE) to 'sext_ln42_109_reg_16404_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_235_reg_16392_reg[8]' (FDE) to 'sext_ln42_109_reg_16404_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_235_reg_16392_reg[9]' (FDE) to 'sext_ln42_109_reg_16404_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_235_reg_16392_reg[10]' (FDE) to 'sext_ln42_109_reg_16404_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_235_reg_16392_reg[11]' (FDE) to 'sext_ln42_109_reg_16404_reg[12]'
INFO: [Synth 8-3886] merging instance 'mult_235_reg_16392_reg[12]' (FDE) to 'sext_ln42_109_reg_16404_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_235_reg_16392_reg[13]' (FDE) to 'sext_ln42_109_reg_16404_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_109_reg_16404_reg[15]' (FDE) to 'sext_ln42_109_reg_16404_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_181_reg_16148_reg[14]' (FDE) to 'mult_177_reg_16116_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_181_reg_16148_reg[1]' (FDE) to 'mult_177_reg_16116_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_181_reg_16148_reg[2]' (FDE) to 'mult_177_reg_16116_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_181_reg_16148_reg[3]' (FDE) to 'mult_177_reg_16116_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_181_reg_16148_reg[4]' (FDE) to 'mult_177_reg_16116_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_181_reg_16148_reg[5]' (FDE) to 'mult_177_reg_16116_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_181_reg_16148_reg[6]' (FDE) to 'mult_177_reg_16116_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_181_reg_16148_reg[7]' (FDE) to 'mult_177_reg_16116_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_181_reg_16148_reg[8]' (FDE) to 'mult_177_reg_16116_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_181_reg_16148_reg[9]' (FDE) to 'mult_177_reg_16116_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_181_reg_16148_reg[10]' (FDE) to 'mult_177_reg_16116_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_181_reg_16148_reg[11]' (FDE) to 'mult_177_reg_16116_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_181_reg_16148_reg[12]' (FDE) to 'mult_177_reg_16116_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_181_reg_16148_reg[13]' (FDE) to 'mult_177_reg_16116_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_71_reg_16101_reg[15]' (FDE) to 'sext_ln42_71_reg_16101_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_55_reg_15889_reg[15]' (FDE) to 'sext_ln42_55_reg_15889_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_137_reg_16692_reg[14]' (FDE) to 'sext_ln42_137_reg_16692_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_24_reg_15473_reg[15]' (FDE) to 'sext_ln42_24_reg_15473_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_24_reg_15473_reg[14]' (FDE) to 'sext_ln42_24_reg_15473_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_104_reg_16382_reg[15]' (FDE) to 'sext_ln42_104_reg_16382_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_251_reg_16467_reg[13]' (FDE) to 'sext_ln42_113_reg_16460_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_251_reg_16467_reg[0]' (FDE) to 'sext_ln42_113_reg_16460_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_251_reg_16467_reg[1]' (FDE) to 'sext_ln42_113_reg_16460_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_251_reg_16467_reg[2]' (FDE) to 'sext_ln42_113_reg_16460_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_251_reg_16467_reg[3]' (FDE) to 'sext_ln42_113_reg_16460_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_251_reg_16467_reg[4]' (FDE) to 'sext_ln42_113_reg_16460_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_251_reg_16467_reg[5]' (FDE) to 'sext_ln42_113_reg_16460_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_251_reg_16467_reg[6]' (FDE) to 'sext_ln42_113_reg_16460_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_251_reg_16467_reg[7]' (FDE) to 'sext_ln42_113_reg_16460_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_251_reg_16467_reg[8]' (FDE) to 'sext_ln42_113_reg_16460_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_251_reg_16467_reg[9]' (FDE) to 'sext_ln42_113_reg_16460_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design myproject__GC0 has port O12[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O12[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O12[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O12[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O12[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O12[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O12[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O12[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O13[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O13[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O13[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O13[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O13[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O13[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O13[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O13[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O14[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O14[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O14[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O14[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O14[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O14[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O14[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O14[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O15[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O15[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O15[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O15[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O15[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O15[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O15[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O15[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O16[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O16[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O16[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O16[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O16[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O16[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O16[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O16[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O17[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O17[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O17[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O17[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O17[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O17[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O17[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O17[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O18[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O18[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O18[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O18[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O18[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O18[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O18[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O18[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O19[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O19[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O19[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O19[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O19[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O19[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O19[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O19[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O20[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O20[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O20[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O20[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O20[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O20[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O20[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O20[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O21[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O21[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O21[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O21[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O21[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O21[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O21[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O21[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O22[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O22[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O22[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O22[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O22[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O22[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O22[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O22[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O23[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O23[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O23[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O23[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O23[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O23[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O23[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O23[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O24[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O24[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O24[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O24[12] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_432/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_444/\trunc_ln42_7_reg_1194_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_444/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_456/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_464/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_236/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_294/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_242/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_444/\add_ln58_21_reg_1250_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 2536.980 ; gain = 856.934 ; free physical = 64764 ; free virtual = 86987
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 2547.934 ; gain = 867.887 ; free physical = 64260 ; free virtual = 86573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 2559.859 ; gain = 879.812 ; free physical = 63865 ; free virtual = 86185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:01:08 . Memory (MB): peak = 2621.242 ; gain = 941.195 ; free physical = 61147 ; free virtual = 83516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:01:08 . Memory (MB): peak = 2621.242 ; gain = 941.195 ; free physical = 61057 ; free virtual = 83426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:10 . Memory (MB): peak = 2621.242 ; gain = 941.195 ; free physical = 60832 ; free virtual = 83200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:10 . Memory (MB): peak = 2621.242 ; gain = 941.195 ; free physical = 60790 ; free virtual = 83159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:10 . Memory (MB): peak = 2621.242 ; gain = 941.195 ; free physical = 60602 ; free virtual = 82971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:11 . Memory (MB): peak = 2621.242 ; gain = 941.195 ; free physical = 60561 ; free virtual = 82930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | nModule_read_reg_2075_pp0_iter3_reg_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | x_local_read_reg_2080_pp0_iter3_reg_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  6947|
|3     |LUT1   |  3241|
|4     |LUT2   | 13158|
|5     |LUT3   |  9549|
|6     |LUT4   |  8689|
|7     |LUT5   |   422|
|8     |LUT6   |   585|
|9     |SRL16E |    32|
|10    |FDRE   | 29519|
|11    |IBUF   |   600|
|12    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
|      |Instance                                                                      |Module                                                                     |Cells |
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
|1     |top                                                                           |                                                                           | 72755|
|2     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_236 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s |   738|
|3     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_370 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | 14765|
|4     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_191  |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s  | 49835|
|5     |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_444 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s |   875|
|6     |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_464 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s |    98|
|7     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_242     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s     |  2304|
|8     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_294     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s     |   480|
|9     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_432     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s     |   384|
|10    |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_456     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s     |   183|
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:11 . Memory (MB): peak = 2621.242 ; gain = 941.195 ; free physical = 60543 ; free virtual = 82912
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 106 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:15 . Memory (MB): peak = 2625.152 ; gain = 945.105 ; free physical = 65728 ; free virtual = 88097
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:15 . Memory (MB): peak = 2625.152 ; gain = 945.105 ; free physical = 65729 ; free virtual = 88089
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2625.152 ; gain = 0.000 ; free physical = 65171 ; free virtual = 87530
INFO: [Netlist 29-17] Analyzing 6947 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.672 ; gain = 0.000 ; free physical = 64793 ; free virtual = 87164
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 66251bd3
INFO: [Common 17-83] Releasing license: Synthesis
167 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:28 . Memory (MB): peak = 2756.672 ; gain = 1082.586 ; free physical = 64792 ; free virtual = 87160
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 7354.425; main = 1575.397; forked = 5954.360
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 16078.137; main = 2756.676; forked = 13456.895
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Feb 23 22:00:38 2026...
