Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 5992d48039c145afa84304c6595d91bd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mod_keygen_behav xil_defaultlib.tb_mod_keygen xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 120 for port 'kg_dataOut' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/tb_mod_keygen.sv:24]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/../design/keyGen/mod_keygen.sv" Line 3. Module mod_keygen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/../design/keyGen/mod_keygen.sv" Line 3. Module mod_keygen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_keygen
Compiling module xil_defaultlib.tb_mod_keygen
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mod_keygen_behav
