Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov 10 20:58:39 2021
| Host         : Dreampoet running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             152 |           52 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              43 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------------------------------------------------+---------------------------------------------+------------------+----------------+
|         Clock Signal        |                        Enable Signal                        |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-----------------------------+-------------------------------------------------------------+---------------------------------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG          | u_uart_tx_change/uart_txd_i_1_n_0                           | Uart_led_show_ints/filter_up_ints/sys_rst_n |                1 |              1 |
|  sys_clk_IBUF_BUFG          | u_uart_rx/rx_cnt[3]_i_1_n_0                                 | Uart_led_show_ints/filter_up_ints/sys_rst_n |                1 |              4 |
|  sys_clk_IBUF_BUFG          | u_uart_tx_change/tx_cnt[3]_i_1_n_0                          | Uart_led_show_ints/filter_up_ints/sys_rst_n |                1 |              4 |
|  sys_clk_IBUF_BUFG          | Uart_led_show_ints/filter_up_ints/uart_data_count_reg[1][0] | Uart_led_show_ints/filter_up_ints/sys_rst_n |                2 |              8 |
|  sys_clk_IBUF_BUFG          | Uart_led_show_ints/filter_up_ints/uart_data_count_reg[0][0] | Uart_led_show_ints/filter_up_ints/sys_rst_n |                2 |              8 |
|  sys_clk_IBUF_BUFG          | Uart_led_show_ints/filter_up_ints/E[0]                      | Uart_led_show_ints/filter_up_ints/sys_rst_n |                2 |              8 |
|  vga_char_display_ints/pclk | vga_char_display_ints/vcount                                | Uart_led_show_ints/filter_up_ints/sys_rst_n |                5 |             10 |
|  vga_char_display_ints/pclk |                                                             | Uart_led_show_ints/filter_up_ints/sys_rst_n |                7 |             18 |
|  sys_clk_IBUF_BUFG          |                                                             | Uart_led_show_ints/filter_up_ints/sys_rst_n |               45 |            134 |
+-----------------------------+-------------------------------------------------------------+---------------------------------------------+------------------+----------------+


