

================================================================
== Vitis HLS Report for 'multicycle_pipeline_ip_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Mon Jul 11 09:01:22 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        multicycle_pipeline_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.413 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |       32|       32|         1|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       8|     51|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln886_fu_942_p2    |         +|   0|  0|  14|           6|           1|
    |icmp_ln1073_fu_936_p2  |      icmp|   0|  0|  10|           6|           7|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  24|          12|           8|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_done_int             |   9|          2|    1|          2|
    |ap_sig_allocacmp_r_V_1  |   9|          2|    6|         12|
    |r_V_fu_220              |   9|          2|    6|         12|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  27|          6|   13|         26|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |r_V_fu_220   |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  multicycle_pipeline_ip_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  multicycle_pipeline_ip_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  multicycle_pipeline_ip_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  multicycle_pipeline_ip_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  multicycle_pipeline_ip_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  multicycle_pipeline_ip_Pipeline_VITIS_LOOP_23_1|  return value|
|reg_file_31_out                  |  out|   32|      ap_vld|                                  reg_file_31_out|       pointer|
|reg_file_31_out_ap_vld           |  out|    1|      ap_vld|                                  reg_file_31_out|       pointer|
|is_reg_computed_V_31_out         |  out|    1|      ap_vld|                         is_reg_computed_V_31_out|       pointer|
|is_reg_computed_V_31_out_ap_vld  |  out|    1|      ap_vld|                         is_reg_computed_V_31_out|       pointer|
|reg_file_30_out                  |  out|   32|      ap_vld|                                  reg_file_30_out|       pointer|
|reg_file_30_out_ap_vld           |  out|    1|      ap_vld|                                  reg_file_30_out|       pointer|
|is_reg_computed_V_30_out         |  out|    1|      ap_vld|                         is_reg_computed_V_30_out|       pointer|
|is_reg_computed_V_30_out_ap_vld  |  out|    1|      ap_vld|                         is_reg_computed_V_30_out|       pointer|
|reg_file_29_out                  |  out|   32|      ap_vld|                                  reg_file_29_out|       pointer|
|reg_file_29_out_ap_vld           |  out|    1|      ap_vld|                                  reg_file_29_out|       pointer|
|is_reg_computed_V_29_out         |  out|    1|      ap_vld|                         is_reg_computed_V_29_out|       pointer|
|is_reg_computed_V_29_out_ap_vld  |  out|    1|      ap_vld|                         is_reg_computed_V_29_out|       pointer|
|reg_file_28_out                  |  out|   32|      ap_vld|                                  reg_file_28_out|       pointer|
|reg_file_28_out_ap_vld           |  out|    1|      ap_vld|                                  reg_file_28_out|       pointer|
|is_reg_computed_V_28_out         |  out|    1|      ap_vld|                         is_reg_computed_V_28_out|       pointer|
|is_reg_computed_V_28_out_ap_vld  |  out|    1|      ap_vld|                         is_reg_computed_V_28_out|       pointer|
|reg_file_27_out                  |  out|   32|      ap_vld|                                  reg_file_27_out|       pointer|
|reg_file_27_out_ap_vld           |  out|    1|      ap_vld|                                  reg_file_27_out|       pointer|
|is_reg_computed_V_27_out         |  out|    1|      ap_vld|                         is_reg_computed_V_27_out|       pointer|
|is_reg_computed_V_27_out_ap_vld  |  out|    1|      ap_vld|                         is_reg_computed_V_27_out|       pointer|
|reg_file_26_out                  |  out|   32|      ap_vld|                                  reg_file_26_out|       pointer|
|reg_file_26_out_ap_vld           |  out|    1|      ap_vld|                                  reg_file_26_out|       pointer|
|is_reg_computed_V_26_out         |  out|    1|      ap_vld|                         is_reg_computed_V_26_out|       pointer|
|is_reg_computed_V_26_out_ap_vld  |  out|    1|      ap_vld|                         is_reg_computed_V_26_out|       pointer|
|reg_file_25_out                  |  out|   32|      ap_vld|                                  reg_file_25_out|       pointer|
|reg_file_25_out_ap_vld           |  out|    1|      ap_vld|                                  reg_file_25_out|       pointer|
|is_reg_computed_V_25_out         |  out|    1|      ap_vld|                         is_reg_computed_V_25_out|       pointer|
|is_reg_computed_V_25_out_ap_vld  |  out|    1|      ap_vld|                         is_reg_computed_V_25_out|       pointer|
|reg_file_24_out                  |  out|   32|      ap_vld|                                  reg_file_24_out|       pointer|
|reg_file_24_out_ap_vld           |  out|    1|      ap_vld|                                  reg_file_24_out|       pointer|
|is_reg_computed_V_24_out         |  out|    1|      ap_vld|                         is_reg_computed_V_24_out|       pointer|
|is_reg_computed_V_24_out_ap_vld  |  out|    1|      ap_vld|                         is_reg_computed_V_24_out|       pointer|
|reg_file_23_out                  |  out|   32|      ap_vld|                                  reg_file_23_out|       pointer|
|reg_file_23_out_ap_vld           |  out|    1|      ap_vld|                                  reg_file_23_out|       pointer|
|is_reg_computed_V_23_out         |  out|    1|      ap_vld|                         is_reg_computed_V_23_out|       pointer|
|is_reg_computed_V_23_out_ap_vld  |  out|    1|      ap_vld|                         is_reg_computed_V_23_out|       pointer|
|reg_file_22_out                  |  out|   32|      ap_vld|                                  reg_file_22_out|       pointer|
|reg_file_22_out_ap_vld           |  out|    1|      ap_vld|                                  reg_file_22_out|       pointer|
|is_reg_computed_V_22_out         |  out|    1|      ap_vld|                         is_reg_computed_V_22_out|       pointer|
|is_reg_computed_V_22_out_ap_vld  |  out|    1|      ap_vld|                         is_reg_computed_V_22_out|       pointer|
|reg_file_21_out                  |  out|   32|      ap_vld|                                  reg_file_21_out|       pointer|
|reg_file_21_out_ap_vld           |  out|    1|      ap_vld|                                  reg_file_21_out|       pointer|
|is_reg_computed_V_21_out         |  out|    1|      ap_vld|                         is_reg_computed_V_21_out|       pointer|
|is_reg_computed_V_21_out_ap_vld  |  out|    1|      ap_vld|                         is_reg_computed_V_21_out|       pointer|
|reg_file_20_out                  |  out|   32|      ap_vld|                                  reg_file_20_out|       pointer|
|reg_file_20_out_ap_vld           |  out|    1|      ap_vld|                                  reg_file_20_out|       pointer|
|is_reg_computed_V_20_out         |  out|    1|      ap_vld|                         is_reg_computed_V_20_out|       pointer|
|is_reg_computed_V_20_out_ap_vld  |  out|    1|      ap_vld|                         is_reg_computed_V_20_out|       pointer|
|reg_file_19_out                  |  out|   32|      ap_vld|                                  reg_file_19_out|       pointer|
|reg_file_19_out_ap_vld           |  out|    1|      ap_vld|                                  reg_file_19_out|       pointer|
|is_reg_computed_V_19_out         |  out|    1|      ap_vld|                         is_reg_computed_V_19_out|       pointer|
|is_reg_computed_V_19_out_ap_vld  |  out|    1|      ap_vld|                         is_reg_computed_V_19_out|       pointer|
|reg_file_18_out                  |  out|   32|      ap_vld|                                  reg_file_18_out|       pointer|
|reg_file_18_out_ap_vld           |  out|    1|      ap_vld|                                  reg_file_18_out|       pointer|
|is_reg_computed_V_18_out         |  out|    1|      ap_vld|                         is_reg_computed_V_18_out|       pointer|
|is_reg_computed_V_18_out_ap_vld  |  out|    1|      ap_vld|                         is_reg_computed_V_18_out|       pointer|
|reg_file_17_out                  |  out|   32|      ap_vld|                                  reg_file_17_out|       pointer|
|reg_file_17_out_ap_vld           |  out|    1|      ap_vld|                                  reg_file_17_out|       pointer|
|is_reg_computed_V_17_out         |  out|    1|      ap_vld|                         is_reg_computed_V_17_out|       pointer|
|is_reg_computed_V_17_out_ap_vld  |  out|    1|      ap_vld|                         is_reg_computed_V_17_out|       pointer|
|reg_file_16_out                  |  out|   32|      ap_vld|                                  reg_file_16_out|       pointer|
|reg_file_16_out_ap_vld           |  out|    1|      ap_vld|                                  reg_file_16_out|       pointer|
|is_reg_computed_V_16_out         |  out|    1|      ap_vld|                         is_reg_computed_V_16_out|       pointer|
|is_reg_computed_V_16_out_ap_vld  |  out|    1|      ap_vld|                         is_reg_computed_V_16_out|       pointer|
|reg_file_15_out                  |  out|   32|      ap_vld|                                  reg_file_15_out|       pointer|
|reg_file_15_out_ap_vld           |  out|    1|      ap_vld|                                  reg_file_15_out|       pointer|
|is_reg_computed_V_15_out         |  out|    1|      ap_vld|                         is_reg_computed_V_15_out|       pointer|
|is_reg_computed_V_15_out_ap_vld  |  out|    1|      ap_vld|                         is_reg_computed_V_15_out|       pointer|
|reg_file_14_out                  |  out|   32|      ap_vld|                                  reg_file_14_out|       pointer|
|reg_file_14_out_ap_vld           |  out|    1|      ap_vld|                                  reg_file_14_out|       pointer|
|is_reg_computed_V_14_out         |  out|    1|      ap_vld|                         is_reg_computed_V_14_out|       pointer|
|is_reg_computed_V_14_out_ap_vld  |  out|    1|      ap_vld|                         is_reg_computed_V_14_out|       pointer|
|reg_file_13_out                  |  out|   32|      ap_vld|                                  reg_file_13_out|       pointer|
|reg_file_13_out_ap_vld           |  out|    1|      ap_vld|                                  reg_file_13_out|       pointer|
|is_reg_computed_V_13_out         |  out|    1|      ap_vld|                         is_reg_computed_V_13_out|       pointer|
|is_reg_computed_V_13_out_ap_vld  |  out|    1|      ap_vld|                         is_reg_computed_V_13_out|       pointer|
|reg_file_12_out                  |  out|   32|      ap_vld|                                  reg_file_12_out|       pointer|
|reg_file_12_out_ap_vld           |  out|    1|      ap_vld|                                  reg_file_12_out|       pointer|
|is_reg_computed_V_12_out         |  out|    1|      ap_vld|                         is_reg_computed_V_12_out|       pointer|
|is_reg_computed_V_12_out_ap_vld  |  out|    1|      ap_vld|                         is_reg_computed_V_12_out|       pointer|
|reg_file_11_out                  |  out|   32|      ap_vld|                                  reg_file_11_out|       pointer|
|reg_file_11_out_ap_vld           |  out|    1|      ap_vld|                                  reg_file_11_out|       pointer|
|is_reg_computed_V_11_out         |  out|    1|      ap_vld|                         is_reg_computed_V_11_out|       pointer|
|is_reg_computed_V_11_out_ap_vld  |  out|    1|      ap_vld|                         is_reg_computed_V_11_out|       pointer|
|reg_file_10_out                  |  out|   32|      ap_vld|                                  reg_file_10_out|       pointer|
|reg_file_10_out_ap_vld           |  out|    1|      ap_vld|                                  reg_file_10_out|       pointer|
|is_reg_computed_V_10_out         |  out|    1|      ap_vld|                         is_reg_computed_V_10_out|       pointer|
|is_reg_computed_V_10_out_ap_vld  |  out|    1|      ap_vld|                         is_reg_computed_V_10_out|       pointer|
|reg_file_9_out                   |  out|   32|      ap_vld|                                   reg_file_9_out|       pointer|
|reg_file_9_out_ap_vld            |  out|    1|      ap_vld|                                   reg_file_9_out|       pointer|
|is_reg_computed_V_9_out          |  out|    1|      ap_vld|                          is_reg_computed_V_9_out|       pointer|
|is_reg_computed_V_9_out_ap_vld   |  out|    1|      ap_vld|                          is_reg_computed_V_9_out|       pointer|
|reg_file_8_out                   |  out|   32|      ap_vld|                                   reg_file_8_out|       pointer|
|reg_file_8_out_ap_vld            |  out|    1|      ap_vld|                                   reg_file_8_out|       pointer|
|is_reg_computed_V_8_out          |  out|    1|      ap_vld|                          is_reg_computed_V_8_out|       pointer|
|is_reg_computed_V_8_out_ap_vld   |  out|    1|      ap_vld|                          is_reg_computed_V_8_out|       pointer|
|reg_file_7_out                   |  out|   32|      ap_vld|                                   reg_file_7_out|       pointer|
|reg_file_7_out_ap_vld            |  out|    1|      ap_vld|                                   reg_file_7_out|       pointer|
|is_reg_computed_V_7_out          |  out|    1|      ap_vld|                          is_reg_computed_V_7_out|       pointer|
|is_reg_computed_V_7_out_ap_vld   |  out|    1|      ap_vld|                          is_reg_computed_V_7_out|       pointer|
|reg_file_6_out                   |  out|   32|      ap_vld|                                   reg_file_6_out|       pointer|
|reg_file_6_out_ap_vld            |  out|    1|      ap_vld|                                   reg_file_6_out|       pointer|
|is_reg_computed_V_6_out          |  out|    1|      ap_vld|                          is_reg_computed_V_6_out|       pointer|
|is_reg_computed_V_6_out_ap_vld   |  out|    1|      ap_vld|                          is_reg_computed_V_6_out|       pointer|
|reg_file_5_out                   |  out|   32|      ap_vld|                                   reg_file_5_out|       pointer|
|reg_file_5_out_ap_vld            |  out|    1|      ap_vld|                                   reg_file_5_out|       pointer|
|is_reg_computed_V_5_out          |  out|    1|      ap_vld|                          is_reg_computed_V_5_out|       pointer|
|is_reg_computed_V_5_out_ap_vld   |  out|    1|      ap_vld|                          is_reg_computed_V_5_out|       pointer|
|reg_file_4_out                   |  out|   32|      ap_vld|                                   reg_file_4_out|       pointer|
|reg_file_4_out_ap_vld            |  out|    1|      ap_vld|                                   reg_file_4_out|       pointer|
|is_reg_computed_V_4_out          |  out|    1|      ap_vld|                          is_reg_computed_V_4_out|       pointer|
|is_reg_computed_V_4_out_ap_vld   |  out|    1|      ap_vld|                          is_reg_computed_V_4_out|       pointer|
|reg_file_3_out                   |  out|   32|      ap_vld|                                   reg_file_3_out|       pointer|
|reg_file_3_out_ap_vld            |  out|    1|      ap_vld|                                   reg_file_3_out|       pointer|
|is_reg_computed_V_3_out          |  out|    1|      ap_vld|                          is_reg_computed_V_3_out|       pointer|
|is_reg_computed_V_3_out_ap_vld   |  out|    1|      ap_vld|                          is_reg_computed_V_3_out|       pointer|
|reg_file_2_out                   |  out|   32|      ap_vld|                                   reg_file_2_out|       pointer|
|reg_file_2_out_ap_vld            |  out|    1|      ap_vld|                                   reg_file_2_out|       pointer|
|is_reg_computed_V_2_out          |  out|    1|      ap_vld|                          is_reg_computed_V_2_out|       pointer|
|is_reg_computed_V_2_out_ap_vld   |  out|    1|      ap_vld|                          is_reg_computed_V_2_out|       pointer|
|reg_file_1_out                   |  out|   32|      ap_vld|                                   reg_file_1_out|       pointer|
|reg_file_1_out_ap_vld            |  out|    1|      ap_vld|                                   reg_file_1_out|       pointer|
|is_reg_computed_V_1_out          |  out|    1|      ap_vld|                          is_reg_computed_V_1_out|       pointer|
|is_reg_computed_V_1_out_ap_vld   |  out|    1|      ap_vld|                          is_reg_computed_V_1_out|       pointer|
|reg_file_out                     |  out|   32|      ap_vld|                                     reg_file_out|       pointer|
|reg_file_out_ap_vld              |  out|    1|      ap_vld|                                     reg_file_out|       pointer|
|is_reg_computed_V_out            |  out|    1|      ap_vld|                            is_reg_computed_V_out|       pointer|
|is_reg_computed_V_out_ap_vld     |  out|    1|      ap_vld|                            is_reg_computed_V_out|       pointer|
+---------------------------------+-----+-----+------------+-------------------------------------------------+--------------+

