// Seed: 1477356769
module module_0 (
    output supply0 id_0,
    input wor id_1,
    output uwire id_2
);
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input uwire id_2,
    input wand id_3,
    output supply0 id_4
    , id_14,
    input tri0 id_5,
    input tri id_6,
    input tri1 id_7,
    input wire id_8,
    input wire id_9,
    output tri id_10,
    input supply1 id_11,
    input tri id_12
);
  assign {1, 1 == id_14 & 1} = id_5;
  module_0 modCall_1 (
      id_4,
      id_12,
      id_4
  );
endmodule
