{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1411322325518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1411322325518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 21 12:58:45 2014 " "Processing started: Sun Sep 21 12:58:45 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1411322325518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1411322325518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2_Part1 -c Lab2_Part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2_Part1 -c Lab2_Part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1411322325518 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1411322325845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_part1.v 2 2 " "Found 2 design units, including 2 entities, in source file lab2_part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_Part1 " "Found entity 1: Lab2_Part1" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411322325892 ""} { "Info" "ISGN_ENTITY_NAME" "2 setDisplay " "Found entity 2: setDisplay" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411322325892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411322325892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2_Part1 " "Elaborating entity \"Lab2_Part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1411322325923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setDisplay setDisplay:s0 " "Elaborating entity \"setDisplay\" for hierarchy \"setDisplay:s0\"" {  } { { "Lab2_Part1.v" "s0" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411322325939 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT" "Lab2_Part1.v(33) " "Verilog HDL unsupported feature error at Lab2_Part1.v(33): Procedural Continuous Assignment to register is not supported" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 33 0 0 } }  } 0 10043 "Verilog HDL unsupported feature error at %1!s!: Procedural Continuous Assignment to register is not supported" 0 0 "Quartus II" 0 -1 1411322325954 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Lab2_Part1.v(21) " "Verilog HDL Always Construct warning at Lab2_Part1.v(21): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1411322325954 "|Lab2_Part1|setDisplay:s0"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "setDisplay:s0 " "Can't elaborate user hierarchy \"setDisplay:s0\"" {  } { { "Lab2_Part1.v" "s0" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 9 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411322325954 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1411322326048 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 21 12:58:46 2014 " "Processing ended: Sun Sep 21 12:58:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1411322326048 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1411322326048 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1411322326048 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1411322326048 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1411322326641 ""}
