
project_new_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000133d4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00014c48  08013678  08013678  00014678  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080282c0  080282c0  0002ac00  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080282c0  080282c0  000292c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080282c8  080282c8  0002ac00  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080282c8  080282c8  000292c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080282cc  080282cc  000292cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  24000000  080282d0  0002a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RAM_D2       00000800  24000200  080284bc  0002a200  2**5
                  CONTENTS, ALLOC, LOAD, DATA
 10 .DTCMRAM      00000200  24000a00  08028cbc  0002aa00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000048c0  24000c00  08028ebc  0002ac00  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  240054c0  08028ebc  0002b4c0  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  0002ac00  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002a535  00000000  00000000  0002ac2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00005f1b  00000000  00000000  00055163  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001f00  00000000  00000000  0005b080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001784  00000000  00000000  0005cf80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000433b7  00000000  00000000  0005e704  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00032881  00000000  00000000  000a1abb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    001a2e07  00000000  00000000  000d433c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00277143  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00008f54  00000000  00000000  00277188  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000006b  00000000  00000000  002800dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000c00 	.word	0x24000c00
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801365c 	.word	0x0801365c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000c04 	.word	0x24000c04
 80002dc:	0801365c 	.word	0x0801365c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b988 	b.w	8000a30 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f806 	bl	8000738 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__udivmoddi4>:
 8000738:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800073c:	9d08      	ldr	r5, [sp, #32]
 800073e:	468e      	mov	lr, r1
 8000740:	4604      	mov	r4, r0
 8000742:	4688      	mov	r8, r1
 8000744:	2b00      	cmp	r3, #0
 8000746:	d14a      	bne.n	80007de <__udivmoddi4+0xa6>
 8000748:	428a      	cmp	r2, r1
 800074a:	4617      	mov	r7, r2
 800074c:	d962      	bls.n	8000814 <__udivmoddi4+0xdc>
 800074e:	fab2 f682 	clz	r6, r2
 8000752:	b14e      	cbz	r6, 8000768 <__udivmoddi4+0x30>
 8000754:	f1c6 0320 	rsb	r3, r6, #32
 8000758:	fa01 f806 	lsl.w	r8, r1, r6
 800075c:	fa20 f303 	lsr.w	r3, r0, r3
 8000760:	40b7      	lsls	r7, r6
 8000762:	ea43 0808 	orr.w	r8, r3, r8
 8000766:	40b4      	lsls	r4, r6
 8000768:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800076c:	fa1f fc87 	uxth.w	ip, r7
 8000770:	fbb8 f1fe 	udiv	r1, r8, lr
 8000774:	0c23      	lsrs	r3, r4, #16
 8000776:	fb0e 8811 	mls	r8, lr, r1, r8
 800077a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800077e:	fb01 f20c 	mul.w	r2, r1, ip
 8000782:	429a      	cmp	r2, r3
 8000784:	d909      	bls.n	800079a <__udivmoddi4+0x62>
 8000786:	18fb      	adds	r3, r7, r3
 8000788:	f101 30ff 	add.w	r0, r1, #4294967295
 800078c:	f080 80ea 	bcs.w	8000964 <__udivmoddi4+0x22c>
 8000790:	429a      	cmp	r2, r3
 8000792:	f240 80e7 	bls.w	8000964 <__udivmoddi4+0x22c>
 8000796:	3902      	subs	r1, #2
 8000798:	443b      	add	r3, r7
 800079a:	1a9a      	subs	r2, r3, r2
 800079c:	b2a3      	uxth	r3, r4
 800079e:	fbb2 f0fe 	udiv	r0, r2, lr
 80007a2:	fb0e 2210 	mls	r2, lr, r0, r2
 80007a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007aa:	fb00 fc0c 	mul.w	ip, r0, ip
 80007ae:	459c      	cmp	ip, r3
 80007b0:	d909      	bls.n	80007c6 <__udivmoddi4+0x8e>
 80007b2:	18fb      	adds	r3, r7, r3
 80007b4:	f100 32ff 	add.w	r2, r0, #4294967295
 80007b8:	f080 80d6 	bcs.w	8000968 <__udivmoddi4+0x230>
 80007bc:	459c      	cmp	ip, r3
 80007be:	f240 80d3 	bls.w	8000968 <__udivmoddi4+0x230>
 80007c2:	443b      	add	r3, r7
 80007c4:	3802      	subs	r0, #2
 80007c6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80007ca:	eba3 030c 	sub.w	r3, r3, ip
 80007ce:	2100      	movs	r1, #0
 80007d0:	b11d      	cbz	r5, 80007da <__udivmoddi4+0xa2>
 80007d2:	40f3      	lsrs	r3, r6
 80007d4:	2200      	movs	r2, #0
 80007d6:	e9c5 3200 	strd	r3, r2, [r5]
 80007da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007de:	428b      	cmp	r3, r1
 80007e0:	d905      	bls.n	80007ee <__udivmoddi4+0xb6>
 80007e2:	b10d      	cbz	r5, 80007e8 <__udivmoddi4+0xb0>
 80007e4:	e9c5 0100 	strd	r0, r1, [r5]
 80007e8:	2100      	movs	r1, #0
 80007ea:	4608      	mov	r0, r1
 80007ec:	e7f5      	b.n	80007da <__udivmoddi4+0xa2>
 80007ee:	fab3 f183 	clz	r1, r3
 80007f2:	2900      	cmp	r1, #0
 80007f4:	d146      	bne.n	8000884 <__udivmoddi4+0x14c>
 80007f6:	4573      	cmp	r3, lr
 80007f8:	d302      	bcc.n	8000800 <__udivmoddi4+0xc8>
 80007fa:	4282      	cmp	r2, r0
 80007fc:	f200 8105 	bhi.w	8000a0a <__udivmoddi4+0x2d2>
 8000800:	1a84      	subs	r4, r0, r2
 8000802:	eb6e 0203 	sbc.w	r2, lr, r3
 8000806:	2001      	movs	r0, #1
 8000808:	4690      	mov	r8, r2
 800080a:	2d00      	cmp	r5, #0
 800080c:	d0e5      	beq.n	80007da <__udivmoddi4+0xa2>
 800080e:	e9c5 4800 	strd	r4, r8, [r5]
 8000812:	e7e2      	b.n	80007da <__udivmoddi4+0xa2>
 8000814:	2a00      	cmp	r2, #0
 8000816:	f000 8090 	beq.w	800093a <__udivmoddi4+0x202>
 800081a:	fab2 f682 	clz	r6, r2
 800081e:	2e00      	cmp	r6, #0
 8000820:	f040 80a4 	bne.w	800096c <__udivmoddi4+0x234>
 8000824:	1a8a      	subs	r2, r1, r2
 8000826:	0c03      	lsrs	r3, r0, #16
 8000828:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800082c:	b280      	uxth	r0, r0
 800082e:	b2bc      	uxth	r4, r7
 8000830:	2101      	movs	r1, #1
 8000832:	fbb2 fcfe 	udiv	ip, r2, lr
 8000836:	fb0e 221c 	mls	r2, lr, ip, r2
 800083a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800083e:	fb04 f20c 	mul.w	r2, r4, ip
 8000842:	429a      	cmp	r2, r3
 8000844:	d907      	bls.n	8000856 <__udivmoddi4+0x11e>
 8000846:	18fb      	adds	r3, r7, r3
 8000848:	f10c 38ff 	add.w	r8, ip, #4294967295
 800084c:	d202      	bcs.n	8000854 <__udivmoddi4+0x11c>
 800084e:	429a      	cmp	r2, r3
 8000850:	f200 80e0 	bhi.w	8000a14 <__udivmoddi4+0x2dc>
 8000854:	46c4      	mov	ip, r8
 8000856:	1a9b      	subs	r3, r3, r2
 8000858:	fbb3 f2fe 	udiv	r2, r3, lr
 800085c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000860:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000864:	fb02 f404 	mul.w	r4, r2, r4
 8000868:	429c      	cmp	r4, r3
 800086a:	d907      	bls.n	800087c <__udivmoddi4+0x144>
 800086c:	18fb      	adds	r3, r7, r3
 800086e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000872:	d202      	bcs.n	800087a <__udivmoddi4+0x142>
 8000874:	429c      	cmp	r4, r3
 8000876:	f200 80ca 	bhi.w	8000a0e <__udivmoddi4+0x2d6>
 800087a:	4602      	mov	r2, r0
 800087c:	1b1b      	subs	r3, r3, r4
 800087e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000882:	e7a5      	b.n	80007d0 <__udivmoddi4+0x98>
 8000884:	f1c1 0620 	rsb	r6, r1, #32
 8000888:	408b      	lsls	r3, r1
 800088a:	fa22 f706 	lsr.w	r7, r2, r6
 800088e:	431f      	orrs	r7, r3
 8000890:	fa0e f401 	lsl.w	r4, lr, r1
 8000894:	fa20 f306 	lsr.w	r3, r0, r6
 8000898:	fa2e fe06 	lsr.w	lr, lr, r6
 800089c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80008a0:	4323      	orrs	r3, r4
 80008a2:	fa00 f801 	lsl.w	r8, r0, r1
 80008a6:	fa1f fc87 	uxth.w	ip, r7
 80008aa:	fbbe f0f9 	udiv	r0, lr, r9
 80008ae:	0c1c      	lsrs	r4, r3, #16
 80008b0:	fb09 ee10 	mls	lr, r9, r0, lr
 80008b4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80008b8:	fb00 fe0c 	mul.w	lr, r0, ip
 80008bc:	45a6      	cmp	lr, r4
 80008be:	fa02 f201 	lsl.w	r2, r2, r1
 80008c2:	d909      	bls.n	80008d8 <__udivmoddi4+0x1a0>
 80008c4:	193c      	adds	r4, r7, r4
 80008c6:	f100 3aff 	add.w	sl, r0, #4294967295
 80008ca:	f080 809c 	bcs.w	8000a06 <__udivmoddi4+0x2ce>
 80008ce:	45a6      	cmp	lr, r4
 80008d0:	f240 8099 	bls.w	8000a06 <__udivmoddi4+0x2ce>
 80008d4:	3802      	subs	r0, #2
 80008d6:	443c      	add	r4, r7
 80008d8:	eba4 040e 	sub.w	r4, r4, lr
 80008dc:	fa1f fe83 	uxth.w	lr, r3
 80008e0:	fbb4 f3f9 	udiv	r3, r4, r9
 80008e4:	fb09 4413 	mls	r4, r9, r3, r4
 80008e8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80008ec:	fb03 fc0c 	mul.w	ip, r3, ip
 80008f0:	45a4      	cmp	ip, r4
 80008f2:	d908      	bls.n	8000906 <__udivmoddi4+0x1ce>
 80008f4:	193c      	adds	r4, r7, r4
 80008f6:	f103 3eff 	add.w	lr, r3, #4294967295
 80008fa:	f080 8082 	bcs.w	8000a02 <__udivmoddi4+0x2ca>
 80008fe:	45a4      	cmp	ip, r4
 8000900:	d97f      	bls.n	8000a02 <__udivmoddi4+0x2ca>
 8000902:	3b02      	subs	r3, #2
 8000904:	443c      	add	r4, r7
 8000906:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800090a:	eba4 040c 	sub.w	r4, r4, ip
 800090e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000912:	4564      	cmp	r4, ip
 8000914:	4673      	mov	r3, lr
 8000916:	46e1      	mov	r9, ip
 8000918:	d362      	bcc.n	80009e0 <__udivmoddi4+0x2a8>
 800091a:	d05f      	beq.n	80009dc <__udivmoddi4+0x2a4>
 800091c:	b15d      	cbz	r5, 8000936 <__udivmoddi4+0x1fe>
 800091e:	ebb8 0203 	subs.w	r2, r8, r3
 8000922:	eb64 0409 	sbc.w	r4, r4, r9
 8000926:	fa04 f606 	lsl.w	r6, r4, r6
 800092a:	fa22 f301 	lsr.w	r3, r2, r1
 800092e:	431e      	orrs	r6, r3
 8000930:	40cc      	lsrs	r4, r1
 8000932:	e9c5 6400 	strd	r6, r4, [r5]
 8000936:	2100      	movs	r1, #0
 8000938:	e74f      	b.n	80007da <__udivmoddi4+0xa2>
 800093a:	fbb1 fcf2 	udiv	ip, r1, r2
 800093e:	0c01      	lsrs	r1, r0, #16
 8000940:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000944:	b280      	uxth	r0, r0
 8000946:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800094a:	463b      	mov	r3, r7
 800094c:	4638      	mov	r0, r7
 800094e:	463c      	mov	r4, r7
 8000950:	46b8      	mov	r8, r7
 8000952:	46be      	mov	lr, r7
 8000954:	2620      	movs	r6, #32
 8000956:	fbb1 f1f7 	udiv	r1, r1, r7
 800095a:	eba2 0208 	sub.w	r2, r2, r8
 800095e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000962:	e766      	b.n	8000832 <__udivmoddi4+0xfa>
 8000964:	4601      	mov	r1, r0
 8000966:	e718      	b.n	800079a <__udivmoddi4+0x62>
 8000968:	4610      	mov	r0, r2
 800096a:	e72c      	b.n	80007c6 <__udivmoddi4+0x8e>
 800096c:	f1c6 0220 	rsb	r2, r6, #32
 8000970:	fa2e f302 	lsr.w	r3, lr, r2
 8000974:	40b7      	lsls	r7, r6
 8000976:	40b1      	lsls	r1, r6
 8000978:	fa20 f202 	lsr.w	r2, r0, r2
 800097c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000980:	430a      	orrs	r2, r1
 8000982:	fbb3 f8fe 	udiv	r8, r3, lr
 8000986:	b2bc      	uxth	r4, r7
 8000988:	fb0e 3318 	mls	r3, lr, r8, r3
 800098c:	0c11      	lsrs	r1, r2, #16
 800098e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000992:	fb08 f904 	mul.w	r9, r8, r4
 8000996:	40b0      	lsls	r0, r6
 8000998:	4589      	cmp	r9, r1
 800099a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800099e:	b280      	uxth	r0, r0
 80009a0:	d93e      	bls.n	8000a20 <__udivmoddi4+0x2e8>
 80009a2:	1879      	adds	r1, r7, r1
 80009a4:	f108 3cff 	add.w	ip, r8, #4294967295
 80009a8:	d201      	bcs.n	80009ae <__udivmoddi4+0x276>
 80009aa:	4589      	cmp	r9, r1
 80009ac:	d81f      	bhi.n	80009ee <__udivmoddi4+0x2b6>
 80009ae:	eba1 0109 	sub.w	r1, r1, r9
 80009b2:	fbb1 f9fe 	udiv	r9, r1, lr
 80009b6:	fb09 f804 	mul.w	r8, r9, r4
 80009ba:	fb0e 1119 	mls	r1, lr, r9, r1
 80009be:	b292      	uxth	r2, r2
 80009c0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80009c4:	4542      	cmp	r2, r8
 80009c6:	d229      	bcs.n	8000a1c <__udivmoddi4+0x2e4>
 80009c8:	18ba      	adds	r2, r7, r2
 80009ca:	f109 31ff 	add.w	r1, r9, #4294967295
 80009ce:	d2c4      	bcs.n	800095a <__udivmoddi4+0x222>
 80009d0:	4542      	cmp	r2, r8
 80009d2:	d2c2      	bcs.n	800095a <__udivmoddi4+0x222>
 80009d4:	f1a9 0102 	sub.w	r1, r9, #2
 80009d8:	443a      	add	r2, r7
 80009da:	e7be      	b.n	800095a <__udivmoddi4+0x222>
 80009dc:	45f0      	cmp	r8, lr
 80009de:	d29d      	bcs.n	800091c <__udivmoddi4+0x1e4>
 80009e0:	ebbe 0302 	subs.w	r3, lr, r2
 80009e4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80009e8:	3801      	subs	r0, #1
 80009ea:	46e1      	mov	r9, ip
 80009ec:	e796      	b.n	800091c <__udivmoddi4+0x1e4>
 80009ee:	eba7 0909 	sub.w	r9, r7, r9
 80009f2:	4449      	add	r1, r9
 80009f4:	f1a8 0c02 	sub.w	ip, r8, #2
 80009f8:	fbb1 f9fe 	udiv	r9, r1, lr
 80009fc:	fb09 f804 	mul.w	r8, r9, r4
 8000a00:	e7db      	b.n	80009ba <__udivmoddi4+0x282>
 8000a02:	4673      	mov	r3, lr
 8000a04:	e77f      	b.n	8000906 <__udivmoddi4+0x1ce>
 8000a06:	4650      	mov	r0, sl
 8000a08:	e766      	b.n	80008d8 <__udivmoddi4+0x1a0>
 8000a0a:	4608      	mov	r0, r1
 8000a0c:	e6fd      	b.n	800080a <__udivmoddi4+0xd2>
 8000a0e:	443b      	add	r3, r7
 8000a10:	3a02      	subs	r2, #2
 8000a12:	e733      	b.n	800087c <__udivmoddi4+0x144>
 8000a14:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a18:	443b      	add	r3, r7
 8000a1a:	e71c      	b.n	8000856 <__udivmoddi4+0x11e>
 8000a1c:	4649      	mov	r1, r9
 8000a1e:	e79c      	b.n	800095a <__udivmoddi4+0x222>
 8000a20:	eba1 0109 	sub.w	r1, r1, r9
 8000a24:	46c4      	mov	ip, r8
 8000a26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a2a:	fb09 f804 	mul.w	r8, r9, r4
 8000a2e:	e7c4      	b.n	80009ba <__udivmoddi4+0x282>

08000a30 <__aeabi_idiv0>:
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop

08000a34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000a38:	4b49      	ldr	r3, [pc, #292]	@ (8000b60 <SystemInit+0x12c>)
 8000a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a3e:	4a48      	ldr	r2, [pc, #288]	@ (8000b60 <SystemInit+0x12c>)
 8000a40:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a44:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000a48:	4b45      	ldr	r3, [pc, #276]	@ (8000b60 <SystemInit+0x12c>)
 8000a4a:	691b      	ldr	r3, [r3, #16]
 8000a4c:	4a44      	ldr	r2, [pc, #272]	@ (8000b60 <SystemInit+0x12c>)
 8000a4e:	f043 0310 	orr.w	r3, r3, #16
 8000a52:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000a54:	4b43      	ldr	r3, [pc, #268]	@ (8000b64 <SystemInit+0x130>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	f003 030f 	and.w	r3, r3, #15
 8000a5c:	2b06      	cmp	r3, #6
 8000a5e:	d807      	bhi.n	8000a70 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000a60:	4b40      	ldr	r3, [pc, #256]	@ (8000b64 <SystemInit+0x130>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	f023 030f 	bic.w	r3, r3, #15
 8000a68:	4a3e      	ldr	r2, [pc, #248]	@ (8000b64 <SystemInit+0x130>)
 8000a6a:	f043 0307 	orr.w	r3, r3, #7
 8000a6e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000a70:	4b3d      	ldr	r3, [pc, #244]	@ (8000b68 <SystemInit+0x134>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4a3c      	ldr	r2, [pc, #240]	@ (8000b68 <SystemInit+0x134>)
 8000a76:	f043 0301 	orr.w	r3, r3, #1
 8000a7a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000a7c:	4b3a      	ldr	r3, [pc, #232]	@ (8000b68 <SystemInit+0x134>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000a82:	4b39      	ldr	r3, [pc, #228]	@ (8000b68 <SystemInit+0x134>)
 8000a84:	681a      	ldr	r2, [r3, #0]
 8000a86:	4938      	ldr	r1, [pc, #224]	@ (8000b68 <SystemInit+0x134>)
 8000a88:	4b38      	ldr	r3, [pc, #224]	@ (8000b6c <SystemInit+0x138>)
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000a8e:	4b35      	ldr	r3, [pc, #212]	@ (8000b64 <SystemInit+0x130>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	f003 0308 	and.w	r3, r3, #8
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d007      	beq.n	8000aaa <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000a9a:	4b32      	ldr	r3, [pc, #200]	@ (8000b64 <SystemInit+0x130>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	f023 030f 	bic.w	r3, r3, #15
 8000aa2:	4a30      	ldr	r2, [pc, #192]	@ (8000b64 <SystemInit+0x130>)
 8000aa4:	f043 0307 	orr.w	r3, r3, #7
 8000aa8:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000aaa:	4b2f      	ldr	r3, [pc, #188]	@ (8000b68 <SystemInit+0x134>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000ab0:	4b2d      	ldr	r3, [pc, #180]	@ (8000b68 <SystemInit+0x134>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000ab6:	4b2c      	ldr	r3, [pc, #176]	@ (8000b68 <SystemInit+0x134>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000abc:	4b2a      	ldr	r3, [pc, #168]	@ (8000b68 <SystemInit+0x134>)
 8000abe:	4a2c      	ldr	r2, [pc, #176]	@ (8000b70 <SystemInit+0x13c>)
 8000ac0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000ac2:	4b29      	ldr	r3, [pc, #164]	@ (8000b68 <SystemInit+0x134>)
 8000ac4:	4a2b      	ldr	r2, [pc, #172]	@ (8000b74 <SystemInit+0x140>)
 8000ac6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000ac8:	4b27      	ldr	r3, [pc, #156]	@ (8000b68 <SystemInit+0x134>)
 8000aca:	4a2b      	ldr	r2, [pc, #172]	@ (8000b78 <SystemInit+0x144>)
 8000acc:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000ace:	4b26      	ldr	r3, [pc, #152]	@ (8000b68 <SystemInit+0x134>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000ad4:	4b24      	ldr	r3, [pc, #144]	@ (8000b68 <SystemInit+0x134>)
 8000ad6:	4a28      	ldr	r2, [pc, #160]	@ (8000b78 <SystemInit+0x144>)
 8000ad8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000ada:	4b23      	ldr	r3, [pc, #140]	@ (8000b68 <SystemInit+0x134>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000ae0:	4b21      	ldr	r3, [pc, #132]	@ (8000b68 <SystemInit+0x134>)
 8000ae2:	4a25      	ldr	r2, [pc, #148]	@ (8000b78 <SystemInit+0x144>)
 8000ae4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000ae6:	4b20      	ldr	r3, [pc, #128]	@ (8000b68 <SystemInit+0x134>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000aec:	4b1e      	ldr	r3, [pc, #120]	@ (8000b68 <SystemInit+0x134>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a1d      	ldr	r2, [pc, #116]	@ (8000b68 <SystemInit+0x134>)
 8000af2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000af6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000af8:	4b1b      	ldr	r3, [pc, #108]	@ (8000b68 <SystemInit+0x134>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000afe:	4b1f      	ldr	r3, [pc, #124]	@ (8000b7c <SystemInit+0x148>)
 8000b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b02:	4a1e      	ldr	r2, [pc, #120]	@ (8000b7c <SystemInit+0x148>)
 8000b04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b08:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000b0a:	4b1d      	ldr	r3, [pc, #116]	@ (8000b80 <SystemInit+0x14c>)
 8000b0c:	681a      	ldr	r2, [r3, #0]
 8000b0e:	4b1d      	ldr	r3, [pc, #116]	@ (8000b84 <SystemInit+0x150>)
 8000b10:	4013      	ands	r3, r2
 8000b12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000b16:	d202      	bcs.n	8000b1e <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000b18:	4b1b      	ldr	r3, [pc, #108]	@ (8000b88 <SystemInit+0x154>)
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000b1e:	4b12      	ldr	r3, [pc, #72]	@ (8000b68 <SystemInit+0x134>)
 8000b20:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000b24:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d113      	bne.n	8000b54 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000b2c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b68 <SystemInit+0x134>)
 8000b2e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000b32:	4a0d      	ldr	r2, [pc, #52]	@ (8000b68 <SystemInit+0x134>)
 8000b34:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b38:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000b3c:	4b13      	ldr	r3, [pc, #76]	@ (8000b8c <SystemInit+0x158>)
 8000b3e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000b42:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000b44:	4b08      	ldr	r3, [pc, #32]	@ (8000b68 <SystemInit+0x134>)
 8000b46:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000b4a:	4a07      	ldr	r2, [pc, #28]	@ (8000b68 <SystemInit+0x134>)
 8000b4c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000b50:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000b54:	bf00      	nop
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	e000ed00 	.word	0xe000ed00
 8000b64:	52002000 	.word	0x52002000
 8000b68:	58024400 	.word	0x58024400
 8000b6c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000b70:	02020200 	.word	0x02020200
 8000b74:	01ff0000 	.word	0x01ff0000
 8000b78:	01010280 	.word	0x01010280
 8000b7c:	580000c0 	.word	0x580000c0
 8000b80:	5c001000 	.word	0x5c001000
 8000b84:	ffff0000 	.word	0xffff0000
 8000b88:	51008108 	.word	0x51008108
 8000b8c:	52004000 	.word	0x52004000

08000b90 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000b94:	4b09      	ldr	r3, [pc, #36]	@ (8000bbc <ExitRun0Mode+0x2c>)
 8000b96:	68db      	ldr	r3, [r3, #12]
 8000b98:	4a08      	ldr	r2, [pc, #32]	@ (8000bbc <ExitRun0Mode+0x2c>)
 8000b9a:	f023 0302 	bic.w	r3, r3, #2
 8000b9e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000ba0:	bf00      	nop
 8000ba2:	4b06      	ldr	r3, [pc, #24]	@ (8000bbc <ExitRun0Mode+0x2c>)
 8000ba4:	685b      	ldr	r3, [r3, #4]
 8000ba6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d0f9      	beq.n	8000ba2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000bae:	bf00      	nop
 8000bb0:	bf00      	nop
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	58024800 	.word	0x58024800

08000bc0 <OLED_I2C_Write>:
/*引脚配置*********************/

// ============ 硬件 I2C 发送底层 ============
// control = 0x00 表示后续是命令，control = 0x40 表示后续是数据
static HAL_StatusTypeDef OLED_I2C_Write(uint8_t control, const uint8_t *pData, uint16_t size)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b08e      	sub	sp, #56	@ 0x38
 8000bc4:	af02      	add	r7, sp, #8
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	6039      	str	r1, [r7, #0]
 8000bca:	71fb      	strb	r3, [r7, #7]
 8000bcc:	4613      	mov	r3, r2
 8000bce:	80bb      	strh	r3, [r7, #4]
    // 最多一次发送 size+1 个字节（前缀一个 control 字节）
    // 注意：某些 HAL 低层/总线对超长传输不友好，这里做分包
    uint8_t buf[1 + 32];                 // 轻量级栈缓存；如需更大可调
    uint16_t offset = 0;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    while (offset < size)
 8000bd4:	e02d      	b.n	8000c32 <OLED_I2C_Write+0x72>
    {
        uint16_t chunk = size - offset;
 8000bd6:	88ba      	ldrh	r2, [r7, #4]
 8000bd8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000bda:	1ad3      	subs	r3, r2, r3
 8000bdc:	85bb      	strh	r3, [r7, #44]	@ 0x2c
        if (chunk > 32) chunk = 32;      // 分成 <=32 字节的小块发
 8000bde:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000be0:	2b20      	cmp	r3, #32
 8000be2:	d901      	bls.n	8000be8 <OLED_I2C_Write+0x28>
 8000be4:	2320      	movs	r3, #32
 8000be6:	85bb      	strh	r3, [r7, #44]	@ 0x2c

        buf[0] = control;
 8000be8:	79fb      	ldrb	r3, [r7, #7]
 8000bea:	723b      	strb	r3, [r7, #8]
        memcpy(&buf[1], &pData[offset], chunk);
 8000bec:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000bee:	683a      	ldr	r2, [r7, #0]
 8000bf0:	18d1      	adds	r1, r2, r3
 8000bf2:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8000bf4:	f107 0308 	add.w	r3, r7, #8
 8000bf8:	3301      	adds	r3, #1
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f010 fb6d 	bl	80112da <memcpy>

        HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(&OLED_I2C_HANDLE,
 8000c00:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000c02:	3301      	adds	r3, #1
 8000c04:	b29b      	uxth	r3, r3
 8000c06:	f107 0208 	add.w	r2, r7, #8
 8000c0a:	2164      	movs	r1, #100	@ 0x64
 8000c0c:	9100      	str	r1, [sp, #0]
 8000c0e:	2178      	movs	r1, #120	@ 0x78
 8000c10:	480c      	ldr	r0, [pc, #48]	@ (8000c44 <OLED_I2C_Write+0x84>)
 8000c12:	f007 fa53 	bl	80080bc <HAL_I2C_Master_Transmit>
 8000c16:	4603      	mov	r3, r0
 8000c18:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                                                        OLED_I2C_ADDR_8BIT,
                                                        buf, (uint16_t)(chunk + 1),
                                                        OLED_I2C_TIMEOUT_MS);
        if (ret != HAL_OK) return ret;
 8000c1c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d002      	beq.n	8000c2a <OLED_I2C_Write+0x6a>
 8000c24:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000c28:	e008      	b.n	8000c3c <OLED_I2C_Write+0x7c>
        offset += chunk;
 8000c2a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8000c2c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000c2e:	4413      	add	r3, r2
 8000c30:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    while (offset < size)
 8000c32:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8000c34:	88bb      	ldrh	r3, [r7, #4]
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d3cd      	bcc.n	8000bd6 <OLED_I2C_Write+0x16>
    }
    return HAL_OK;
 8000c3a:	2300      	movs	r3, #0
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3730      	adds	r7, #48	@ 0x30
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	240049a0 	.word	0x240049a0

08000c48 <OLED_WriteCommand>:
  * 函    数：OLED写命令
  * 参    数：Command 要写入的命令值，范围：0x00~0xFF
  * 返 回 值：无
  */
void OLED_WriteCommand(uint8_t Command)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	4603      	mov	r3, r0
 8000c50:	71fb      	strb	r3, [r7, #7]
    // 发送：控制字节 0x00 + 命令
    (void)OLED_I2C_Write(0x00, &Command, 1);
 8000c52:	1dfb      	adds	r3, r7, #7
 8000c54:	2201      	movs	r2, #1
 8000c56:	4619      	mov	r1, r3
 8000c58:	2000      	movs	r0, #0
 8000c5a:	f7ff ffb1 	bl	8000bc0 <OLED_I2C_Write>
}
 8000c5e:	bf00      	nop
 8000c60:	3708      	adds	r7, #8
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}

08000c66 <OLED_WriteData>:
  * 参    数：Data 要写入数据的起始地址
  * 参    数：Count 要写入数据的数量
  * 返 回 值：无
  */
void OLED_WriteData(uint8_t *Data, uint8_t Count)
{
 8000c66:	b580      	push	{r7, lr}
 8000c68:	b082      	sub	sp, #8
 8000c6a:	af00      	add	r7, sp, #0
 8000c6c:	6078      	str	r0, [r7, #4]
 8000c6e:	460b      	mov	r3, r1
 8000c70:	70fb      	strb	r3, [r7, #3]
    // 发送：控制字节 0x40 + 数据块（自动分包）
    (void)OLED_I2C_Write(0x40, Data, Count);
 8000c72:	78fb      	ldrb	r3, [r7, #3]
 8000c74:	b29b      	uxth	r3, r3
 8000c76:	461a      	mov	r2, r3
 8000c78:	6879      	ldr	r1, [r7, #4]
 8000c7a:	2040      	movs	r0, #64	@ 0x40
 8000c7c:	f7ff ffa0 	bl	8000bc0 <OLED_I2C_Write>
}
 8000c80:	bf00      	nop
 8000c82:	3708      	adds	r7, #8
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}

08000c88 <OLED_Init>:
  * 参    数：无
  * 返 回 值：无
  * 说    明：使用前，需要调用此初始化函数
  */
void OLED_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
	HAL_Delay(50);			//先调用底层的端口初始化
 8000c8c:	2032      	movs	r0, #50	@ 0x32
 8000c8e:	f003 f87f 	bl	8003d90 <HAL_Delay>

	/*写入一系列的命令，对OLED进行初始化配置*/
	OLED_WriteCommand(0xAE);	//设置显示开启/关闭，0xAE关闭，0xAF开启
 8000c92:	20ae      	movs	r0, #174	@ 0xae
 8000c94:	f7ff ffd8 	bl	8000c48 <OLED_WriteCommand>

	OLED_WriteCommand(0xD5);	//设置显示时钟分频比/振荡器频率
 8000c98:	20d5      	movs	r0, #213	@ 0xd5
 8000c9a:	f7ff ffd5 	bl	8000c48 <OLED_WriteCommand>
	OLED_WriteCommand(0x80);	//0x00~0xFF
 8000c9e:	2080      	movs	r0, #128	@ 0x80
 8000ca0:	f7ff ffd2 	bl	8000c48 <OLED_WriteCommand>

	OLED_WriteCommand(0xA8);	//设置多路复用率
 8000ca4:	20a8      	movs	r0, #168	@ 0xa8
 8000ca6:	f7ff ffcf 	bl	8000c48 <OLED_WriteCommand>
	OLED_WriteCommand(0x3F);	//0x0E~0x3F
 8000caa:	203f      	movs	r0, #63	@ 0x3f
 8000cac:	f7ff ffcc 	bl	8000c48 <OLED_WriteCommand>

	OLED_WriteCommand(0xD3);	//设置显示偏移
 8000cb0:	20d3      	movs	r0, #211	@ 0xd3
 8000cb2:	f7ff ffc9 	bl	8000c48 <OLED_WriteCommand>
	OLED_WriteCommand(0x00);	//0x00~0x7F
 8000cb6:	2000      	movs	r0, #0
 8000cb8:	f7ff ffc6 	bl	8000c48 <OLED_WriteCommand>

	OLED_WriteCommand(0x40);	//设置显示开始行，0x40~0x7F
 8000cbc:	2040      	movs	r0, #64	@ 0x40
 8000cbe:	f7ff ffc3 	bl	8000c48 <OLED_WriteCommand>

	OLED_WriteCommand(0xA1);	//设置左右方向，0xA1正常，0xA0左右反置
 8000cc2:	20a1      	movs	r0, #161	@ 0xa1
 8000cc4:	f7ff ffc0 	bl	8000c48 <OLED_WriteCommand>

	OLED_WriteCommand(0xC8);	//设置上下方向，0xC8正常，0xC0上下反置
 8000cc8:	20c8      	movs	r0, #200	@ 0xc8
 8000cca:	f7ff ffbd 	bl	8000c48 <OLED_WriteCommand>

	OLED_WriteCommand(0xDA);	//设置COM引脚硬件配置
 8000cce:	20da      	movs	r0, #218	@ 0xda
 8000cd0:	f7ff ffba 	bl	8000c48 <OLED_WriteCommand>
	OLED_WriteCommand(0x12);
 8000cd4:	2012      	movs	r0, #18
 8000cd6:	f7ff ffb7 	bl	8000c48 <OLED_WriteCommand>

	OLED_WriteCommand(0x81);	//设置对比度
 8000cda:	2081      	movs	r0, #129	@ 0x81
 8000cdc:	f7ff ffb4 	bl	8000c48 <OLED_WriteCommand>
	OLED_WriteCommand(0xCF);	//0x00~0xFF
 8000ce0:	20cf      	movs	r0, #207	@ 0xcf
 8000ce2:	f7ff ffb1 	bl	8000c48 <OLED_WriteCommand>

	OLED_WriteCommand(0xD9);	//设置预充电周期
 8000ce6:	20d9      	movs	r0, #217	@ 0xd9
 8000ce8:	f7ff ffae 	bl	8000c48 <OLED_WriteCommand>
	OLED_WriteCommand(0xF1);
 8000cec:	20f1      	movs	r0, #241	@ 0xf1
 8000cee:	f7ff ffab 	bl	8000c48 <OLED_WriteCommand>

	OLED_WriteCommand(0xDB);	//设置VCOMH取消选择级别
 8000cf2:	20db      	movs	r0, #219	@ 0xdb
 8000cf4:	f7ff ffa8 	bl	8000c48 <OLED_WriteCommand>
	OLED_WriteCommand(0x30);
 8000cf8:	2030      	movs	r0, #48	@ 0x30
 8000cfa:	f7ff ffa5 	bl	8000c48 <OLED_WriteCommand>

	OLED_WriteCommand(0xA4);	//设置整个显示打开/关闭
 8000cfe:	20a4      	movs	r0, #164	@ 0xa4
 8000d00:	f7ff ffa2 	bl	8000c48 <OLED_WriteCommand>

	OLED_WriteCommand(0xA6);	//设置正常/反色显示，0xA6正常，0xA7反色
 8000d04:	20a6      	movs	r0, #166	@ 0xa6
 8000d06:	f7ff ff9f 	bl	8000c48 <OLED_WriteCommand>

	OLED_WriteCommand(0x8D);	//设置充电泵
 8000d0a:	208d      	movs	r0, #141	@ 0x8d
 8000d0c:	f7ff ff9c 	bl	8000c48 <OLED_WriteCommand>
	OLED_WriteCommand(0x14);
 8000d10:	2014      	movs	r0, #20
 8000d12:	f7ff ff99 	bl	8000c48 <OLED_WriteCommand>

	OLED_WriteCommand(0xAF);	//开启显示
 8000d16:	20af      	movs	r0, #175	@ 0xaf
 8000d18:	f7ff ff96 	bl	8000c48 <OLED_WriteCommand>

	OLED_Clear();				//清空显存数组
 8000d1c:	f000 f8b2 	bl	8000e84 <OLED_Clear>
	OLED_Update();				//更新显示，清屏，防止初始化后未显示内容时花屏
 8000d20:	f000 f826 	bl	8000d70 <OLED_Update>
}
 8000d24:	bf00      	nop
 8000d26:	bd80      	pop	{r7, pc}

08000d28 <OLED_SetCursor>:
  * 参    数：X 指定光标所在的X轴坐标，范围：0~127
  * 返 回 值：无
  * 说    明：OLED默认的Y轴，只能8个Bit为一组写入，即1页等于8个Y轴坐标
  */
void OLED_SetCursor(uint8_t Page, uint8_t X)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	4603      	mov	r3, r0
 8000d30:	460a      	mov	r2, r1
 8000d32:	71fb      	strb	r3, [r7, #7]
 8000d34:	4613      	mov	r3, r2
 8000d36:	71bb      	strb	r3, [r7, #6]
	/*屏幕的起始列接在了第2列，而不是第0列*/
	/*所以需要将X加2，才能正常显示*/
//	X += 2;

	/*通过指令设置页地址和列地址*/
	OLED_WriteCommand(0xB0 | Page);					//设置页位置
 8000d38:	79fb      	ldrb	r3, [r7, #7]
 8000d3a:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8000d3e:	b2db      	uxtb	r3, r3
 8000d40:	4618      	mov	r0, r3
 8000d42:	f7ff ff81 	bl	8000c48 <OLED_WriteCommand>
	OLED_WriteCommand(0x10 | ((X & 0xF0) >> 4));	//设置X位置高4位
 8000d46:	79bb      	ldrb	r3, [r7, #6]
 8000d48:	091b      	lsrs	r3, r3, #4
 8000d4a:	b2db      	uxtb	r3, r3
 8000d4c:	f043 0310 	orr.w	r3, r3, #16
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	4618      	mov	r0, r3
 8000d54:	f7ff ff78 	bl	8000c48 <OLED_WriteCommand>
	OLED_WriteCommand(0x00 | (X & 0x0F));			//设置X位置低4位
 8000d58:	79bb      	ldrb	r3, [r7, #6]
 8000d5a:	f003 030f 	and.w	r3, r3, #15
 8000d5e:	b2db      	uxtb	r3, r3
 8000d60:	4618      	mov	r0, r3
 8000d62:	f7ff ff71 	bl	8000c48 <OLED_WriteCommand>
}
 8000d66:	bf00      	nop
 8000d68:	3708      	adds	r7, #8
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
	...

08000d70 <OLED_Update>:
  *           随后调用OLED_Update函数或OLED_UpdateArea函数
  *           才会将显存数组的数据发送到OLED硬件，进行显示
  *           故调用显示函数后，要想真正地呈现在屏幕上，还需调用更新函数
  */
void OLED_Update(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
	uint8_t j;
	/*遍历每一页*/
	for (j = 0; j < 8; j ++)
 8000d76:	2300      	movs	r3, #0
 8000d78:	71fb      	strb	r3, [r7, #7]
 8000d7a:	e00f      	b.n	8000d9c <OLED_Update+0x2c>
	{
		/*设置光标位置为每一页的第一列*/
		OLED_SetCursor(j, 0);
 8000d7c:	79fb      	ldrb	r3, [r7, #7]
 8000d7e:	2100      	movs	r1, #0
 8000d80:	4618      	mov	r0, r3
 8000d82:	f7ff ffd1 	bl	8000d28 <OLED_SetCursor>
		/*连续写入128个数据，将显存数组的数据写入到OLED硬件*/
		OLED_WriteData(OLED_DisplayBuf[j], 128);
 8000d86:	79fb      	ldrb	r3, [r7, #7]
 8000d88:	01db      	lsls	r3, r3, #7
 8000d8a:	4a08      	ldr	r2, [pc, #32]	@ (8000dac <OLED_Update+0x3c>)
 8000d8c:	4413      	add	r3, r2
 8000d8e:	2180      	movs	r1, #128	@ 0x80
 8000d90:	4618      	mov	r0, r3
 8000d92:	f7ff ff68 	bl	8000c66 <OLED_WriteData>
	for (j = 0; j < 8; j ++)
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	3301      	adds	r3, #1
 8000d9a:	71fb      	strb	r3, [r7, #7]
 8000d9c:	79fb      	ldrb	r3, [r7, #7]
 8000d9e:	2b07      	cmp	r3, #7
 8000da0:	d9ec      	bls.n	8000d7c <OLED_Update+0xc>
	}
}
 8000da2:	bf00      	nop
 8000da4:	bf00      	nop
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	24000c1c 	.word	0x24000c1c

08000db0 <OLED_UpdateArea>:
  *           随后调用OLED_Update函数或OLED_UpdateArea函数
  *           才会将显存数组的数据发送到OLED硬件，进行显示
  *           故调用显示函数后，要想真正地呈现在屏幕上，还需调用更新函数
  */
void OLED_UpdateArea(int16_t X, int16_t Y, uint8_t Width, uint8_t Height)
{
 8000db0:	b590      	push	{r4, r7, lr}
 8000db2:	b085      	sub	sp, #20
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4604      	mov	r4, r0
 8000db8:	4608      	mov	r0, r1
 8000dba:	4611      	mov	r1, r2
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	4623      	mov	r3, r4
 8000dc0:	80fb      	strh	r3, [r7, #6]
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	80bb      	strh	r3, [r7, #4]
 8000dc6:	460b      	mov	r3, r1
 8000dc8:	70fb      	strb	r3, [r7, #3]
 8000dca:	4613      	mov	r3, r2
 8000dcc:	70bb      	strb	r3, [r7, #2]
	int16_t j;
	int16_t Page, Page1;

	/*负数坐标在计算页地址时需要加一个偏移*/
	/*(Y + Height - 1) / 8 + 1的目的是(Y + Height) / 8并向上取整*/
	Page = Y / 8;
 8000dce:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	da00      	bge.n	8000dd8 <OLED_UpdateArea+0x28>
 8000dd6:	3307      	adds	r3, #7
 8000dd8:	10db      	asrs	r3, r3, #3
 8000dda:	81bb      	strh	r3, [r7, #12]
	Page1 = (Y + Height - 1) / 8 + 1;
 8000ddc:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000de0:	78bb      	ldrb	r3, [r7, #2]
 8000de2:	4413      	add	r3, r2
 8000de4:	3b01      	subs	r3, #1
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	da00      	bge.n	8000dec <OLED_UpdateArea+0x3c>
 8000dea:	3307      	adds	r3, #7
 8000dec:	10db      	asrs	r3, r3, #3
 8000dee:	b29b      	uxth	r3, r3
 8000df0:	3301      	adds	r3, #1
 8000df2:	b29b      	uxth	r3, r3
 8000df4:	817b      	strh	r3, [r7, #10]
	if (Y < 0)
 8000df6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	da07      	bge.n	8000e0e <OLED_UpdateArea+0x5e>
	{
		Page -= 1;
 8000dfe:	89bb      	ldrh	r3, [r7, #12]
 8000e00:	3b01      	subs	r3, #1
 8000e02:	b29b      	uxth	r3, r3
 8000e04:	81bb      	strh	r3, [r7, #12]
		Page1 -= 1;
 8000e06:	897b      	ldrh	r3, [r7, #10]
 8000e08:	3b01      	subs	r3, #1
 8000e0a:	b29b      	uxth	r3, r3
 8000e0c:	817b      	strh	r3, [r7, #10]
	}

	/*遍历指定区域涉及的相关页*/
	for (j = Page; j < Page1; j ++)
 8000e0e:	89bb      	ldrh	r3, [r7, #12]
 8000e10:	81fb      	strh	r3, [r7, #14]
 8000e12:	e02a      	b.n	8000e6a <OLED_UpdateArea+0xba>
	{
		if (X >= 0 && X <= 127 && j >= 0 && j <= 7)		//超出屏幕的内容不显示
 8000e14:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	db20      	blt.n	8000e5e <OLED_UpdateArea+0xae>
 8000e1c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e20:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e22:	dc1c      	bgt.n	8000e5e <OLED_UpdateArea+0xae>
 8000e24:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	db18      	blt.n	8000e5e <OLED_UpdateArea+0xae>
 8000e2c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e30:	2b07      	cmp	r3, #7
 8000e32:	dc14      	bgt.n	8000e5e <OLED_UpdateArea+0xae>
		{
			/*设置光标位置为相关页的指定列*/
			OLED_SetCursor(j, X);
 8000e34:	89fb      	ldrh	r3, [r7, #14]
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	88fa      	ldrh	r2, [r7, #6]
 8000e3a:	b2d2      	uxtb	r2, r2
 8000e3c:	4611      	mov	r1, r2
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f7ff ff72 	bl	8000d28 <OLED_SetCursor>
			/*连续写入Width个数据，将显存数组的数据写入到OLED硬件*/
			OLED_WriteData(&OLED_DisplayBuf[j][X], Width);
 8000e44:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000e48:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e4c:	01d2      	lsls	r2, r2, #7
 8000e4e:	4413      	add	r3, r2
 8000e50:	4a0b      	ldr	r2, [pc, #44]	@ (8000e80 <OLED_UpdateArea+0xd0>)
 8000e52:	4413      	add	r3, r2
 8000e54:	78fa      	ldrb	r2, [r7, #3]
 8000e56:	4611      	mov	r1, r2
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f7ff ff04 	bl	8000c66 <OLED_WriteData>
	for (j = Page; j < Page1; j ++)
 8000e5e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e62:	b29b      	uxth	r3, r3
 8000e64:	3301      	adds	r3, #1
 8000e66:	b29b      	uxth	r3, r3
 8000e68:	81fb      	strh	r3, [r7, #14]
 8000e6a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000e6e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000e72:	429a      	cmp	r2, r3
 8000e74:	dbce      	blt.n	8000e14 <OLED_UpdateArea+0x64>
		}
	}
}
 8000e76:	bf00      	nop
 8000e78:	bf00      	nop
 8000e7a:	3714      	adds	r7, #20
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd90      	pop	{r4, r7, pc}
 8000e80:	24000c1c 	.word	0x24000c1c

08000e84 <OLED_Clear>:
  * 参    数：无
  * 返 回 值：无
  * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
  */
void OLED_Clear(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
	uint8_t i, j;
	for (j = 0; j < 8; j ++)				//遍历8页
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	71bb      	strb	r3, [r7, #6]
 8000e8e:	e014      	b.n	8000eba <OLED_Clear+0x36>
	{
		for (i = 0; i < 128; i ++)			//遍历128列
 8000e90:	2300      	movs	r3, #0
 8000e92:	71fb      	strb	r3, [r7, #7]
 8000e94:	e00a      	b.n	8000eac <OLED_Clear+0x28>
		{
			OLED_DisplayBuf[j][i] = 0x00;	//将显存数组数据全部清零
 8000e96:	79ba      	ldrb	r2, [r7, #6]
 8000e98:	79fb      	ldrb	r3, [r7, #7]
 8000e9a:	490d      	ldr	r1, [pc, #52]	@ (8000ed0 <OLED_Clear+0x4c>)
 8000e9c:	01d2      	lsls	r2, r2, #7
 8000e9e:	440a      	add	r2, r1
 8000ea0:	4413      	add	r3, r2
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < 128; i ++)			//遍历128列
 8000ea6:	79fb      	ldrb	r3, [r7, #7]
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	71fb      	strb	r3, [r7, #7]
 8000eac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	daf0      	bge.n	8000e96 <OLED_Clear+0x12>
	for (j = 0; j < 8; j ++)				//遍历8页
 8000eb4:	79bb      	ldrb	r3, [r7, #6]
 8000eb6:	3301      	adds	r3, #1
 8000eb8:	71bb      	strb	r3, [r7, #6]
 8000eba:	79bb      	ldrb	r3, [r7, #6]
 8000ebc:	2b07      	cmp	r3, #7
 8000ebe:	d9e7      	bls.n	8000e90 <OLED_Clear+0xc>
		}
	}
}
 8000ec0:	bf00      	nop
 8000ec2:	bf00      	nop
 8000ec4:	370c      	adds	r7, #12
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	24000c1c 	.word	0x24000c1c

08000ed4 <OLED_ClearArea>:
  * 参    数：Height 指定区域的高度，范围：0~64
  * 返 回 值：无
  * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
  */
void OLED_ClearArea(int16_t X, int16_t Y, uint8_t Width, uint8_t Height)
{
 8000ed4:	b490      	push	{r4, r7}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	4604      	mov	r4, r0
 8000edc:	4608      	mov	r0, r1
 8000ede:	4611      	mov	r1, r2
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	4623      	mov	r3, r4
 8000ee4:	80fb      	strh	r3, [r7, #6]
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	80bb      	strh	r3, [r7, #4]
 8000eea:	460b      	mov	r3, r1
 8000eec:	70fb      	strb	r3, [r7, #3]
 8000eee:	4613      	mov	r3, r2
 8000ef0:	70bb      	strb	r3, [r7, #2]
	int16_t i, j;

	for (j = Y; j < Y + Height; j ++)		//遍历指定页
 8000ef2:	88bb      	ldrh	r3, [r7, #4]
 8000ef4:	81bb      	strh	r3, [r7, #12]
 8000ef6:	e052      	b.n	8000f9e <OLED_ClearArea+0xca>
	{
		for (i = X; i < X + Width; i ++)	//遍历指定列
 8000ef8:	88fb      	ldrh	r3, [r7, #6]
 8000efa:	81fb      	strh	r3, [r7, #14]
 8000efc:	e041      	b.n	8000f82 <OLED_ClearArea+0xae>
		{
			if (i >= 0 && i <= 127 && j >=0 && j <= 63)				//超出屏幕的内容不显示
 8000efe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	db37      	blt.n	8000f76 <OLED_ClearArea+0xa2>
 8000f06:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f0a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f0c:	dc33      	bgt.n	8000f76 <OLED_ClearArea+0xa2>
 8000f0e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	db2f      	blt.n	8000f76 <OLED_ClearArea+0xa2>
 8000f16:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000f1a:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f1c:	dc2b      	bgt.n	8000f76 <OLED_ClearArea+0xa2>
			{
				OLED_DisplayBuf[j / 8][i] &= ~(0x01 << (j % 8));	//将显存数组指定数据清零
 8000f1e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	da00      	bge.n	8000f28 <OLED_ClearArea+0x54>
 8000f26:	3307      	adds	r3, #7
 8000f28:	10db      	asrs	r3, r3, #3
 8000f2a:	b218      	sxth	r0, r3
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f32:	4922      	ldr	r1, [pc, #136]	@ (8000fbc <OLED_ClearArea+0xe8>)
 8000f34:	01d2      	lsls	r2, r2, #7
 8000f36:	440a      	add	r2, r1
 8000f38:	4413      	add	r3, r2
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	b25a      	sxtb	r2, r3
 8000f3e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000f42:	4259      	negs	r1, r3
 8000f44:	f003 0307 	and.w	r3, r3, #7
 8000f48:	f001 0107 	and.w	r1, r1, #7
 8000f4c:	bf58      	it	pl
 8000f4e:	424b      	negpl	r3, r1
 8000f50:	b21b      	sxth	r3, r3
 8000f52:	4619      	mov	r1, r3
 8000f54:	2301      	movs	r3, #1
 8000f56:	408b      	lsls	r3, r1
 8000f58:	b25b      	sxtb	r3, r3
 8000f5a:	43db      	mvns	r3, r3
 8000f5c:	b25b      	sxtb	r3, r3
 8000f5e:	4013      	ands	r3, r2
 8000f60:	b259      	sxtb	r1, r3
 8000f62:	4602      	mov	r2, r0
 8000f64:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f68:	b2c8      	uxtb	r0, r1
 8000f6a:	4914      	ldr	r1, [pc, #80]	@ (8000fbc <OLED_ClearArea+0xe8>)
 8000f6c:	01d2      	lsls	r2, r2, #7
 8000f6e:	440a      	add	r2, r1
 8000f70:	4413      	add	r3, r2
 8000f72:	4602      	mov	r2, r0
 8000f74:	701a      	strb	r2, [r3, #0]
		for (i = X; i < X + Width; i ++)	//遍历指定列
 8000f76:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f7a:	b29b      	uxth	r3, r3
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	b29b      	uxth	r3, r3
 8000f80:	81fb      	strh	r3, [r7, #14]
 8000f82:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000f86:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8000f8a:	78fb      	ldrb	r3, [r7, #3]
 8000f8c:	440b      	add	r3, r1
 8000f8e:	429a      	cmp	r2, r3
 8000f90:	dbb5      	blt.n	8000efe <OLED_ClearArea+0x2a>
	for (j = Y; j < Y + Height; j ++)		//遍历指定页
 8000f92:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000f96:	b29b      	uxth	r3, r3
 8000f98:	3301      	adds	r3, #1
 8000f9a:	b29b      	uxth	r3, r3
 8000f9c:	81bb      	strh	r3, [r7, #12]
 8000f9e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000fa2:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000fa6:	78bb      	ldrb	r3, [r7, #2]
 8000fa8:	440b      	add	r3, r1
 8000faa:	429a      	cmp	r2, r3
 8000fac:	dba4      	blt.n	8000ef8 <OLED_ClearArea+0x24>
			}
		}
	}
}
 8000fae:	bf00      	nop
 8000fb0:	bf00      	nop
 8000fb2:	3710      	adds	r7, #16
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bc90      	pop	{r4, r7}
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	24000c1c 	.word	0x24000c1c

08000fc0 <OLED_ShowChar>:
  *                 OLED_6X8		宽6像素，高8像素
  * 返 回 值：无
  * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
  */
void OLED_ShowChar(int16_t X, int16_t Y, char Char, uint8_t FontSize)
{
 8000fc0:	b590      	push	{r4, r7, lr}
 8000fc2:	b085      	sub	sp, #20
 8000fc4:	af02      	add	r7, sp, #8
 8000fc6:	4604      	mov	r4, r0
 8000fc8:	4608      	mov	r0, r1
 8000fca:	4611      	mov	r1, r2
 8000fcc:	461a      	mov	r2, r3
 8000fce:	4623      	mov	r3, r4
 8000fd0:	80fb      	strh	r3, [r7, #6]
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	80bb      	strh	r3, [r7, #4]
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	70fb      	strb	r3, [r7, #3]
 8000fda:	4613      	mov	r3, r2
 8000fdc:	70bb      	strb	r3, [r7, #2]
	if (FontSize == OLED_8X16)		//字体为宽8像素，高16像素
 8000fde:	78bb      	ldrb	r3, [r7, #2]
 8000fe0:	2b08      	cmp	r3, #8
 8000fe2:	d10e      	bne.n	8001002 <OLED_ShowChar+0x42>
	{
		/*将ASCII字模库OLED_F8x16的指定数据以8*16的图像格式显示*/
		OLED_ShowImage(X, Y, 8, 16, OLED_F8x16[Char - ' ']);
 8000fe4:	78fb      	ldrb	r3, [r7, #3]
 8000fe6:	3b20      	subs	r3, #32
 8000fe8:	011b      	lsls	r3, r3, #4
 8000fea:	4a12      	ldr	r2, [pc, #72]	@ (8001034 <OLED_ShowChar+0x74>)
 8000fec:	4413      	add	r3, r2
 8000fee:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000ff2:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000ff6:	9300      	str	r3, [sp, #0]
 8000ff8:	2310      	movs	r3, #16
 8000ffa:	2208      	movs	r2, #8
 8000ffc:	f000 f84e 	bl	800109c <OLED_ShowImage>
	else if(FontSize == OLED_6X8)	//字体为宽6像素，高8像素
	{
		/*将ASCII字模库OLED_F6x8的指定数据以6*8的图像格式显示*/
		OLED_ShowImage(X, Y, 6, 8, OLED_F6x8[Char - ' ']);
	}
}
 8001000:	e014      	b.n	800102c <OLED_ShowChar+0x6c>
	else if(FontSize == OLED_6X8)	//字体为宽6像素，高8像素
 8001002:	78bb      	ldrb	r3, [r7, #2]
 8001004:	2b06      	cmp	r3, #6
 8001006:	d111      	bne.n	800102c <OLED_ShowChar+0x6c>
		OLED_ShowImage(X, Y, 6, 8, OLED_F6x8[Char - ' ']);
 8001008:	78fb      	ldrb	r3, [r7, #3]
 800100a:	f1a3 0220 	sub.w	r2, r3, #32
 800100e:	4613      	mov	r3, r2
 8001010:	005b      	lsls	r3, r3, #1
 8001012:	4413      	add	r3, r2
 8001014:	005b      	lsls	r3, r3, #1
 8001016:	4a08      	ldr	r2, [pc, #32]	@ (8001038 <OLED_ShowChar+0x78>)
 8001018:	4413      	add	r3, r2
 800101a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800101e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001022:	9300      	str	r3, [sp, #0]
 8001024:	2308      	movs	r3, #8
 8001026:	2206      	movs	r2, #6
 8001028:	f000 f838 	bl	800109c <OLED_ShowImage>
}
 800102c:	bf00      	nop
 800102e:	370c      	adds	r7, #12
 8001030:	46bd      	mov	sp, r7
 8001032:	bd90      	pop	{r4, r7, pc}
 8001034:	080137b0 	.word	0x080137b0
 8001038:	08013da0 	.word	0x08013da0

0800103c <OLED_ShowString>:
  *                 OLED_6X8		宽6像素，高8像素
  * 返 回 值：无
  * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
  */
void OLED_ShowString(int16_t X, int16_t Y, char *String, uint8_t FontSize)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b086      	sub	sp, #24
 8001040:	af00      	add	r7, sp, #0
 8001042:	60ba      	str	r2, [r7, #8]
 8001044:	461a      	mov	r2, r3
 8001046:	4603      	mov	r3, r0
 8001048:	81fb      	strh	r3, [r7, #14]
 800104a:	460b      	mov	r3, r1
 800104c:	81bb      	strh	r3, [r7, #12]
 800104e:	4613      	mov	r3, r2
 8001050:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for (i = 0; String[i] != '\0'; i++)		//遍历字符串的每个字符
 8001052:	2300      	movs	r3, #0
 8001054:	75fb      	strb	r3, [r7, #23]
 8001056:	e016      	b.n	8001086 <OLED_ShowString+0x4a>
	{
		/*调用OLED_ShowChar函数，依次显示每个字符*/
		OLED_ShowChar(X + i * FontSize, Y, String[i], FontSize);
 8001058:	7dfb      	ldrb	r3, [r7, #23]
 800105a:	b29a      	uxth	r2, r3
 800105c:	79fb      	ldrb	r3, [r7, #7]
 800105e:	b29b      	uxth	r3, r3
 8001060:	fb12 f303 	smulbb	r3, r2, r3
 8001064:	b29a      	uxth	r2, r3
 8001066:	89fb      	ldrh	r3, [r7, #14]
 8001068:	4413      	add	r3, r2
 800106a:	b29b      	uxth	r3, r3
 800106c:	b218      	sxth	r0, r3
 800106e:	7dfb      	ldrb	r3, [r7, #23]
 8001070:	68ba      	ldr	r2, [r7, #8]
 8001072:	4413      	add	r3, r2
 8001074:	781a      	ldrb	r2, [r3, #0]
 8001076:	79fb      	ldrb	r3, [r7, #7]
 8001078:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 800107c:	f7ff ffa0 	bl	8000fc0 <OLED_ShowChar>
	for (i = 0; String[i] != '\0'; i++)		//遍历字符串的每个字符
 8001080:	7dfb      	ldrb	r3, [r7, #23]
 8001082:	3301      	adds	r3, #1
 8001084:	75fb      	strb	r3, [r7, #23]
 8001086:	7dfb      	ldrb	r3, [r7, #23]
 8001088:	68ba      	ldr	r2, [r7, #8]
 800108a:	4413      	add	r3, r2
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d1e2      	bne.n	8001058 <OLED_ShowString+0x1c>
	}
}
 8001092:	bf00      	nop
 8001094:	bf00      	nop
 8001096:	3718      	adds	r7, #24
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}

0800109c <OLED_ShowImage>:
  * 参    数：Image 指定要显示的图像
  * 返 回 值：无
  * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
  */
void OLED_ShowImage(int16_t X, int16_t Y, uint8_t Width, uint8_t Height, const uint8_t *Image)
{
 800109c:	b590      	push	{r4, r7, lr}
 800109e:	b085      	sub	sp, #20
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	4604      	mov	r4, r0
 80010a4:	4608      	mov	r0, r1
 80010a6:	4611      	mov	r1, r2
 80010a8:	461a      	mov	r2, r3
 80010aa:	4623      	mov	r3, r4
 80010ac:	80fb      	strh	r3, [r7, #6]
 80010ae:	4603      	mov	r3, r0
 80010b0:	80bb      	strh	r3, [r7, #4]
 80010b2:	460b      	mov	r3, r1
 80010b4:	70fb      	strb	r3, [r7, #3]
 80010b6:	4613      	mov	r3, r2
 80010b8:	70bb      	strb	r3, [r7, #2]
	uint8_t i = 0, j = 0;
 80010ba:	2300      	movs	r3, #0
 80010bc:	73fb      	strb	r3, [r7, #15]
 80010be:	2300      	movs	r3, #0
 80010c0:	73bb      	strb	r3, [r7, #14]
	int16_t Page, Shift;

	/*将图像所在区域清空*/
	OLED_ClearArea(X, Y, Width, Height);
 80010c2:	78bb      	ldrb	r3, [r7, #2]
 80010c4:	78fa      	ldrb	r2, [r7, #3]
 80010c6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80010ca:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80010ce:	f7ff ff01 	bl	8000ed4 <OLED_ClearArea>

	/*遍历指定图像涉及的相关页*/
	/*(Height - 1) / 8 + 1的目的是Height / 8并向上取整*/
	for (j = 0; j < (Height - 1) / 8 + 1; j ++)
 80010d2:	2300      	movs	r3, #0
 80010d4:	73bb      	strb	r3, [r7, #14]
 80010d6:	e0b3      	b.n	8001240 <OLED_ShowImage+0x1a4>
	{
		/*遍历指定图像涉及的相关列*/
		for (i = 0; i < Width; i ++)
 80010d8:	2300      	movs	r3, #0
 80010da:	73fb      	strb	r3, [r7, #15]
 80010dc:	e0a8      	b.n	8001230 <OLED_ShowImage+0x194>
		{
			if (X + i >= 0 && X + i <= 127)		//超出屏幕的内容不显示
 80010de:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80010e2:	7bfb      	ldrb	r3, [r7, #15]
 80010e4:	4413      	add	r3, r2
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	f2c0 809f 	blt.w	800122a <OLED_ShowImage+0x18e>
 80010ec:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80010f0:	7bfb      	ldrb	r3, [r7, #15]
 80010f2:	4413      	add	r3, r2
 80010f4:	2b7f      	cmp	r3, #127	@ 0x7f
 80010f6:	f300 8098 	bgt.w	800122a <OLED_ShowImage+0x18e>
			{
				/*负数坐标在计算页地址和移位时需要加一个偏移*/
				Page = Y / 8;
 80010fa:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	da00      	bge.n	8001104 <OLED_ShowImage+0x68>
 8001102:	3307      	adds	r3, #7
 8001104:	10db      	asrs	r3, r3, #3
 8001106:	81bb      	strh	r3, [r7, #12]
				Shift = Y % 8;
 8001108:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800110c:	425a      	negs	r2, r3
 800110e:	f003 0307 	and.w	r3, r3, #7
 8001112:	f002 0207 	and.w	r2, r2, #7
 8001116:	bf58      	it	pl
 8001118:	4253      	negpl	r3, r2
 800111a:	817b      	strh	r3, [r7, #10]
				if (Y < 0)
 800111c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001120:	2b00      	cmp	r3, #0
 8001122:	da07      	bge.n	8001134 <OLED_ShowImage+0x98>
				{
					Page -= 1;
 8001124:	89bb      	ldrh	r3, [r7, #12]
 8001126:	3b01      	subs	r3, #1
 8001128:	b29b      	uxth	r3, r3
 800112a:	81bb      	strh	r3, [r7, #12]
					Shift += 8;
 800112c:	897b      	ldrh	r3, [r7, #10]
 800112e:	3308      	adds	r3, #8
 8001130:	b29b      	uxth	r3, r3
 8001132:	817b      	strh	r3, [r7, #10]
				}

				if (Page + j >= 0 && Page + j <= 7)		//超出屏幕的内容不显示
 8001134:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001138:	7bbb      	ldrb	r3, [r7, #14]
 800113a:	4413      	add	r3, r2
 800113c:	2b00      	cmp	r3, #0
 800113e:	db34      	blt.n	80011aa <OLED_ShowImage+0x10e>
 8001140:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001144:	7bbb      	ldrb	r3, [r7, #14]
 8001146:	4413      	add	r3, r2
 8001148:	2b07      	cmp	r3, #7
 800114a:	dc2e      	bgt.n	80011aa <OLED_ShowImage+0x10e>
				{
					/*显示图像在当前页的内容*/
					OLED_DisplayBuf[Page + j][X + i] |= Image[j * Width + i] << (Shift);
 800114c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001150:	7bbb      	ldrb	r3, [r7, #14]
 8001152:	441a      	add	r2, r3
 8001154:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001158:	7bfb      	ldrb	r3, [r7, #15]
 800115a:	440b      	add	r3, r1
 800115c:	4940      	ldr	r1, [pc, #256]	@ (8001260 <OLED_ShowImage+0x1c4>)
 800115e:	01d2      	lsls	r2, r2, #7
 8001160:	440a      	add	r2, r1
 8001162:	4413      	add	r3, r2
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	b25a      	sxtb	r2, r3
 8001168:	7bbb      	ldrb	r3, [r7, #14]
 800116a:	78f9      	ldrb	r1, [r7, #3]
 800116c:	fb03 f101 	mul.w	r1, r3, r1
 8001170:	7bfb      	ldrb	r3, [r7, #15]
 8001172:	440b      	add	r3, r1
 8001174:	4619      	mov	r1, r3
 8001176:	6a3b      	ldr	r3, [r7, #32]
 8001178:	440b      	add	r3, r1
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	4619      	mov	r1, r3
 800117e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001182:	fa01 f303 	lsl.w	r3, r1, r3
 8001186:	b25b      	sxtb	r3, r3
 8001188:	4313      	orrs	r3, r2
 800118a:	b258      	sxtb	r0, r3
 800118c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001190:	7bbb      	ldrb	r3, [r7, #14]
 8001192:	441a      	add	r2, r3
 8001194:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001198:	7bfb      	ldrb	r3, [r7, #15]
 800119a:	440b      	add	r3, r1
 800119c:	b2c0      	uxtb	r0, r0
 800119e:	4930      	ldr	r1, [pc, #192]	@ (8001260 <OLED_ShowImage+0x1c4>)
 80011a0:	01d2      	lsls	r2, r2, #7
 80011a2:	440a      	add	r2, r1
 80011a4:	4413      	add	r3, r2
 80011a6:	4602      	mov	r2, r0
 80011a8:	701a      	strb	r2, [r3, #0]
				}

				if (Page + j + 1 >= 0 && Page + j + 1 <= 7)		//超出屏幕的内容不显示
 80011aa:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80011ae:	7bbb      	ldrb	r3, [r7, #14]
 80011b0:	4413      	add	r3, r2
 80011b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011b6:	db38      	blt.n	800122a <OLED_ShowImage+0x18e>
 80011b8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80011bc:	7bbb      	ldrb	r3, [r7, #14]
 80011be:	4413      	add	r3, r2
 80011c0:	2b06      	cmp	r3, #6
 80011c2:	dc32      	bgt.n	800122a <OLED_ShowImage+0x18e>
				{
					/*显示图像在下一页的内容*/
					OLED_DisplayBuf[Page + j + 1][X + i] |= Image[j * Width + i] >> (8 - Shift);
 80011c4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80011c8:	7bbb      	ldrb	r3, [r7, #14]
 80011ca:	4413      	add	r3, r2
 80011cc:	1c5a      	adds	r2, r3, #1
 80011ce:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80011d2:	7bfb      	ldrb	r3, [r7, #15]
 80011d4:	440b      	add	r3, r1
 80011d6:	4922      	ldr	r1, [pc, #136]	@ (8001260 <OLED_ShowImage+0x1c4>)
 80011d8:	01d2      	lsls	r2, r2, #7
 80011da:	440a      	add	r2, r1
 80011dc:	4413      	add	r3, r2
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	b25a      	sxtb	r2, r3
 80011e2:	7bbb      	ldrb	r3, [r7, #14]
 80011e4:	78f9      	ldrb	r1, [r7, #3]
 80011e6:	fb03 f101 	mul.w	r1, r3, r1
 80011ea:	7bfb      	ldrb	r3, [r7, #15]
 80011ec:	440b      	add	r3, r1
 80011ee:	4619      	mov	r1, r3
 80011f0:	6a3b      	ldr	r3, [r7, #32]
 80011f2:	440b      	add	r3, r1
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	4619      	mov	r1, r3
 80011f8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80011fc:	f1c3 0308 	rsb	r3, r3, #8
 8001200:	fa41 f303 	asr.w	r3, r1, r3
 8001204:	b25b      	sxtb	r3, r3
 8001206:	4313      	orrs	r3, r2
 8001208:	b258      	sxtb	r0, r3
 800120a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800120e:	7bbb      	ldrb	r3, [r7, #14]
 8001210:	4413      	add	r3, r2
 8001212:	1c5a      	adds	r2, r3, #1
 8001214:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001218:	7bfb      	ldrb	r3, [r7, #15]
 800121a:	440b      	add	r3, r1
 800121c:	b2c0      	uxtb	r0, r0
 800121e:	4910      	ldr	r1, [pc, #64]	@ (8001260 <OLED_ShowImage+0x1c4>)
 8001220:	01d2      	lsls	r2, r2, #7
 8001222:	440a      	add	r2, r1
 8001224:	4413      	add	r3, r2
 8001226:	4602      	mov	r2, r0
 8001228:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < Width; i ++)
 800122a:	7bfb      	ldrb	r3, [r7, #15]
 800122c:	3301      	adds	r3, #1
 800122e:	73fb      	strb	r3, [r7, #15]
 8001230:	7bfa      	ldrb	r2, [r7, #15]
 8001232:	78fb      	ldrb	r3, [r7, #3]
 8001234:	429a      	cmp	r2, r3
 8001236:	f4ff af52 	bcc.w	80010de <OLED_ShowImage+0x42>
	for (j = 0; j < (Height - 1) / 8 + 1; j ++)
 800123a:	7bbb      	ldrb	r3, [r7, #14]
 800123c:	3301      	adds	r3, #1
 800123e:	73bb      	strb	r3, [r7, #14]
 8001240:	78bb      	ldrb	r3, [r7, #2]
 8001242:	3b01      	subs	r3, #1
 8001244:	2b00      	cmp	r3, #0
 8001246:	da00      	bge.n	800124a <OLED_ShowImage+0x1ae>
 8001248:	3307      	adds	r3, #7
 800124a:	10db      	asrs	r3, r3, #3
 800124c:	461a      	mov	r2, r3
 800124e:	7bbb      	ldrb	r3, [r7, #14]
 8001250:	429a      	cmp	r2, r3
 8001252:	f6bf af41 	bge.w	80010d8 <OLED_ShowImage+0x3c>
				}
			}
		}
	}
}
 8001256:	bf00      	nop
 8001258:	bf00      	nop
 800125a:	3714      	adds	r7, #20
 800125c:	46bd      	mov	sp, r7
 800125e:	bd90      	pop	{r4, r7, pc}
 8001260:	24000c1c 	.word	0x24000c1c

08001264 <OLED_DrawPoint>:
  * 参    数：Y 指定点的纵坐标，范围：-32768~32767，屏幕区域：0~63
  * 返 回 值：无
  * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
  */
void OLED_DrawPoint(int16_t X, int16_t Y)
{
 8001264:	b480      	push	{r7}
 8001266:	b083      	sub	sp, #12
 8001268:	af00      	add	r7, sp, #0
 800126a:	4603      	mov	r3, r0
 800126c:	460a      	mov	r2, r1
 800126e:	80fb      	strh	r3, [r7, #6]
 8001270:	4613      	mov	r3, r2
 8001272:	80bb      	strh	r3, [r7, #4]
	if (X >= 0 && X <= 127 && Y >=0 && Y <= 63)		//超出屏幕的内容不显示
 8001274:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001278:	2b00      	cmp	r3, #0
 800127a:	db35      	blt.n	80012e8 <OLED_DrawPoint+0x84>
 800127c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001280:	2b7f      	cmp	r3, #127	@ 0x7f
 8001282:	dc31      	bgt.n	80012e8 <OLED_DrawPoint+0x84>
 8001284:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001288:	2b00      	cmp	r3, #0
 800128a:	db2d      	blt.n	80012e8 <OLED_DrawPoint+0x84>
 800128c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001290:	2b3f      	cmp	r3, #63	@ 0x3f
 8001292:	dc29      	bgt.n	80012e8 <OLED_DrawPoint+0x84>
	{
		/*将显存数组指定位置的一个Bit数据置1*/
		OLED_DisplayBuf[Y / 8][X] |= 0x01 << (Y % 8);
 8001294:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001298:	2b00      	cmp	r3, #0
 800129a:	da00      	bge.n	800129e <OLED_DrawPoint+0x3a>
 800129c:	3307      	adds	r3, #7
 800129e:	10db      	asrs	r3, r3, #3
 80012a0:	b218      	sxth	r0, r3
 80012a2:	4602      	mov	r2, r0
 80012a4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012a8:	4912      	ldr	r1, [pc, #72]	@ (80012f4 <OLED_DrawPoint+0x90>)
 80012aa:	01d2      	lsls	r2, r2, #7
 80012ac:	440a      	add	r2, r1
 80012ae:	4413      	add	r3, r2
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	b25a      	sxtb	r2, r3
 80012b4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80012b8:	4259      	negs	r1, r3
 80012ba:	f003 0307 	and.w	r3, r3, #7
 80012be:	f001 0107 	and.w	r1, r1, #7
 80012c2:	bf58      	it	pl
 80012c4:	424b      	negpl	r3, r1
 80012c6:	b21b      	sxth	r3, r3
 80012c8:	4619      	mov	r1, r3
 80012ca:	2301      	movs	r3, #1
 80012cc:	408b      	lsls	r3, r1
 80012ce:	b25b      	sxtb	r3, r3
 80012d0:	4313      	orrs	r3, r2
 80012d2:	b259      	sxtb	r1, r3
 80012d4:	4602      	mov	r2, r0
 80012d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012da:	b2c8      	uxtb	r0, r1
 80012dc:	4905      	ldr	r1, [pc, #20]	@ (80012f4 <OLED_DrawPoint+0x90>)
 80012de:	01d2      	lsls	r2, r2, #7
 80012e0:	440a      	add	r2, r1
 80012e2:	4413      	add	r3, r2
 80012e4:	4602      	mov	r2, r0
 80012e6:	701a      	strb	r2, [r3, #0]
	}
}
 80012e8:	bf00      	nop
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr
 80012f4:	24000c1c 	.word	0x24000c1c

080012f8 <OLED_DrawLine>:
  * 参    数：Y1 指定另一个端点的纵坐标，范围：-32768~32767，屏幕区域：0~63
  * 返 回 值：无
  * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
  */
void OLED_DrawLine(int16_t X0, int16_t Y0, int16_t X1, int16_t Y1)
{
 80012f8:	b590      	push	{r4, r7, lr}
 80012fa:	b08b      	sub	sp, #44	@ 0x2c
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	4604      	mov	r4, r0
 8001300:	4608      	mov	r0, r1
 8001302:	4611      	mov	r1, r2
 8001304:	461a      	mov	r2, r3
 8001306:	4623      	mov	r3, r4
 8001308:	80fb      	strh	r3, [r7, #6]
 800130a:	4603      	mov	r3, r0
 800130c:	80bb      	strh	r3, [r7, #4]
 800130e:	460b      	mov	r3, r1
 8001310:	807b      	strh	r3, [r7, #2]
 8001312:	4613      	mov	r3, r2
 8001314:	803b      	strh	r3, [r7, #0]
	int16_t x, y, dx, dy, d, incrE, incrNE, temp;
	int16_t x0 = X0, y0 = Y0, x1 = X1, y1 = Y1;
 8001316:	88fb      	ldrh	r3, [r7, #6]
 8001318:	843b      	strh	r3, [r7, #32]
 800131a:	88bb      	ldrh	r3, [r7, #4]
 800131c:	83fb      	strh	r3, [r7, #30]
 800131e:	887b      	ldrh	r3, [r7, #2]
 8001320:	83bb      	strh	r3, [r7, #28]
 8001322:	883b      	ldrh	r3, [r7, #0]
 8001324:	837b      	strh	r3, [r7, #26]
	uint8_t yflag = 0, xyflag = 0;
 8001326:	2300      	movs	r3, #0
 8001328:	767b      	strb	r3, [r7, #25]
 800132a:	2300      	movs	r3, #0
 800132c:	763b      	strb	r3, [r7, #24]

	if (y0 == y1)		//横线单独处理
 800132e:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8001332:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001336:	429a      	cmp	r2, r3
 8001338:	d123      	bne.n	8001382 <OLED_DrawLine+0x8a>
	{
		/*0号点X坐标大于1号点X坐标，则交换两点X坐标*/
		if (x0 > x1) {temp = x0; x0 = x1; x1 = temp;}
 800133a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800133e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001342:	429a      	cmp	r2, r3
 8001344:	dd05      	ble.n	8001352 <OLED_DrawLine+0x5a>
 8001346:	8c3b      	ldrh	r3, [r7, #32]
 8001348:	82fb      	strh	r3, [r7, #22]
 800134a:	8bbb      	ldrh	r3, [r7, #28]
 800134c:	843b      	strh	r3, [r7, #32]
 800134e:	8afb      	ldrh	r3, [r7, #22]
 8001350:	83bb      	strh	r3, [r7, #28]

		/*遍历X坐标*/
		for (x = x0; x <= x1; x ++)
 8001352:	8c3b      	ldrh	r3, [r7, #32]
 8001354:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001356:	e00d      	b.n	8001374 <OLED_DrawLine+0x7c>
		{
			OLED_DrawPoint(x, y0);	//依次画点
 8001358:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 800135c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001360:	4611      	mov	r1, r2
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff ff7e 	bl	8001264 <OLED_DrawPoint>
		for (x = x0; x <= x1; x ++)
 8001368:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800136c:	b29b      	uxth	r3, r3
 800136e:	3301      	adds	r3, #1
 8001370:	b29b      	uxth	r3, r3
 8001372:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001374:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 8001378:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800137c:	429a      	cmp	r2, r3
 800137e:	ddeb      	ble.n	8001358 <OLED_DrawLine+0x60>
			else if (yflag)		{OLED_DrawPoint(x, -y);}
			else if (xyflag)	{OLED_DrawPoint(y, x);}
			else				{OLED_DrawPoint(x, y);}
		}
	}
}
 8001380:	e10f      	b.n	80015a2 <OLED_DrawLine+0x2aa>
	else if (x0 == x1)	//竖线单独处理
 8001382:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8001386:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800138a:	429a      	cmp	r2, r3
 800138c:	d123      	bne.n	80013d6 <OLED_DrawLine+0xde>
		if (y0 > y1) {temp = y0; y0 = y1; y1 = temp;}
 800138e:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8001392:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001396:	429a      	cmp	r2, r3
 8001398:	dd05      	ble.n	80013a6 <OLED_DrawLine+0xae>
 800139a:	8bfb      	ldrh	r3, [r7, #30]
 800139c:	82fb      	strh	r3, [r7, #22]
 800139e:	8b7b      	ldrh	r3, [r7, #26]
 80013a0:	83fb      	strh	r3, [r7, #30]
 80013a2:	8afb      	ldrh	r3, [r7, #22]
 80013a4:	837b      	strh	r3, [r7, #26]
		for (y = y0; y <= y1; y ++)
 80013a6:	8bfb      	ldrh	r3, [r7, #30]
 80013a8:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80013aa:	e00d      	b.n	80013c8 <OLED_DrawLine+0xd0>
			OLED_DrawPoint(x0, y);	//依次画点
 80013ac:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 80013b0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80013b4:	4611      	mov	r1, r2
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7ff ff54 	bl	8001264 <OLED_DrawPoint>
		for (y = y0; y <= y1; y ++)
 80013bc:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80013c0:	b29b      	uxth	r3, r3
 80013c2:	3301      	adds	r3, #1
 80013c4:	b29b      	uxth	r3, r3
 80013c6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80013c8:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 80013cc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80013d0:	429a      	cmp	r2, r3
 80013d2:	ddeb      	ble.n	80013ac <OLED_DrawLine+0xb4>
}
 80013d4:	e0e5      	b.n	80015a2 <OLED_DrawLine+0x2aa>
		if (x0 > x1)	//0号点X坐标大于1号点X坐标
 80013d6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80013da:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80013de:	429a      	cmp	r2, r3
 80013e0:	dd0b      	ble.n	80013fa <OLED_DrawLine+0x102>
			temp = x0; x0 = x1; x1 = temp;
 80013e2:	8c3b      	ldrh	r3, [r7, #32]
 80013e4:	82fb      	strh	r3, [r7, #22]
 80013e6:	8bbb      	ldrh	r3, [r7, #28]
 80013e8:	843b      	strh	r3, [r7, #32]
 80013ea:	8afb      	ldrh	r3, [r7, #22]
 80013ec:	83bb      	strh	r3, [r7, #28]
			temp = y0; y0 = y1; y1 = temp;
 80013ee:	8bfb      	ldrh	r3, [r7, #30]
 80013f0:	82fb      	strh	r3, [r7, #22]
 80013f2:	8b7b      	ldrh	r3, [r7, #26]
 80013f4:	83fb      	strh	r3, [r7, #30]
 80013f6:	8afb      	ldrh	r3, [r7, #22]
 80013f8:	837b      	strh	r3, [r7, #26]
		if (y0 > y1)	//0号点Y坐标大于1号点Y坐标
 80013fa:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80013fe:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001402:	429a      	cmp	r2, r3
 8001404:	dd09      	ble.n	800141a <OLED_DrawLine+0x122>
			y0 = -y0;
 8001406:	8bfb      	ldrh	r3, [r7, #30]
 8001408:	425b      	negs	r3, r3
 800140a:	b29b      	uxth	r3, r3
 800140c:	83fb      	strh	r3, [r7, #30]
			y1 = -y1;
 800140e:	8b7b      	ldrh	r3, [r7, #26]
 8001410:	425b      	negs	r3, r3
 8001412:	b29b      	uxth	r3, r3
 8001414:	837b      	strh	r3, [r7, #26]
			yflag = 1;
 8001416:	2301      	movs	r3, #1
 8001418:	767b      	strb	r3, [r7, #25]
		if (y1 - y0 > x1 - x0)	//画线斜率大于1
 800141a:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800141e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001422:	1ad2      	subs	r2, r2, r3
 8001424:	f9b7 101c 	ldrsh.w	r1, [r7, #28]
 8001428:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800142c:	1acb      	subs	r3, r1, r3
 800142e:	429a      	cmp	r2, r3
 8001430:	dd0d      	ble.n	800144e <OLED_DrawLine+0x156>
			temp = x0; x0 = y0; y0 = temp;
 8001432:	8c3b      	ldrh	r3, [r7, #32]
 8001434:	82fb      	strh	r3, [r7, #22]
 8001436:	8bfb      	ldrh	r3, [r7, #30]
 8001438:	843b      	strh	r3, [r7, #32]
 800143a:	8afb      	ldrh	r3, [r7, #22]
 800143c:	83fb      	strh	r3, [r7, #30]
			temp = x1; x1 = y1; y1 = temp;
 800143e:	8bbb      	ldrh	r3, [r7, #28]
 8001440:	82fb      	strh	r3, [r7, #22]
 8001442:	8b7b      	ldrh	r3, [r7, #26]
 8001444:	83bb      	strh	r3, [r7, #28]
 8001446:	8afb      	ldrh	r3, [r7, #22]
 8001448:	837b      	strh	r3, [r7, #26]
			xyflag = 1;
 800144a:	2301      	movs	r3, #1
 800144c:	763b      	strb	r3, [r7, #24]
		dx = x1 - x0;
 800144e:	8bba      	ldrh	r2, [r7, #28]
 8001450:	8c3b      	ldrh	r3, [r7, #32]
 8001452:	1ad3      	subs	r3, r2, r3
 8001454:	b29b      	uxth	r3, r3
 8001456:	82bb      	strh	r3, [r7, #20]
		dy = y1 - y0;
 8001458:	8b7a      	ldrh	r2, [r7, #26]
 800145a:	8bfb      	ldrh	r3, [r7, #30]
 800145c:	1ad3      	subs	r3, r2, r3
 800145e:	b29b      	uxth	r3, r3
 8001460:	827b      	strh	r3, [r7, #18]
		incrE = 2 * dy;
 8001462:	8a7b      	ldrh	r3, [r7, #18]
 8001464:	005b      	lsls	r3, r3, #1
 8001466:	b29b      	uxth	r3, r3
 8001468:	823b      	strh	r3, [r7, #16]
		incrNE = 2 * (dy - dx);
 800146a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800146e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001472:	1ad3      	subs	r3, r2, r3
 8001474:	b29b      	uxth	r3, r3
 8001476:	005b      	lsls	r3, r3, #1
 8001478:	b29b      	uxth	r3, r3
 800147a:	81fb      	strh	r3, [r7, #14]
		d = 2 * dy - dx;
 800147c:	8a7b      	ldrh	r3, [r7, #18]
 800147e:	005b      	lsls	r3, r3, #1
 8001480:	b29a      	uxth	r2, r3
 8001482:	8abb      	ldrh	r3, [r7, #20]
 8001484:	1ad3      	subs	r3, r2, r3
 8001486:	b29b      	uxth	r3, r3
 8001488:	847b      	strh	r3, [r7, #34]	@ 0x22
		x = x0;
 800148a:	8c3b      	ldrh	r3, [r7, #32]
 800148c:	84fb      	strh	r3, [r7, #38]	@ 0x26
		y = y0;
 800148e:	8bfb      	ldrh	r3, [r7, #30]
 8001490:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (yflag && xyflag){OLED_DrawPoint(y, -x);}
 8001492:	7e7b      	ldrb	r3, [r7, #25]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d00d      	beq.n	80014b4 <OLED_DrawLine+0x1bc>
 8001498:	7e3b      	ldrb	r3, [r7, #24]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d00a      	beq.n	80014b4 <OLED_DrawLine+0x1bc>
 800149e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80014a0:	425b      	negs	r3, r3
 80014a2:	b29b      	uxth	r3, r3
 80014a4:	b21a      	sxth	r2, r3
 80014a6:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80014aa:	4611      	mov	r1, r2
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff fed9 	bl	8001264 <OLED_DrawPoint>
 80014b2:	e021      	b.n	80014f8 <OLED_DrawLine+0x200>
		else if (yflag)		{OLED_DrawPoint(x, -y);}
 80014b4:	7e7b      	ldrb	r3, [r7, #25]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d00a      	beq.n	80014d0 <OLED_DrawLine+0x1d8>
 80014ba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80014bc:	425b      	negs	r3, r3
 80014be:	b29b      	uxth	r3, r3
 80014c0:	b21a      	sxth	r2, r3
 80014c2:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80014c6:	4611      	mov	r1, r2
 80014c8:	4618      	mov	r0, r3
 80014ca:	f7ff fecb 	bl	8001264 <OLED_DrawPoint>
 80014ce:	e062      	b.n	8001596 <OLED_DrawLine+0x29e>
		else if (xyflag)	{OLED_DrawPoint(y, x);}
 80014d0:	7e3b      	ldrb	r3, [r7, #24]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d008      	beq.n	80014e8 <OLED_DrawLine+0x1f0>
 80014d6:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 80014da:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80014de:	4611      	mov	r1, r2
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7ff febf 	bl	8001264 <OLED_DrawPoint>
 80014e6:	e056      	b.n	8001596 <OLED_DrawLine+0x29e>
		else				{OLED_DrawPoint(x, y);}
 80014e8:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 80014ec:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80014f0:	4611      	mov	r1, r2
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff feb6 	bl	8001264 <OLED_DrawPoint>
		while (x < x1)		//遍历X轴的每个点
 80014f8:	e04d      	b.n	8001596 <OLED_DrawLine+0x29e>
			x ++;
 80014fa:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80014fe:	b29b      	uxth	r3, r3
 8001500:	3301      	adds	r3, #1
 8001502:	b29b      	uxth	r3, r3
 8001504:	84fb      	strh	r3, [r7, #38]	@ 0x26
			if (d < 0)		//下一个点在当前点东方
 8001506:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800150a:	2b00      	cmp	r3, #0
 800150c:	da05      	bge.n	800151a <OLED_DrawLine+0x222>
				d += incrE;
 800150e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8001510:	8a3b      	ldrh	r3, [r7, #16]
 8001512:	4413      	add	r3, r2
 8001514:	b29b      	uxth	r3, r3
 8001516:	847b      	strh	r3, [r7, #34]	@ 0x22
 8001518:	e00a      	b.n	8001530 <OLED_DrawLine+0x238>
				y ++;
 800151a:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800151e:	b29b      	uxth	r3, r3
 8001520:	3301      	adds	r3, #1
 8001522:	b29b      	uxth	r3, r3
 8001524:	84bb      	strh	r3, [r7, #36]	@ 0x24
				d += incrNE;
 8001526:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8001528:	89fb      	ldrh	r3, [r7, #14]
 800152a:	4413      	add	r3, r2
 800152c:	b29b      	uxth	r3, r3
 800152e:	847b      	strh	r3, [r7, #34]	@ 0x22
			if (yflag && xyflag){OLED_DrawPoint(y, -x);}
 8001530:	7e7b      	ldrb	r3, [r7, #25]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d00d      	beq.n	8001552 <OLED_DrawLine+0x25a>
 8001536:	7e3b      	ldrb	r3, [r7, #24]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d00a      	beq.n	8001552 <OLED_DrawLine+0x25a>
 800153c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800153e:	425b      	negs	r3, r3
 8001540:	b29b      	uxth	r3, r3
 8001542:	b21a      	sxth	r2, r3
 8001544:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001548:	4611      	mov	r1, r2
 800154a:	4618      	mov	r0, r3
 800154c:	f7ff fe8a 	bl	8001264 <OLED_DrawPoint>
 8001550:	e021      	b.n	8001596 <OLED_DrawLine+0x29e>
			else if (yflag)		{OLED_DrawPoint(x, -y);}
 8001552:	7e7b      	ldrb	r3, [r7, #25]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d00a      	beq.n	800156e <OLED_DrawLine+0x276>
 8001558:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800155a:	425b      	negs	r3, r3
 800155c:	b29b      	uxth	r3, r3
 800155e:	b21a      	sxth	r2, r3
 8001560:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001564:	4611      	mov	r1, r2
 8001566:	4618      	mov	r0, r3
 8001568:	f7ff fe7c 	bl	8001264 <OLED_DrawPoint>
 800156c:	e013      	b.n	8001596 <OLED_DrawLine+0x29e>
			else if (xyflag)	{OLED_DrawPoint(y, x);}
 800156e:	7e3b      	ldrb	r3, [r7, #24]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d008      	beq.n	8001586 <OLED_DrawLine+0x28e>
 8001574:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 8001578:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800157c:	4611      	mov	r1, r2
 800157e:	4618      	mov	r0, r3
 8001580:	f7ff fe70 	bl	8001264 <OLED_DrawPoint>
 8001584:	e007      	b.n	8001596 <OLED_DrawLine+0x29e>
			else				{OLED_DrawPoint(x, y);}
 8001586:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 800158a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800158e:	4611      	mov	r1, r2
 8001590:	4618      	mov	r0, r3
 8001592:	f7ff fe67 	bl	8001264 <OLED_DrawPoint>
		while (x < x1)		//遍历X轴的每个点
 8001596:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 800159a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800159e:	429a      	cmp	r2, r3
 80015a0:	dbab      	blt.n	80014fa <OLED_DrawLine+0x202>
}
 80015a2:	bf00      	nop
 80015a4:	372c      	adds	r7, #44	@ 0x2c
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd90      	pop	{r4, r7, pc}
	...

080015ac <MX_ADC3_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b088      	sub	sp, #32
 80015b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015b2:	1d3b      	adds	r3, r7, #4
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	605a      	str	r2, [r3, #4]
 80015ba:	609a      	str	r2, [r3, #8]
 80015bc:	60da      	str	r2, [r3, #12]
 80015be:	611a      	str	r2, [r3, #16]
 80015c0:	615a      	str	r2, [r3, #20]
 80015c2:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80015c4:	4b2c      	ldr	r3, [pc, #176]	@ (8001678 <MX_ADC3_Init+0xcc>)
 80015c6:	4a2d      	ldr	r2, [pc, #180]	@ (800167c <MX_ADC3_Init+0xd0>)
 80015c8:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80015ca:	4b2b      	ldr	r3, [pc, #172]	@ (8001678 <MX_ADC3_Init+0xcc>)
 80015cc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80015d0:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 80015d2:	4b29      	ldr	r3, [pc, #164]	@ (8001678 <MX_ADC3_Init+0xcc>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80015d8:	4b27      	ldr	r3, [pc, #156]	@ (8001678 <MX_ADC3_Init+0xcc>)
 80015da:	2200      	movs	r2, #0
 80015dc:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015de:	4b26      	ldr	r3, [pc, #152]	@ (8001678 <MX_ADC3_Init+0xcc>)
 80015e0:	2204      	movs	r2, #4
 80015e2:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80015e4:	4b24      	ldr	r3, [pc, #144]	@ (8001678 <MX_ADC3_Init+0xcc>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80015ea:	4b23      	ldr	r3, [pc, #140]	@ (8001678 <MX_ADC3_Init+0xcc>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 80015f0:	4b21      	ldr	r3, [pc, #132]	@ (8001678 <MX_ADC3_Init+0xcc>)
 80015f2:	2201      	movs	r2, #1
 80015f4:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80015f6:	4b20      	ldr	r3, [pc, #128]	@ (8001678 <MX_ADC3_Init+0xcc>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 80015fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001678 <MX_ADC3_Init+0xcc>)
 80015fe:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 8001602:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001604:	4b1c      	ldr	r3, [pc, #112]	@ (8001678 <MX_ADC3_Init+0xcc>)
 8001606:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800160a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR; // 新;
 800160c:	4b1a      	ldr	r3, [pc, #104]	@ (8001678 <MX_ADC3_Init+0xcc>)
 800160e:	2203      	movs	r2, #3
 8001610:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001612:	4b19      	ldr	r3, [pc, #100]	@ (8001678 <MX_ADC3_Init+0xcc>)
 8001614:	2200      	movs	r2, #0
 8001616:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001618:	4b17      	ldr	r3, [pc, #92]	@ (8001678 <MX_ADC3_Init+0xcc>)
 800161a:	2200      	movs	r2, #0
 800161c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 800161e:	4b16      	ldr	r3, [pc, #88]	@ (8001678 <MX_ADC3_Init+0xcc>)
 8001620:	2200      	movs	r2, #0
 8001622:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Oversampling.Ratio = 1;
 8001626:	4b14      	ldr	r3, [pc, #80]	@ (8001678 <MX_ADC3_Init+0xcc>)
 8001628:	2201      	movs	r2, #1
 800162a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800162c:	4812      	ldr	r0, [pc, #72]	@ (8001678 <MX_ADC3_Init+0xcc>)
 800162e:	f002 fdf9 	bl	8004224 <HAL_ADC_Init>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8001638:	f001 fc0c 	bl	8002e54 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800163c:	4b10      	ldr	r3, [pc, #64]	@ (8001680 <MX_ADC3_Init+0xd4>)
 800163e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001640:	2306      	movs	r3, #6
 8001642:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_8CYCLES_5;
 8001644:	2302      	movs	r3, #2
 8001646:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001648:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800164c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800164e:	2304      	movs	r3, #4
 8001650:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001652:	2300      	movs	r3, #0
 8001654:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8001656:	2300      	movs	r3, #0
 8001658:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800165a:	1d3b      	adds	r3, r7, #4
 800165c:	4619      	mov	r1, r3
 800165e:	4806      	ldr	r0, [pc, #24]	@ (8001678 <MX_ADC3_Init+0xcc>)
 8001660:	f003 f850 	bl	8004704 <HAL_ADC_ConfigChannel>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <MX_ADC3_Init+0xc2>
  {
    Error_Handler();
 800166a:	f001 fbf3 	bl	8002e54 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800166e:	bf00      	nop
 8001670:	3720      	adds	r7, #32
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	2400101c 	.word	0x2400101c
 800167c:	58026000 	.word	0x58026000
 8001680:	21800100 	.word	0x21800100

08001684 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b08a      	sub	sp, #40	@ 0x28
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168c:	f107 0314 	add.w	r3, r7, #20
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	605a      	str	r2, [r3, #4]
 8001696:	609a      	str	r2, [r3, #8]
 8001698:	60da      	str	r2, [r3, #12]
 800169a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC3)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a30      	ldr	r2, [pc, #192]	@ (8001764 <HAL_ADC_MspInit+0xe0>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d15a      	bne.n	800175c <HAL_ADC_MspInit+0xd8>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 80016a6:	4b30      	ldr	r3, [pc, #192]	@ (8001768 <HAL_ADC_MspInit+0xe4>)
 80016a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016ac:	4a2e      	ldr	r2, [pc, #184]	@ (8001768 <HAL_ADC_MspInit+0xe4>)
 80016ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80016b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016b6:	4b2c      	ldr	r3, [pc, #176]	@ (8001768 <HAL_ADC_MspInit+0xe4>)
 80016b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80016c0:	613b      	str	r3, [r7, #16]
 80016c2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80016c4:	4b28      	ldr	r3, [pc, #160]	@ (8001768 <HAL_ADC_MspInit+0xe4>)
 80016c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016ca:	4a27      	ldr	r2, [pc, #156]	@ (8001768 <HAL_ADC_MspInit+0xe4>)
 80016cc:	f043 0320 	orr.w	r3, r3, #32
 80016d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016d4:	4b24      	ldr	r3, [pc, #144]	@ (8001768 <HAL_ADC_MspInit+0xe4>)
 80016d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016da:	f003 0320 	and.w	r3, r3, #32
 80016de:	60fb      	str	r3, [r7, #12]
 80016e0:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PF6     ------> ADC3_INP8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80016e2:	2340      	movs	r3, #64	@ 0x40
 80016e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016e6:	2303      	movs	r3, #3
 80016e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ea:	2300      	movs	r3, #0
 80016ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80016ee:	f107 0314 	add.w	r3, r7, #20
 80016f2:	4619      	mov	r1, r3
 80016f4:	481d      	ldr	r0, [pc, #116]	@ (800176c <HAL_ADC_MspInit+0xe8>)
 80016f6:	f006 fa4f 	bl	8007b98 <HAL_GPIO_Init>

    /* ADC3 DMA Init */
    /* ADC3 Init */
    hdma_adc3.Instance = DMA2_Stream0;
 80016fa:	4b1d      	ldr	r3, [pc, #116]	@ (8001770 <HAL_ADC_MspInit+0xec>)
 80016fc:	4a1d      	ldr	r2, [pc, #116]	@ (8001774 <HAL_ADC_MspInit+0xf0>)
 80016fe:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8001700:	4b1b      	ldr	r3, [pc, #108]	@ (8001770 <HAL_ADC_MspInit+0xec>)
 8001702:	2273      	movs	r2, #115	@ 0x73
 8001704:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001706:	4b1a      	ldr	r3, [pc, #104]	@ (8001770 <HAL_ADC_MspInit+0xec>)
 8001708:	2200      	movs	r2, #0
 800170a:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800170c:	4b18      	ldr	r3, [pc, #96]	@ (8001770 <HAL_ADC_MspInit+0xec>)
 800170e:	2200      	movs	r2, #0
 8001710:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8001712:	4b17      	ldr	r3, [pc, #92]	@ (8001770 <HAL_ADC_MspInit+0xec>)
 8001714:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001718:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800171a:	4b15      	ldr	r3, [pc, #84]	@ (8001770 <HAL_ADC_MspInit+0xec>)
 800171c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001720:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001722:	4b13      	ldr	r3, [pc, #76]	@ (8001770 <HAL_ADC_MspInit+0xec>)
 8001724:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001728:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800172a:	4b11      	ldr	r3, [pc, #68]	@ (8001770 <HAL_ADC_MspInit+0xec>)
 800172c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001730:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_HIGH;
 8001732:	4b0f      	ldr	r3, [pc, #60]	@ (8001770 <HAL_ADC_MspInit+0xec>)
 8001734:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001738:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800173a:	4b0d      	ldr	r3, [pc, #52]	@ (8001770 <HAL_ADC_MspInit+0xec>)
 800173c:	2200      	movs	r2, #0
 800173e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8001740:	480b      	ldr	r0, [pc, #44]	@ (8001770 <HAL_ADC_MspInit+0xec>)
 8001742:	f004 f951 	bl	80059e8 <HAL_DMA_Init>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d001      	beq.n	8001750 <HAL_ADC_MspInit+0xcc>
    {
      Error_Handler();
 800174c:	f001 fb82 	bl	8002e54 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	4a07      	ldr	r2, [pc, #28]	@ (8001770 <HAL_ADC_MspInit+0xec>)
 8001754:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001756:	4a06      	ldr	r2, [pc, #24]	@ (8001770 <HAL_ADC_MspInit+0xec>)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800175c:	bf00      	nop
 800175e:	3728      	adds	r7, #40	@ 0x28
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	58026000 	.word	0x58026000
 8001768:	58024400 	.word	0x58024400
 800176c:	58021400 	.word	0x58021400
 8001770:	24001080 	.word	0x24001080
 8001774:	40020410 	.word	0x40020410

08001778 <get_tim6_kernel_clk>:

__ALIGNED(32) static uint16_t s_adc_buf[APP_FFT_SIZE] __attribute__((section(".RAM_D2")));
static volatile uint8_t s_flag = 0; // bit0: half, bit1: full
// —— 计算 APB1 域的“定时器内核时钟” ——
// H7 规则：当 APB1 预分频 != 1 时，timclk = 2 * PCLK1
static uint32_t get_tim6_kernel_clk(void){
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
    uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 800177e:	f008 f87b 	bl	8009878 <HAL_RCC_GetPCLK1Freq>
 8001782:	6078      	str	r0, [r7, #4]
    if ((RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) != RCC_D2CFGR_D2PPRE1_DIV1) {
 8001784:	4b06      	ldr	r3, [pc, #24]	@ (80017a0 <get_tim6_kernel_clk+0x28>)
 8001786:	69db      	ldr	r3, [r3, #28]
 8001788:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800178c:	2b00      	cmp	r3, #0
 800178e:	d002      	beq.n	8001796 <get_tim6_kernel_clk+0x1e>
        pclk1 *= 2;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	005b      	lsls	r3, r3, #1
 8001794:	607b      	str	r3, [r7, #4]
    }
    return pclk1;
 8001796:	687b      	ldr	r3, [r7, #4]
}
 8001798:	4618      	mov	r0, r3
 800179a:	3708      	adds	r7, #8
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	58024400 	.word	0x58024400

080017a4 <TIM6_SetFs_Safe>:
// —— 仅配置 PSC/ARR，不在这里启动 TIM6 ——
// 目标：TIM6 更新率 = fs_hz（TRGO=Update 已在 MX_TIM6_Init 里设好）
static void TIM6_SetFs_Safe(float fs_hz){
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b088      	sub	sp, #32
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	ed87 0a01 	vstr	s0, [r7, #4]
    uint32_t timclk = get_tim6_kernel_clk();
 80017ae:	f7ff ffe3 	bl	8001778 <get_tim6_kernel_clk>
 80017b2:	6138      	str	r0, [r7, #16]

    // 选取一组 16-bit 可用的 PSC/ARR，使 timclk / ((PSC+1)*(ARR+1)) ≈ fs_hz
    uint32_t target = (uint32_t)((double)timclk / (double)fs_hz + 0.5);
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	ee07 3a90 	vmov	s15, r3
 80017ba:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 80017be:	edd7 7a01 	vldr	s15, [r7, #4]
 80017c2:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80017c6:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80017ca:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 80017ce:	ee37 7b06 	vadd.f64	d7, d7, d6
 80017d2:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80017d6:	ee17 3a90 	vmov	r3, s15
 80017da:	60fb      	str	r3, [r7, #12]
    uint32_t best_psc = 0, best_arr = 0;
 80017dc:	2300      	movs	r3, #0
 80017de:	61fb      	str	r3, [r7, #28]
 80017e0:	2300      	movs	r3, #0
 80017e2:	61bb      	str	r3, [r7, #24]
    for (uint32_t psc = 0; psc <= 0xFFFF; ++psc) {
 80017e4:	2300      	movs	r3, #0
 80017e6:	617b      	str	r3, [r7, #20]
 80017e8:	e015      	b.n	8001816 <TIM6_SetFs_Safe+0x72>
        uint32_t arr = target / (psc + 1);
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	3301      	adds	r3, #1
 80017ee:	68fa      	ldr	r2, [r7, #12]
 80017f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80017f4:	60bb      	str	r3, [r7, #8]
        if (arr >= 1 && arr <= 0x10000) {     // ARR 实际写入寄存器要减一
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d009      	beq.n	8001810 <TIM6_SetFs_Safe+0x6c>
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001802:	d805      	bhi.n	8001810 <TIM6_SetFs_Safe+0x6c>
            best_psc = psc;
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	61fb      	str	r3, [r7, #28]
            best_arr = arr - 1;
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	3b01      	subs	r3, #1
 800180c:	61bb      	str	r3, [r7, #24]
            break;
 800180e:	e006      	b.n	800181e <TIM6_SetFs_Safe+0x7a>
    for (uint32_t psc = 0; psc <= 0xFFFF; ++psc) {
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	3301      	adds	r3, #1
 8001814:	617b      	str	r3, [r7, #20]
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800181c:	d3e5      	bcc.n	80017ea <TIM6_SetFs_Safe+0x46>
        }
    }
    if (best_arr == 0) best_arr = 1;
 800181e:	69bb      	ldr	r3, [r7, #24]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d101      	bne.n	8001828 <TIM6_SetFs_Safe+0x84>
 8001824:	2301      	movs	r3, #1
 8001826:	61bb      	str	r3, [r7, #24]

    __HAL_TIM_DISABLE(&htim6);
 8001828:	4b21      	ldr	r3, [pc, #132]	@ (80018b0 <TIM6_SetFs_Safe+0x10c>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	6a1a      	ldr	r2, [r3, #32]
 800182e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8001832:	4013      	ands	r3, r2
 8001834:	2b00      	cmp	r3, #0
 8001836:	d10f      	bne.n	8001858 <TIM6_SetFs_Safe+0xb4>
 8001838:	4b1d      	ldr	r3, [pc, #116]	@ (80018b0 <TIM6_SetFs_Safe+0x10c>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	6a1a      	ldr	r2, [r3, #32]
 800183e:	f240 4344 	movw	r3, #1092	@ 0x444
 8001842:	4013      	ands	r3, r2
 8001844:	2b00      	cmp	r3, #0
 8001846:	d107      	bne.n	8001858 <TIM6_SetFs_Safe+0xb4>
 8001848:	4b19      	ldr	r3, [pc, #100]	@ (80018b0 <TIM6_SetFs_Safe+0x10c>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	4b18      	ldr	r3, [pc, #96]	@ (80018b0 <TIM6_SetFs_Safe+0x10c>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f022 0201 	bic.w	r2, r2, #1
 8001856:	601a      	str	r2, [r3, #0]
    __HAL_TIM_SET_PRESCALER(&htim6, best_psc);
 8001858:	4b15      	ldr	r3, [pc, #84]	@ (80018b0 <TIM6_SetFs_Safe+0x10c>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	69fa      	ldr	r2, [r7, #28]
 800185e:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_TIM_SET_AUTORELOAD(&htim6, best_arr);
 8001860:	4b13      	ldr	r3, [pc, #76]	@ (80018b0 <TIM6_SetFs_Safe+0x10c>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	69ba      	ldr	r2, [r7, #24]
 8001866:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001868:	4a11      	ldr	r2, [pc, #68]	@ (80018b0 <TIM6_SetFs_Safe+0x10c>)
 800186a:	69bb      	ldr	r3, [r7, #24]
 800186c:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COUNTER(&htim6, 0);
 800186e:	4b10      	ldr	r3, [pc, #64]	@ (80018b0 <TIM6_SetFs_Safe+0x10c>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	2200      	movs	r2, #0
 8001874:	625a      	str	r2, [r3, #36]	@ 0x24

    // 屏蔽一次 UG 产生 TRGO，避免瞬间伪触发
    htim6.Instance->CR1 |= TIM_CR1_UDIS;
 8001876:	4b0e      	ldr	r3, [pc, #56]	@ (80018b0 <TIM6_SetFs_Safe+0x10c>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	4b0c      	ldr	r3, [pc, #48]	@ (80018b0 <TIM6_SetFs_Safe+0x10c>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f042 0202 	orr.w	r2, r2, #2
 8001884:	601a      	str	r2, [r3, #0]
    __HAL_TIM_CLEAR_FLAG(&htim6, TIM_FLAG_UPDATE);
 8001886:	4b0a      	ldr	r3, [pc, #40]	@ (80018b0 <TIM6_SetFs_Safe+0x10c>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f06f 0201 	mvn.w	r2, #1
 800188e:	611a      	str	r2, [r3, #16]
    htim6.Instance->EGR = TIM_EGR_UG;     // 装载新 PSC/ARR
 8001890:	4b07      	ldr	r3, [pc, #28]	@ (80018b0 <TIM6_SetFs_Safe+0x10c>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	2201      	movs	r2, #1
 8001896:	615a      	str	r2, [r3, #20]
    htim6.Instance->CR1 &= ~TIM_CR1_UDIS;
 8001898:	4b05      	ldr	r3, [pc, #20]	@ (80018b0 <TIM6_SetFs_Safe+0x10c>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	4b04      	ldr	r3, [pc, #16]	@ (80018b0 <TIM6_SetFs_Safe+0x10c>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f022 0202 	bic.w	r2, r2, #2
 80018a6:	601a      	str	r2, [r3, #0]
}
 80018a8:	bf00      	nop
 80018aa:	3720      	adds	r7, #32
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	24005244 	.word	0x24005244

080018b4 <dcache_invalidate_aligned>:


static inline void dcache_invalidate_aligned(void *addr, uint32_t size){
 80018b4:	b480      	push	{r7}
 80018b6:	b08b      	sub	sp, #44	@ 0x2c
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
 80018bc:	6039      	str	r1, [r7, #0]
    uintptr_t a = (uintptr_t)addr;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	627b      	str	r3, [r7, #36]	@ 0x24
    uintptr_t a_aln = a & ~((uintptr_t)31);          // 向下 32B 对齐
 80018c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018c4:	f023 031f 	bic.w	r3, r3, #31
 80018c8:	623b      	str	r3, [r7, #32]
    uint32_t  add   = (uint32_t)(a - a_aln);
 80018ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018cc:	6a3b      	ldr	r3, [r7, #32]
 80018ce:	1ad3      	subs	r3, r2, r3
 80018d0:	61fb      	str	r3, [r7, #28]
    uint32_t  len   = ((size + add + 31) & ~31);     // 向上 32B 对齐
 80018d2:	683a      	ldr	r2, [r7, #0]
 80018d4:	69fb      	ldr	r3, [r7, #28]
 80018d6:	4413      	add	r3, r2
 80018d8:	331f      	adds	r3, #31
 80018da:	f023 031f 	bic.w	r3, r3, #31
 80018de:	61bb      	str	r3, [r7, #24]
    SCB_InvalidateDCache_by_Addr((uint32_t*)a_aln, len);
 80018e0:	6a3a      	ldr	r2, [r7, #32]
 80018e2:	69bb      	ldr	r3, [r7, #24]
 80018e4:	617a      	str	r2, [r7, #20]
 80018e6:	613b      	str	r3, [r7, #16]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	dd1d      	ble.n	800192a <dcache_invalidate_aligned+0x76>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	f003 021f 	and.w	r2, r3, #31
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	4413      	add	r3, r2
 80018f8:	60fb      	str	r3, [r7, #12]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	60bb      	str	r3, [r7, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80018fe:	f3bf 8f4f 	dsb	sy
}
 8001902:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8001904:	4a0c      	ldr	r2, [pc, #48]	@ (8001938 <dcache_invalidate_aligned+0x84>)
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	3320      	adds	r3, #32
 8001910:	60bb      	str	r3, [r7, #8]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	3b20      	subs	r3, #32
 8001916:	60fb      	str	r3, [r7, #12]
      } while ( op_size > 0 );
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	2b00      	cmp	r3, #0
 800191c:	dcf2      	bgt.n	8001904 <dcache_invalidate_aligned+0x50>
  __ASM volatile ("dsb 0xF":::"memory");
 800191e:	f3bf 8f4f 	dsb	sy
}
 8001922:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001924:	f3bf 8f6f 	isb	sy
}
 8001928:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 800192a:	bf00      	nop
}
 800192c:	bf00      	nop
 800192e:	372c      	adds	r7, #44	@ 0x2c
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr
 8001938:	e000ed00 	.word	0xe000ed00

0800193c <CAP_InitAndStart>:

void CAP_InitAndStart(float fs_hz){
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	ed87 0a01 	vstr	s0, [r7, #4]
    // 1) 配好 TIM6 分频
    TIM6_SetFs_Safe(fs_hz);
 8001946:	ed97 0a01 	vldr	s0, [r7, #4]
 800194a:	f7ff ff2b 	bl	80017a4 <TIM6_SetFs_Safe>

    // 2) 启动 TIM6（TRGO=Update）
    HAL_TIM_Base_Start(&htim6);
 800194e:	4806      	ldr	r0, [pc, #24]	@ (8001968 <CAP_InitAndStart+0x2c>)
 8001950:	f00a fd14 	bl	800c37c <HAL_TIM_Base_Start>

    // 3) 启动 ADC3+DMA 环形
    HAL_ADC_Start_DMA(&hadc3, (uint32_t*)s_adc_buf, APP_FFT_SIZE);
 8001954:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001958:	4904      	ldr	r1, [pc, #16]	@ (800196c <CAP_InitAndStart+0x30>)
 800195a:	4805      	ldr	r0, [pc, #20]	@ (8001970 <CAP_InitAndStart+0x34>)
 800195c:	f002 fe04 	bl	8004568 <HAL_ADC_Start_DMA>
}
 8001960:	bf00      	nop
 8001962:	3708      	adds	r7, #8
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	24005244 	.word	0x24005244
 800196c:	24000200 	.word	0x24000200
 8001970:	2400101c 	.word	0x2400101c

08001974 <CAP_GetLatestFrame>:
void CAP_GetLatestFrame(const uint16_t **half0, const uint16_t **half1, uint32_t *half_len){
 8001974:	b480      	push	{r7}
 8001976:	b085      	sub	sp, #20
 8001978:	af00      	add	r7, sp, #0
 800197a:	60f8      	str	r0, [r7, #12]
 800197c:	60b9      	str	r1, [r7, #8]
 800197e:	607a      	str	r2, [r7, #4]
    if (half0) *half0 = &s_adc_buf[0];
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d002      	beq.n	800198c <CAP_GetLatestFrame+0x18>
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	4a0a      	ldr	r2, [pc, #40]	@ (80019b4 <CAP_GetLatestFrame+0x40>)
 800198a:	601a      	str	r2, [r3, #0]
    if (half1) *half1 = &s_adc_buf[APP_FFT_SIZE/2];
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d002      	beq.n	8001998 <CAP_GetLatestFrame+0x24>
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	4a08      	ldr	r2, [pc, #32]	@ (80019b8 <CAP_GetLatestFrame+0x44>)
 8001996:	601a      	str	r2, [r3, #0]
    if (half_len) *half_len = APP_FFT_SIZE/2;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d003      	beq.n	80019a6 <CAP_GetLatestFrame+0x32>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80019a4:	601a      	str	r2, [r3, #0]
}
 80019a6:	bf00      	nop
 80019a8:	3714      	adds	r7, #20
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	24000200 	.word	0x24000200
 80019b8:	24000600 	.word	0x24000600

080019bc <HAL_ADC_ConvHalfCpltCallback>:

// HAL 回调（来自 BDMA 中断）
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc){
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC3){
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a09      	ldr	r2, [pc, #36]	@ (80019f0 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d10c      	bne.n	80019e8 <HAL_ADC_ConvHalfCpltCallback+0x2c>
        dcache_invalidate_aligned(&s_adc_buf[0], (APP_FFT_SIZE/2)*sizeof(uint16_t));
 80019ce:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80019d2:	4808      	ldr	r0, [pc, #32]	@ (80019f4 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 80019d4:	f7ff ff6e 	bl	80018b4 <dcache_invalidate_aligned>
        s_flag |= 0x01;
 80019d8:	4b07      	ldr	r3, [pc, #28]	@ (80019f8 <HAL_ADC_ConvHalfCpltCallback+0x3c>)
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	f043 0301 	orr.w	r3, r3, #1
 80019e2:	b2da      	uxtb	r2, r3
 80019e4:	4b04      	ldr	r3, [pc, #16]	@ (80019f8 <HAL_ADC_ConvHalfCpltCallback+0x3c>)
 80019e6:	701a      	strb	r2, [r3, #0]
    }
}
 80019e8:	bf00      	nop
 80019ea:	3708      	adds	r7, #8
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	58026000 	.word	0x58026000
 80019f4:	24000200 	.word	0x24000200
 80019f8:	240010f8 	.word	0x240010f8

080019fc <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC3){
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a09      	ldr	r2, [pc, #36]	@ (8001a30 <HAL_ADC_ConvCpltCallback+0x34>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d10c      	bne.n	8001a28 <HAL_ADC_ConvCpltCallback+0x2c>
        dcache_invalidate_aligned(&s_adc_buf[APP_FFT_SIZE/2], (APP_FFT_SIZE/2)*sizeof(uint16_t));
 8001a0e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001a12:	4808      	ldr	r0, [pc, #32]	@ (8001a34 <HAL_ADC_ConvCpltCallback+0x38>)
 8001a14:	f7ff ff4e 	bl	80018b4 <dcache_invalidate_aligned>
        s_flag |= 0x02;
 8001a18:	4b07      	ldr	r3, [pc, #28]	@ (8001a38 <HAL_ADC_ConvCpltCallback+0x3c>)
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	f043 0302 	orr.w	r3, r3, #2
 8001a22:	b2da      	uxtb	r2, r3
 8001a24:	4b04      	ldr	r3, [pc, #16]	@ (8001a38 <HAL_ADC_ConvCpltCallback+0x3c>)
 8001a26:	701a      	strb	r2, [r3, #0]
    }
}
 8001a28:	bf00      	nop
 8001a2a:	3708      	adds	r7, #8
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	58026000 	.word	0x58026000
 8001a34:	24000600 	.word	0x24000600
 8001a38:	240010f8 	.word	0x240010f8

08001a3c <CAP_FetchAndClearProcessFlag>:


int CAP_FetchAndClearProcessFlag(uint8_t *which_half){
 8001a3c:	b480      	push	{r7}
 8001a3e:	b085      	sub	sp, #20
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
    uint8_t f = s_flag;
 8001a44:	4b11      	ldr	r3, [pc, #68]	@ (8001a8c <CAP_FetchAndClearProcessFlag+0x50>)
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	73fb      	strb	r3, [r7, #15]
    if (!f) return 0;
 8001a4a:	7bfb      	ldrb	r3, [r7, #15]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d101      	bne.n	8001a54 <CAP_FetchAndClearProcessFlag+0x18>
 8001a50:	2300      	movs	r3, #0
 8001a52:	e015      	b.n	8001a80 <CAP_FetchAndClearProcessFlag+0x44>
  __ASM volatile ("cpsid i" : : : "memory");
 8001a54:	b672      	cpsid	i
}
 8001a56:	bf00      	nop
    __disable_irq();
    s_flag = 0;
 8001a58:	4b0c      	ldr	r3, [pc, #48]	@ (8001a8c <CAP_FetchAndClearProcessFlag+0x50>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001a5e:	b662      	cpsie	i
}
 8001a60:	bf00      	nop
    __enable_irq();
    if (which_half){
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d00a      	beq.n	8001a7e <CAP_FetchAndClearProcessFlag+0x42>
        *which_half = (f & 0x01) ? 0 : 1; // half=0，full=1
 8001a68:	7bfb      	ldrb	r3, [r7, #15]
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	bf0c      	ite	eq
 8001a72:	2301      	moveq	r3, #1
 8001a74:	2300      	movne	r3, #0
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	461a      	mov	r2, r3
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	701a      	strb	r2, [r3, #0]
    }
    return 1;
 8001a7e:	2301      	movs	r3, #1
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	3714      	adds	r7, #20
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr
 8001a8c:	240010f8 	.word	0x240010f8

08001a90 <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DMA_HandleTypeDef hdma_dac1_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b08a      	sub	sp, #40	@ 0x28
 8001a94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001a96:	1d3b      	adds	r3, r7, #4
 8001a98:	2224      	movs	r2, #36	@ 0x24
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f00f fb9c 	bl	80111da <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001aa2:	4b12      	ldr	r3, [pc, #72]	@ (8001aec <MX_DAC1_Init+0x5c>)
 8001aa4:	4a12      	ldr	r2, [pc, #72]	@ (8001af0 <MX_DAC1_Init+0x60>)
 8001aa6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001aa8:	4810      	ldr	r0, [pc, #64]	@ (8001aec <MX_DAC1_Init+0x5c>)
 8001aaa:	f003 fccd 	bl	8005448 <HAL_DAC_Init>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001ab4:	f001 f9ce 	bl	8002e54 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 8001abc:	231a      	movs	r3, #26
 8001abe:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001acc:	1d3b      	adds	r3, r7, #4
 8001ace:	2200      	movs	r2, #0
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	4806      	ldr	r0, [pc, #24]	@ (8001aec <MX_DAC1_Init+0x5c>)
 8001ad4:	f003 fdb8 	bl	8005648 <HAL_DAC_ConfigChannel>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8001ade:	f001 f9b9 	bl	8002e54 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001ae2:	bf00      	nop
 8001ae4:	3728      	adds	r7, #40	@ 0x28
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	240010fc 	.word	0x240010fc
 8001af0:	40007400 	.word	0x40007400

08001af4 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b08a      	sub	sp, #40	@ 0x28
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001afc:	f107 0314 	add.w	r3, r7, #20
 8001b00:	2200      	movs	r2, #0
 8001b02:	601a      	str	r2, [r3, #0]
 8001b04:	605a      	str	r2, [r3, #4]
 8001b06:	609a      	str	r2, [r3, #8]
 8001b08:	60da      	str	r2, [r3, #12]
 8001b0a:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a30      	ldr	r2, [pc, #192]	@ (8001bd4 <HAL_DAC_MspInit+0xe0>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d15a      	bne.n	8001bcc <HAL_DAC_MspInit+0xd8>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 8001b16:	4b30      	ldr	r3, [pc, #192]	@ (8001bd8 <HAL_DAC_MspInit+0xe4>)
 8001b18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001b1c:	4a2e      	ldr	r2, [pc, #184]	@ (8001bd8 <HAL_DAC_MspInit+0xe4>)
 8001b1e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001b22:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001b26:	4b2c      	ldr	r3, [pc, #176]	@ (8001bd8 <HAL_DAC_MspInit+0xe4>)
 8001b28:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001b2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001b30:	613b      	str	r3, [r7, #16]
 8001b32:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b34:	4b28      	ldr	r3, [pc, #160]	@ (8001bd8 <HAL_DAC_MspInit+0xe4>)
 8001b36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b3a:	4a27      	ldr	r2, [pc, #156]	@ (8001bd8 <HAL_DAC_MspInit+0xe4>)
 8001b3c:	f043 0301 	orr.w	r3, r3, #1
 8001b40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b44:	4b24      	ldr	r3, [pc, #144]	@ (8001bd8 <HAL_DAC_MspInit+0xe4>)
 8001b46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001b52:	2310      	movs	r3, #16
 8001b54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b56:	2303      	movs	r3, #3
 8001b58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b5e:	f107 0314 	add.w	r3, r7, #20
 8001b62:	4619      	mov	r1, r3
 8001b64:	481d      	ldr	r0, [pc, #116]	@ (8001bdc <HAL_DAC_MspInit+0xe8>)
 8001b66:	f006 f817 	bl	8007b98 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA2_Stream1;
 8001b6a:	4b1d      	ldr	r3, [pc, #116]	@ (8001be0 <HAL_DAC_MspInit+0xec>)
 8001b6c:	4a1d      	ldr	r2, [pc, #116]	@ (8001be4 <HAL_DAC_MspInit+0xf0>)
 8001b6e:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8001b70:	4b1b      	ldr	r3, [pc, #108]	@ (8001be0 <HAL_DAC_MspInit+0xec>)
 8001b72:	2243      	movs	r2, #67	@ 0x43
 8001b74:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b76:	4b1a      	ldr	r3, [pc, #104]	@ (8001be0 <HAL_DAC_MspInit+0xec>)
 8001b78:	2240      	movs	r2, #64	@ 0x40
 8001b7a:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b7c:	4b18      	ldr	r3, [pc, #96]	@ (8001be0 <HAL_DAC_MspInit+0xec>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001b82:	4b17      	ldr	r3, [pc, #92]	@ (8001be0 <HAL_DAC_MspInit+0xec>)
 8001b84:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b88:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b8a:	4b15      	ldr	r3, [pc, #84]	@ (8001be0 <HAL_DAC_MspInit+0xec>)
 8001b8c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001b90:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b92:	4b13      	ldr	r3, [pc, #76]	@ (8001be0 <HAL_DAC_MspInit+0xec>)
 8001b94:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b98:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8001b9a:	4b11      	ldr	r3, [pc, #68]	@ (8001be0 <HAL_DAC_MspInit+0xec>)
 8001b9c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ba0:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8001ba2:	4b0f      	ldr	r3, [pc, #60]	@ (8001be0 <HAL_DAC_MspInit+0xec>)
 8001ba4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ba8:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001baa:	4b0d      	ldr	r3, [pc, #52]	@ (8001be0 <HAL_DAC_MspInit+0xec>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001bb0:	480b      	ldr	r0, [pc, #44]	@ (8001be0 <HAL_DAC_MspInit+0xec>)
 8001bb2:	f003 ff19 	bl	80059e8 <HAL_DMA_Init>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d001      	beq.n	8001bc0 <HAL_DAC_MspInit+0xcc>
    {
      Error_Handler();
 8001bbc:	f001 f94a 	bl	8002e54 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	4a07      	ldr	r2, [pc, #28]	@ (8001be0 <HAL_DAC_MspInit+0xec>)
 8001bc4:	609a      	str	r2, [r3, #8]
 8001bc6:	4a06      	ldr	r2, [pc, #24]	@ (8001be0 <HAL_DAC_MspInit+0xec>)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8001bcc:	bf00      	nop
 8001bce:	3728      	adds	r7, #40	@ 0x28
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	40007400 	.word	0x40007400
 8001bd8:	58024400 	.word	0x58024400
 8001bdc:	58020000 	.word	0x58020000
 8001be0:	24001110 	.word	0x24001110
 8001be4:	40020428 	.word	0x40020428

08001be8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001bee:	4b11      	ldr	r3, [pc, #68]	@ (8001c34 <MX_DMA_Init+0x4c>)
 8001bf0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001bf4:	4a0f      	ldr	r2, [pc, #60]	@ (8001c34 <MX_DMA_Init+0x4c>)
 8001bf6:	f043 0302 	orr.w	r3, r3, #2
 8001bfa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8001c34 <MX_DMA_Init+0x4c>)
 8001c00:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001c04:	f003 0302 	and.w	r3, r3, #2
 8001c08:	607b      	str	r3, [r7, #4]
 8001c0a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	2100      	movs	r1, #0
 8001c10:	2038      	movs	r0, #56	@ 0x38
 8001c12:	f003 fb6c 	bl	80052ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001c16:	2038      	movs	r0, #56	@ 0x38
 8001c18:	f003 fb83 	bl	8005322 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	2100      	movs	r1, #0
 8001c20:	2039      	movs	r0, #57	@ 0x39
 8001c22:	f003 fb64 	bl	80052ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001c26:	2039      	movs	r0, #57	@ 0x39
 8001c28:	f003 fb7b 	bl	8005322 <HAL_NVIC_EnableIRQ>

}
 8001c2c:	bf00      	nop
 8001c2e:	3708      	adds	r7, #8
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	58024400 	.word	0x58024400

08001c38 <build_hann>:
static float32_t s_win[APP_FFT_SIZE];
static float32_t s_in[APP_FFT_SIZE];
static float32_t s_fft[APP_FFT_SIZE];
static float32_t s_mag[APP_FFT_SIZE/2];

static inline void build_hann(void){
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
    for (uint32_t n=0;n<APP_FFT_SIZE;n++){
 8001c3e:	2300      	movs	r3, #0
 8001c40:	607b      	str	r3, [r7, #4]
 8001c42:	e023      	b.n	8001c8c <build_hann+0x54>
        s_win[n] = 0.5f - 0.5f * arm_cos_f32(2.0f*PI*n/(APP_FFT_SIZE-1));
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	ee07 3a90 	vmov	s15, r3
 8001c4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c4e:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001ca0 <build_hann+0x68>
 8001c52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c56:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8001ca4 <build_hann+0x6c>
 8001c5a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001c5e:	eeb0 0a47 	vmov.f32	s0, s14
 8001c62:	f00e f89f 	bl	800fda4 <arm_cos_f32>
 8001c66:	eef0 7a40 	vmov.f32	s15, s0
 8001c6a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001c6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c72:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001c76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c7a:	4a0b      	ldr	r2, [pc, #44]	@ (8001ca8 <build_hann+0x70>)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	009b      	lsls	r3, r3, #2
 8001c80:	4413      	add	r3, r2
 8001c82:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t n=0;n<APP_FFT_SIZE;n++){
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	3301      	adds	r3, #1
 8001c8a:	607b      	str	r3, [r7, #4]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c92:	d3d7      	bcc.n	8001c44 <build_hann+0xc>
    }
}
 8001c94:	bf00      	nop
 8001c96:	bf00      	nop
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	40c90fdb 	.word	0x40c90fdb
 8001ca4:	447fc000 	.word	0x447fc000
 8001ca8:	240011a0 	.word	0x240011a0

08001cac <DSP_Init>:

void DSP_Init(void){
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
    arm_rfft_fast_init_f32(&s_rfft, APP_FFT_SIZE);
 8001cb0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001cb4:	4803      	ldr	r0, [pc, #12]	@ (8001cc4 <DSP_Init+0x18>)
 8001cb6:	f00e fcb7 	bl	8010628 <arm_rfft_fast_init_f32>
    build_hann();
 8001cba:	f7ff ffbd 	bl	8001c38 <build_hann>
}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	24001188 	.word	0x24001188

08001cc8 <DSP_Process_Block_u16_to_db>:

void DSP_Process_Block_u16_to_db(const uint16_t *src, uint32_t n, float fs,
                                 float *mag_db_out, float *peak_freq)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b08c      	sub	sp, #48	@ 0x30
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6178      	str	r0, [r7, #20]
 8001cd0:	6139      	str	r1, [r7, #16]
 8001cd2:	ed87 0a03 	vstr	s0, [r7, #12]
 8001cd6:	60ba      	str	r2, [r7, #8]
 8001cd8:	607b      	str	r3, [r7, #4]
    // u16 -> f32 & 去均值 & 加窗
    float32_t mean;
    for (uint32_t i=0;i<n;i++) s_in[i]=(float32_t)src[i];
 8001cda:	2300      	movs	r3, #0
 8001cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001cde:	e011      	b.n	8001d04 <DSP_Process_Block_u16_to_db+0x3c>
 8001ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ce2:	005b      	lsls	r3, r3, #1
 8001ce4:	697a      	ldr	r2, [r7, #20]
 8001ce6:	4413      	add	r3, r2
 8001ce8:	881b      	ldrh	r3, [r3, #0]
 8001cea:	ee07 3a90 	vmov	s15, r3
 8001cee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001cf2:	4a3c      	ldr	r2, [pc, #240]	@ (8001de4 <DSP_Process_Block_u16_to_db+0x11c>)
 8001cf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	4413      	add	r3, r2
 8001cfa:	edc3 7a00 	vstr	s15, [r3]
 8001cfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d00:	3301      	adds	r3, #1
 8001d02:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d3e9      	bcc.n	8001ce0 <DSP_Process_Block_u16_to_db+0x18>
    arm_mean_f32(s_in, n, &mean);
 8001d0c:	f107 0320 	add.w	r3, r7, #32
 8001d10:	461a      	mov	r2, r3
 8001d12:	6939      	ldr	r1, [r7, #16]
 8001d14:	4833      	ldr	r0, [pc, #204]	@ (8001de4 <DSP_Process_Block_u16_to_db+0x11c>)
 8001d16:	f00e f903 	bl	800ff20 <arm_mean_f32>
    arm_offset_f32(s_in, -mean, s_in, n);
 8001d1a:	edd7 7a08 	vldr	s15, [r7, #32]
 8001d1e:	eef1 7a67 	vneg.f32	s15, s15
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	492f      	ldr	r1, [pc, #188]	@ (8001de4 <DSP_Process_Block_u16_to_db+0x11c>)
 8001d26:	eeb0 0a67 	vmov.f32	s0, s15
 8001d2a:	482e      	ldr	r0, [pc, #184]	@ (8001de4 <DSP_Process_Block_u16_to_db+0x11c>)
 8001d2c:	f00e f94f 	bl	800ffce <arm_offset_f32>
    arm_mult_f32(s_in, s_win, s_in, n);
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	4a2c      	ldr	r2, [pc, #176]	@ (8001de4 <DSP_Process_Block_u16_to_db+0x11c>)
 8001d34:	492c      	ldr	r1, [pc, #176]	@ (8001de8 <DSP_Process_Block_u16_to_db+0x120>)
 8001d36:	482b      	ldr	r0, [pc, #172]	@ (8001de4 <DSP_Process_Block_u16_to_db+0x11c>)
 8001d38:	f00e f921 	bl	800ff7e <arm_mult_f32>

    // RFFT
    arm_rfft_fast_f32(&s_rfft, s_in, s_fft, 0);
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	4a2b      	ldr	r2, [pc, #172]	@ (8001dec <DSP_Process_Block_u16_to_db+0x124>)
 8001d40:	4928      	ldr	r1, [pc, #160]	@ (8001de4 <DSP_Process_Block_u16_to_db+0x11c>)
 8001d42:	482b      	ldr	r0, [pc, #172]	@ (8001df0 <DSP_Process_Block_u16_to_db+0x128>)
 8001d44:	f00e fb1e 	bl	8010384 <arm_rfft_fast_f32>
    arm_cmplx_mag_f32(s_fft, s_mag, n/2);
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	085b      	lsrs	r3, r3, #1
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	4929      	ldr	r1, [pc, #164]	@ (8001df4 <DSP_Process_Block_u16_to_db+0x12c>)
 8001d50:	4826      	ldr	r0, [pc, #152]	@ (8001dec <DSP_Process_Block_u16_to_db+0x124>)
 8001d52:	f00d ffe3 	bl	800fd1c <arm_cmplx_mag_f32>

    // dB & 峰值频率
    float32_t maxv; uint32_t kmax;
    for (uint32_t k=0;k<n/2;k++){
 8001d56:	2300      	movs	r3, #0
 8001d58:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001d5a:	e01e      	b.n	8001d9a <DSP_Process_Block_u16_to_db+0xd2>
        float v = s_mag[k] + 1e-12f;
 8001d5c:	4a25      	ldr	r2, [pc, #148]	@ (8001df4 <DSP_Process_Block_u16_to_db+0x12c>)
 8001d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d60:	009b      	lsls	r3, r3, #2
 8001d62:	4413      	add	r3, r2
 8001d64:	edd3 7a00 	vldr	s15, [r3]
 8001d68:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001df8 <DSP_Process_Block_u16_to_db+0x130>
 8001d6c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d70:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        mag_db_out[k] = 20.0f*log10f(v);
 8001d74:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001d78:	f011 fa8a 	bl	8013290 <log10f>
 8001d7c:	eef0 7a40 	vmov.f32	s15, s0
 8001d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d82:	009b      	lsls	r3, r3, #2
 8001d84:	68ba      	ldr	r2, [r7, #8]
 8001d86:	4413      	add	r3, r2
 8001d88:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001d8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d90:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t k=0;k<n/2;k++){
 8001d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d96:	3301      	adds	r3, #1
 8001d98:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	085b      	lsrs	r3, r3, #1
 8001d9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d3db      	bcc.n	8001d5c <DSP_Process_Block_u16_to_db+0x94>
    }
    arm_max_f32(mag_db_out, n/2, &maxv, &kmax);
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	0859      	lsrs	r1, r3, #1
 8001da8:	f107 0318 	add.w	r3, r7, #24
 8001dac:	f107 021c 	add.w	r2, r7, #28
 8001db0:	68b8      	ldr	r0, [r7, #8]
 8001db2:	f00e f87d 	bl	800feb0 <arm_max_f32>
    if (peak_freq) *peak_freq = (float)kmax * fs / (float)APP_FFT_SIZE;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d00f      	beq.n	8001ddc <DSP_Process_Block_u16_to_db+0x114>
 8001dbc:	69bb      	ldr	r3, [r7, #24]
 8001dbe:	ee07 3a90 	vmov	s15, r3
 8001dc2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001dc6:	edd7 7a03 	vldr	s15, [r7, #12]
 8001dca:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001dce:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8001dfc <DSP_Process_Block_u16_to_db+0x134>
 8001dd2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	edc3 7a00 	vstr	s15, [r3]
}
 8001ddc:	bf00      	nop
 8001dde:	3730      	adds	r7, #48	@ 0x30
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	240021a0 	.word	0x240021a0
 8001de8:	240011a0 	.word	0x240011a0
 8001dec:	240031a0 	.word	0x240031a0
 8001df0:	24001188 	.word	0x24001188
 8001df4:	240041a0 	.word	0x240041a0
 8001df8:	2b8cbccc 	.word	0x2b8cbccc
 8001dfc:	44800000 	.word	0x44800000

08001e00 <build_lut>:
extern DAC_HandleTypeDef hdac1;    // CubeMX
extern TIM_HandleTypeDef htim7;

static uint16_t s_lut[DAC_LUT_LEN] __attribute__((section(".DTCMRAM")));

static void build_lut(float amp_v, wave_t w){
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b086      	sub	sp, #24
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	ed87 0a01 	vstr	s0, [r7, #4]
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	70fb      	strb	r3, [r7, #3]
    float scale = 4095.0f / APP_VREF; // 12-bit DAC
 8001e0e:	4b50      	ldr	r3, [pc, #320]	@ (8001f50 <build_lut+0x150>)
 8001e10:	60fb      	str	r3, [r7, #12]
    for (uint32_t i=0;i<DAC_LUT_LEN;i++){
 8001e12:	2300      	movs	r3, #0
 8001e14:	617b      	str	r3, [r7, #20]
 8001e16:	e08d      	b.n	8001f34 <build_lut+0x134>
        float x = (float)i / (float)DAC_LUT_LEN;
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	ee07 3a90 	vmov	s15, r3
 8001e1e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e22:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 8001f54 <build_lut+0x154>
 8001e26:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e2a:	edc7 7a02 	vstr	s15, [r7, #8]
        float v = 0.f;
 8001e2e:	f04f 0300 	mov.w	r3, #0
 8001e32:	613b      	str	r3, [r7, #16]
        switch (w){
 8001e34:	78fb      	ldrb	r3, [r7, #3]
 8001e36:	2b02      	cmp	r3, #2
 8001e38:	d03a      	beq.n	8001eb0 <build_lut+0xb0>
 8001e3a:	2b02      	cmp	r3, #2
 8001e3c:	dc53      	bgt.n	8001ee6 <build_lut+0xe6>
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d002      	beq.n	8001e48 <build_lut+0x48>
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d01b      	beq.n	8001e7e <build_lut+0x7e>
 8001e46:	e04e      	b.n	8001ee6 <build_lut+0xe6>
            case W_SINE:   v = DAC_OFFSET_V + amp_v * sinf(2.f*M_PI*x); break;
 8001e48:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e4c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001e50:	ed9f 6b3d 	vldr	d6, [pc, #244]	@ 8001f48 <build_lut+0x148>
 8001e54:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001e58:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001e5c:	eeb0 0a67 	vmov.f32	s0, s15
 8001e60:	f011 fa76 	bl	8013350 <sinf>
 8001e64:	eeb0 7a40 	vmov.f32	s14, s0
 8001e68:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e70:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8001f58 <build_lut+0x158>
 8001e74:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e78:	edc7 7a04 	vstr	s15, [r7, #16]
 8001e7c:	e033      	b.n	8001ee6 <build_lut+0xe6>
            case W_SQUARE: v = DAC_OFFSET_V + amp_v * (x<0.5f ? 1.f : -1.f); break;
 8001e7e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e82:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001e86:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e8e:	d502      	bpl.n	8001e96 <build_lut+0x96>
 8001e90:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001e94:	e001      	b.n	8001e9a <build_lut+0x9a>
 8001e96:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8001e9a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ea2:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8001f58 <build_lut+0x158>
 8001ea6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001eaa:	edc7 7a04 	vstr	s15, [r7, #16]
 8001eae:	e01a      	b.n	8001ee6 <build_lut+0xe6>
            case W_TRI:    v = DAC_OFFSET_V + amp_v * (4.f*fabsf(x-0.5f)-1.f); break;
 8001eb0:	edd7 7a02 	vldr	s15, [r7, #8]
 8001eb4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001eb8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ebc:	eef0 7ae7 	vabs.f32	s15, s15
 8001ec0:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001ec4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ec8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001ecc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001ed0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ed4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ed8:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001f58 <build_lut+0x158>
 8001edc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001ee0:	edc7 7a04 	vstr	s15, [r7, #16]
 8001ee4:	bf00      	nop
        }
        if (v < 0.f)       v = 0.f;
 8001ee6:	edd7 7a04 	vldr	s15, [r7, #16]
 8001eea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ef2:	d502      	bpl.n	8001efa <build_lut+0xfa>
 8001ef4:	f04f 0300 	mov.w	r3, #0
 8001ef8:	613b      	str	r3, [r7, #16]
        if (v > APP_VREF)  v = APP_VREF;
 8001efa:	edd7 7a04 	vldr	s15, [r7, #16]
 8001efe:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001f5c <build_lut+0x15c>
 8001f02:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f0a:	dd01      	ble.n	8001f10 <build_lut+0x110>
 8001f0c:	4b14      	ldr	r3, [pc, #80]	@ (8001f60 <build_lut+0x160>)
 8001f0e:	613b      	str	r3, [r7, #16]

        s_lut[i] = (uint16_t)(v * scale);
 8001f10:	ed97 7a04 	vldr	s14, [r7, #16]
 8001f14:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f20:	ee17 3a90 	vmov	r3, s15
 8001f24:	b299      	uxth	r1, r3
 8001f26:	4a0f      	ldr	r2, [pc, #60]	@ (8001f64 <build_lut+0x164>)
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint32_t i=0;i<DAC_LUT_LEN;i++){
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	3301      	adds	r3, #1
 8001f32:	617b      	str	r3, [r7, #20]
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	2bff      	cmp	r3, #255	@ 0xff
 8001f38:	f67f af6e 	bls.w	8001e18 <build_lut+0x18>
    }
}
 8001f3c:	bf00      	nop
 8001f3e:	bf00      	nop
 8001f40:	3718      	adds	r7, #24
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	54442d18 	.word	0x54442d18
 8001f4c:	401921fb 	.word	0x401921fb
 8001f50:	449b1d17 	.word	0x449b1d17
 8001f54:	43800000 	.word	0x43800000
 8001f58:	3fd33333 	.word	0x3fd33333
 8001f5c:	40533333 	.word	0x40533333
 8001f60:	40533333 	.word	0x40533333
 8001f64:	24000a00 	.word	0x24000a00

08001f68 <get_tim7_kernel_clk>:
static uint32_t get_tim7_kernel_clk(void){
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
    uint32_t pclk1  = HAL_RCC_GetPCLK1Freq();
 8001f6e:	f007 fc83 	bl	8009878 <HAL_RCC_GetPCLK1Freq>
 8001f72:	6038      	str	r0, [r7, #0]
    uint32_t timclk = pclk1;
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	607b      	str	r3, [r7, #4]
    /* APB1 预分频 != 1 时，定时器时钟 = 2 * PCLK1 （H7 的老规矩） */
    if ((RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) != RCC_D2CFGR_D2PPRE1_DIV1) timclk *= 2;
 8001f78:	4b06      	ldr	r3, [pc, #24]	@ (8001f94 <get_tim7_kernel_clk+0x2c>)
 8001f7a:	69db      	ldr	r3, [r3, #28]
 8001f7c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d002      	beq.n	8001f8a <get_tim7_kernel_clk+0x22>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	005b      	lsls	r3, r3, #1
 8001f88:	607b      	str	r3, [r7, #4]
    return timclk;
 8001f8a:	687b      	ldr	r3, [r7, #4]
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	3708      	adds	r7, #8
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	58024400 	.word	0x58024400

08001f98 <TIM7_SetFs_Safe>:
static void TIM7_SetFs_Safe(float fs_hz){
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b086      	sub	sp, #24
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	ed87 0a01 	vstr	s0, [r7, #4]
    uint32_t timclk = get_tim7_kernel_clk();        // ← 不要再写死 240MHz
 8001fa2:	f7ff ffe1 	bl	8001f68 <get_tim7_kernel_clk>
 8001fa6:	60f8      	str	r0, [r7, #12]
    /* 目标：TIM7 更新率 = fs_hz */
    /* 选一组 16-bit 内的 PSC/ARR，尽量让 PSC 小一些、ARR 落在 16 位 */
    uint32_t target = (uint32_t)( (double)timclk / (double)fs_hz + 0.5 );
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	ee07 3a90 	vmov	s15, r3
 8001fae:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 8001fb2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001fb6:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001fba:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001fbe:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 8001fc2:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001fc6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001fca:	ee17 3a90 	vmov	r3, s15
 8001fce:	60bb      	str	r3, [r7, #8]
    uint32_t psc, arr;
    for (psc = 0; psc <= 0xFFFF; ++psc) {
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	617b      	str	r3, [r7, #20]
 8001fd4:	e00f      	b.n	8001ff6 <TIM7_SetFs_Safe+0x5e>
        arr = target / (psc + 1);
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	68ba      	ldr	r2, [r7, #8]
 8001fdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fe0:	613b      	str	r3, [r7, #16]
        if (arr >= 1 && arr <= 0x10000) {  // ARR 寄存器写入值需 -1
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d003      	beq.n	8001ff0 <TIM7_SetFs_Safe+0x58>
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001fee:	d907      	bls.n	8002000 <TIM7_SetFs_Safe+0x68>
    for (psc = 0; psc <= 0xFFFF; ++psc) {
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	617b      	str	r3, [r7, #20]
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ffc:	d3eb      	bcc.n	8001fd6 <TIM7_SetFs_Safe+0x3e>
 8001ffe:	e000      	b.n	8002002 <TIM7_SetFs_Safe+0x6a>
            break;
 8002000:	bf00      	nop
        }
    }
    if (arr == 0) arr = 1;
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d101      	bne.n	800200c <TIM7_SetFs_Safe+0x74>
 8002008:	2301      	movs	r3, #1
 800200a:	613b      	str	r3, [r7, #16]

    __HAL_TIM_DISABLE(&htim7);
 800200c:	4b1a      	ldr	r3, [pc, #104]	@ (8002078 <TIM7_SetFs_Safe+0xe0>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	6a1a      	ldr	r2, [r3, #32]
 8002012:	f241 1311 	movw	r3, #4369	@ 0x1111
 8002016:	4013      	ands	r3, r2
 8002018:	2b00      	cmp	r3, #0
 800201a:	d10f      	bne.n	800203c <TIM7_SetFs_Safe+0xa4>
 800201c:	4b16      	ldr	r3, [pc, #88]	@ (8002078 <TIM7_SetFs_Safe+0xe0>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	6a1a      	ldr	r2, [r3, #32]
 8002022:	f240 4344 	movw	r3, #1092	@ 0x444
 8002026:	4013      	ands	r3, r2
 8002028:	2b00      	cmp	r3, #0
 800202a:	d107      	bne.n	800203c <TIM7_SetFs_Safe+0xa4>
 800202c:	4b12      	ldr	r3, [pc, #72]	@ (8002078 <TIM7_SetFs_Safe+0xe0>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	4b11      	ldr	r3, [pc, #68]	@ (8002078 <TIM7_SetFs_Safe+0xe0>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f022 0201 	bic.w	r2, r2, #1
 800203a:	601a      	str	r2, [r3, #0]
    __HAL_TIM_SET_PRESCALER(&htim7, psc);
 800203c:	4b0e      	ldr	r3, [pc, #56]	@ (8002078 <TIM7_SetFs_Safe+0xe0>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	697a      	ldr	r2, [r7, #20]
 8002042:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_TIM_SET_AUTORELOAD(&htim7, arr - 1);
 8002044:	4b0c      	ldr	r3, [pc, #48]	@ (8002078 <TIM7_SetFs_Safe+0xe0>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	3a01      	subs	r2, #1
 800204c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800204e:	693b      	ldr	r3, [r7, #16]
 8002050:	3b01      	subs	r3, #1
 8002052:	4a09      	ldr	r2, [pc, #36]	@ (8002078 <TIM7_SetFs_Safe+0xe0>)
 8002054:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COUNTER(&htim7, 0);
 8002056:	4b08      	ldr	r3, [pc, #32]	@ (8002078 <TIM7_SetFs_Safe+0xe0>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	2200      	movs	r2, #0
 800205c:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_ENABLE(&htim7);
 800205e:	4b06      	ldr	r3, [pc, #24]	@ (8002078 <TIM7_SetFs_Safe+0xe0>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	4b04      	ldr	r3, [pc, #16]	@ (8002078 <TIM7_SetFs_Safe+0xe0>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f042 0201 	orr.w	r2, r2, #1
 800206c:	601a      	str	r2, [r3, #0]
}
 800206e:	bf00      	nop
 8002070:	3718      	adds	r7, #24
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	24005290 	.word	0x24005290

0800207c <GEN_InitAndStart>:
void GEN_InitAndStart(float fout_hz, float amp_v, wave_t w){
 800207c:	b580      	push	{r7, lr}
 800207e:	b088      	sub	sp, #32
 8002080:	af02      	add	r7, sp, #8
 8002082:	ed87 0a03 	vstr	s0, [r7, #12]
 8002086:	edc7 0a02 	vstr	s1, [r7, #8]
 800208a:	4603      	mov	r3, r0
 800208c:	71fb      	strb	r3, [r7, #7]
    build_lut(amp_v, w);
 800208e:	79fb      	ldrb	r3, [r7, #7]
 8002090:	4618      	mov	r0, r3
 8002092:	ed97 0a02 	vldr	s0, [r7, #8]
 8002096:	f7ff feb3 	bl	8001e00 <build_lut>
    float fs_dac = fout_hz * (float)DAC_LUT_LEN;
 800209a:	edd7 7a03 	vldr	s15, [r7, #12]
 800209e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80020d4 <GEN_InitAndStart+0x58>
 80020a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020a6:	edc7 7a05 	vstr	s15, [r7, #20]
    TIM7_SetFs_Safe(fs_dac);                         // TIM7 → TRGO=Update（你已配置好）
 80020aa:	ed97 0a05 	vldr	s0, [r7, #20]
 80020ae:	f7ff ff73 	bl	8001f98 <TIM7_SetFs_Safe>
    HAL_TIM_Base_Start(&htim7);
 80020b2:	4809      	ldr	r0, [pc, #36]	@ (80020d8 <GEN_InitAndStart+0x5c>)
 80020b4:	f00a f962 	bl	800c37c <HAL_TIM_Base_Start>

    // DAC1 CH1 触发源：TIM7 TRGO（你已配置） + DMA（循环）
    HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)s_lut, DAC_LUT_LEN, DAC_ALIGN_12B_R);
 80020b8:	2300      	movs	r3, #0
 80020ba:	9300      	str	r3, [sp, #0]
 80020bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020c0:	4a06      	ldr	r2, [pc, #24]	@ (80020dc <GEN_InitAndStart+0x60>)
 80020c2:	2100      	movs	r1, #0
 80020c4:	4806      	ldr	r0, [pc, #24]	@ (80020e0 <GEN_InitAndStart+0x64>)
 80020c6:	f003 f9e1 	bl	800548c <HAL_DAC_Start_DMA>
}
 80020ca:	bf00      	nop
 80020cc:	3718      	adds	r7, #24
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	43800000 	.word	0x43800000
 80020d8:	24005290 	.word	0x24005290
 80020dc:	24000a00 	.word	0x24000a00
 80020e0:	240010fc 	.word	0x240010fc

080020e4 <GEN_Update>:

void GEN_Update(float fout_hz, float amp_v, wave_t w){
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b086      	sub	sp, #24
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	ed87 0a03 	vstr	s0, [r7, #12]
 80020ee:	edc7 0a02 	vstr	s1, [r7, #8]
 80020f2:	4603      	mov	r3, r0
 80020f4:	71fb      	strb	r3, [r7, #7]
    build_lut(amp_v, w);
 80020f6:	79fb      	ldrb	r3, [r7, #7]
 80020f8:	4618      	mov	r0, r3
 80020fa:	ed97 0a02 	vldr	s0, [r7, #8]
 80020fe:	f7ff fe7f 	bl	8001e00 <build_lut>
    float fs_dac = fout_hz * (float)DAC_LUT_LEN;
 8002102:	edd7 7a03 	vldr	s15, [r7, #12]
 8002106:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8002124 <GEN_Update+0x40>
 800210a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800210e:	edc7 7a05 	vstr	s15, [r7, #20]
    TIM7_SetFs_Safe(fs_dac);
 8002112:	ed97 0a05 	vldr	s0, [r7, #20]
 8002116:	f7ff ff3f 	bl	8001f98 <TIM7_SetFs_Safe>
    // DMA 循环输出 LUT，无需停再启（需要时可调用 HAL_DAC_Stop_DMA 再 Start）
}
 800211a:	bf00      	nop
 800211c:	3718      	adds	r7, #24
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	43800000 	.word	0x43800000

08002128 <MX_GPIO_Init>:
/** Configure pins
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b08a      	sub	sp, #40	@ 0x28
 800212c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800212e:	f107 0314 	add.w	r3, r7, #20
 8002132:	2200      	movs	r2, #0
 8002134:	601a      	str	r2, [r3, #0]
 8002136:	605a      	str	r2, [r3, #4]
 8002138:	609a      	str	r2, [r3, #8]
 800213a:	60da      	str	r2, [r3, #12]
 800213c:	611a      	str	r2, [r3, #16]
  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800213e:	4b34      	ldr	r3, [pc, #208]	@ (8002210 <MX_GPIO_Init+0xe8>)
 8002140:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002144:	4a32      	ldr	r2, [pc, #200]	@ (8002210 <MX_GPIO_Init+0xe8>)
 8002146:	f043 0320 	orr.w	r3, r3, #32
 800214a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800214e:	4b30      	ldr	r3, [pc, #192]	@ (8002210 <MX_GPIO_Init+0xe8>)
 8002150:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002154:	f003 0320 	and.w	r3, r3, #32
 8002158:	613b      	str	r3, [r7, #16]
 800215a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800215c:	4b2c      	ldr	r3, [pc, #176]	@ (8002210 <MX_GPIO_Init+0xe8>)
 800215e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002162:	4a2b      	ldr	r2, [pc, #172]	@ (8002210 <MX_GPIO_Init+0xe8>)
 8002164:	f043 0301 	orr.w	r3, r3, #1
 8002168:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800216c:	4b28      	ldr	r3, [pc, #160]	@ (8002210 <MX_GPIO_Init+0xe8>)
 800216e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	60fb      	str	r3, [r7, #12]
 8002178:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800217a:	4b25      	ldr	r3, [pc, #148]	@ (8002210 <MX_GPIO_Init+0xe8>)
 800217c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002180:	4a23      	ldr	r2, [pc, #140]	@ (8002210 <MX_GPIO_Init+0xe8>)
 8002182:	f043 0302 	orr.w	r3, r3, #2
 8002186:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800218a:	4b21      	ldr	r3, [pc, #132]	@ (8002210 <MX_GPIO_Init+0xe8>)
 800218c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002190:	f003 0302 	and.w	r3, r3, #2
 8002194:	60bb      	str	r3, [r7, #8]
 8002196:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();  // ★ 新增：PC13 在 GPIOC
 8002198:	4b1d      	ldr	r3, [pc, #116]	@ (8002210 <MX_GPIO_Init+0xe8>)
 800219a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800219e:	4a1c      	ldr	r2, [pc, #112]	@ (8002210 <MX_GPIO_Init+0xe8>)
 80021a0:	f043 0304 	orr.w	r3, r3, #4
 80021a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80021a8:	4b19      	ldr	r3, [pc, #100]	@ (8002210 <MX_GPIO_Init+0xe8>)
 80021aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021ae:	f003 0304 	and.w	r3, r3, #4
 80021b2:	607b      	str	r3, [r7, #4]
 80021b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();   // ★ for PE2/PE4/PE5
 80021b6:	4b16      	ldr	r3, [pc, #88]	@ (8002210 <MX_GPIO_Init+0xe8>)
 80021b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021bc:	4a14      	ldr	r2, [pc, #80]	@ (8002210 <MX_GPIO_Init+0xe8>)
 80021be:	f043 0310 	orr.w	r3, r3, #16
 80021c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80021c6:	4b12      	ldr	r3, [pc, #72]	@ (8002210 <MX_GPIO_Init+0xe8>)
 80021c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021cc:	f003 0310 	and.w	r3, r3, #16
 80021d0:	603b      	str	r3, [r7, #0]
 80021d2:	683b      	ldr	r3, [r7, #0]
  /* PC13 作为按键输入（下拉） */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80021d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021da:	2300      	movs	r3, #0
 80021dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;   // 按下为 1 -> 与 BTN_ACTIVE_LEVEL=1 对应
 80021de:	2302      	movs	r3, #2
 80021e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021e2:	f107 0314 	add.w	r3, r7, #20
 80021e6:	4619      	mov	r1, r3
 80021e8:	480a      	ldr	r0, [pc, #40]	@ (8002214 <MX_GPIO_Init+0xec>)
 80021ea:	f005 fcd5 	bl	8007b98 <HAL_GPIO_Init>
    /* PE2/PE4/PE5：OK/BACK/NEXT（上拉输入，按下=低） */
      GPIO_InitStruct.Pin  = GPIO_PIN_2 | GPIO_PIN_4 | GPIO_PIN_5;
 80021ee:	2334      	movs	r3, #52	@ 0x34
 80021f0:	617b      	str	r3, [r7, #20]
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021f2:	2300      	movs	r3, #0
 80021f4:	61bb      	str	r3, [r7, #24]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021f6:	2301      	movs	r3, #1
 80021f8:	61fb      	str	r3, [r7, #28]
      HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021fa:	f107 0314 	add.w	r3, r7, #20
 80021fe:	4619      	mov	r1, r3
 8002200:	4805      	ldr	r0, [pc, #20]	@ (8002218 <MX_GPIO_Init+0xf0>)
 8002202:	f005 fcc9 	bl	8007b98 <HAL_GPIO_Init>

}
 8002206:	bf00      	nop
 8002208:	3728      	adds	r7, #40	@ 0x28
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	58024400 	.word	0x58024400
 8002214:	58020800 	.word	0x58020800
 8002218:	58021000 	.word	0x58021000

0800221c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002220:	4b1b      	ldr	r3, [pc, #108]	@ (8002290 <MX_I2C1_Init+0x74>)
 8002222:	4a1c      	ldr	r2, [pc, #112]	@ (8002294 <MX_I2C1_Init+0x78>)
 8002224:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x109093DC;
 8002226:	4b1a      	ldr	r3, [pc, #104]	@ (8002290 <MX_I2C1_Init+0x74>)
 8002228:	4a1b      	ldr	r2, [pc, #108]	@ (8002298 <MX_I2C1_Init+0x7c>)
 800222a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800222c:	4b18      	ldr	r3, [pc, #96]	@ (8002290 <MX_I2C1_Init+0x74>)
 800222e:	2200      	movs	r2, #0
 8002230:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002232:	4b17      	ldr	r3, [pc, #92]	@ (8002290 <MX_I2C1_Init+0x74>)
 8002234:	2201      	movs	r2, #1
 8002236:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002238:	4b15      	ldr	r3, [pc, #84]	@ (8002290 <MX_I2C1_Init+0x74>)
 800223a:	2200      	movs	r2, #0
 800223c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800223e:	4b14      	ldr	r3, [pc, #80]	@ (8002290 <MX_I2C1_Init+0x74>)
 8002240:	2200      	movs	r2, #0
 8002242:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002244:	4b12      	ldr	r3, [pc, #72]	@ (8002290 <MX_I2C1_Init+0x74>)
 8002246:	2200      	movs	r2, #0
 8002248:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800224a:	4b11      	ldr	r3, [pc, #68]	@ (8002290 <MX_I2C1_Init+0x74>)
 800224c:	2200      	movs	r2, #0
 800224e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002250:	4b0f      	ldr	r3, [pc, #60]	@ (8002290 <MX_I2C1_Init+0x74>)
 8002252:	2200      	movs	r2, #0
 8002254:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002256:	480e      	ldr	r0, [pc, #56]	@ (8002290 <MX_I2C1_Init+0x74>)
 8002258:	f005 fe94 	bl	8007f84 <HAL_I2C_Init>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002262:	f000 fdf7 	bl	8002e54 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002266:	2100      	movs	r1, #0
 8002268:	4809      	ldr	r0, [pc, #36]	@ (8002290 <MX_I2C1_Init+0x74>)
 800226a:	f006 fa59 	bl	8008720 <HAL_I2CEx_ConfigAnalogFilter>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d001      	beq.n	8002278 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002274:	f000 fdee 	bl	8002e54 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002278:	2100      	movs	r1, #0
 800227a:	4805      	ldr	r0, [pc, #20]	@ (8002290 <MX_I2C1_Init+0x74>)
 800227c:	f006 fa9b 	bl	80087b6 <HAL_I2CEx_ConfigDigitalFilter>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d001      	beq.n	800228a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002286:	f000 fde5 	bl	8002e54 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800228a:	bf00      	nop
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	240049a0 	.word	0x240049a0
 8002294:	40005400 	.word	0x40005400
 8002298:	109093dc 	.word	0x109093dc

0800229c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b0ba      	sub	sp, #232	@ 0xe8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	605a      	str	r2, [r3, #4]
 80022ae:	609a      	str	r2, [r3, #8]
 80022b0:	60da      	str	r2, [r3, #12]
 80022b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022b4:	f107 0310 	add.w	r3, r7, #16
 80022b8:	22c0      	movs	r2, #192	@ 0xc0
 80022ba:	2100      	movs	r1, #0
 80022bc:	4618      	mov	r0, r3
 80022be:	f00e ff8c 	bl	80111da <memset>
  if(i2cHandle->Instance==I2C1)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a30      	ldr	r2, [pc, #192]	@ (8002388 <HAL_I2C_MspInit+0xec>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d159      	bne.n	8002380 <HAL_I2C_MspInit+0xe4>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80022cc:	f04f 0208 	mov.w	r2, #8
 80022d0:	f04f 0300 	mov.w	r3, #0
 80022d4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 2;
 80022d8:	2302      	movs	r3, #2
 80022da:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL3.PLL3N = 12;
 80022dc:	230c      	movs	r3, #12
 80022de:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 80022e0:	2302      	movs	r3, #2
 80022e2:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLL3.PLL3Q = 2;
 80022e4:	2302      	movs	r3, #2
 80022e6:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 80022e8:	2302      	movs	r3, #2
 80022ea:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 80022ec:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80022f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOMEDIUM;
 80022f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80022f6:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 80022f8:	2300      	movs	r3, #0
 80022fa:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_PLL3;
 80022fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002300:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002304:	f107 0310 	add.w	r3, r7, #16
 8002308:	4618      	mov	r0, r3
 800230a:	f007 fae1 	bl	80098d0 <HAL_RCCEx_PeriphCLKConfig>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d001      	beq.n	8002318 <HAL_I2C_MspInit+0x7c>
    {
      Error_Handler();
 8002314:	f000 fd9e 	bl	8002e54 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002318:	4b1c      	ldr	r3, [pc, #112]	@ (800238c <HAL_I2C_MspInit+0xf0>)
 800231a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800231e:	4a1b      	ldr	r2, [pc, #108]	@ (800238c <HAL_I2C_MspInit+0xf0>)
 8002320:	f043 0302 	orr.w	r3, r3, #2
 8002324:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002328:	4b18      	ldr	r3, [pc, #96]	@ (800238c <HAL_I2C_MspInit+0xf0>)
 800232a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800232e:	f003 0302 	and.w	r3, r3, #2
 8002332:	60fb      	str	r3, [r7, #12]
 8002334:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002336:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800233a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800233e:	2312      	movs	r3, #18
 8002340:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002344:	2300      	movs	r3, #0
 8002346:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800234a:	2300      	movs	r3, #0
 800234c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002350:	2304      	movs	r3, #4
 8002352:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002356:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800235a:	4619      	mov	r1, r3
 800235c:	480c      	ldr	r0, [pc, #48]	@ (8002390 <HAL_I2C_MspInit+0xf4>)
 800235e:	f005 fc1b 	bl	8007b98 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002362:	4b0a      	ldr	r3, [pc, #40]	@ (800238c <HAL_I2C_MspInit+0xf0>)
 8002364:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002368:	4a08      	ldr	r2, [pc, #32]	@ (800238c <HAL_I2C_MspInit+0xf0>)
 800236a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800236e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002372:	4b06      	ldr	r3, [pc, #24]	@ (800238c <HAL_I2C_MspInit+0xf0>)
 8002374:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002378:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800237c:	60bb      	str	r3, [r7, #8]
 800237e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002380:	bf00      	nop
 8002382:	37e8      	adds	r7, #232	@ 0xe8
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	40005400 	.word	0x40005400
 800238c:	58024400 	.word	0x58024400
 8002390:	58020400 	.word	0x58020400

08002394 <KEY_Read>:
    K_EVT_LONG,          // 长按
    K_EVT_DOUBLE         // 双击
} key_evt_t;

/* 快速读电平 → 归一化为 0/1（按下=1） */
static inline uint8_t KEY_Read(GPIO_TypeDef* port, uint16_t pin){
 8002394:	b580      	push	{r7, lr}
 8002396:	b084      	sub	sp, #16
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	460b      	mov	r3, r1
 800239e:	807b      	strh	r3, [r7, #2]
    uint8_t raw = (HAL_GPIO_ReadPin(port, pin) == GPIO_PIN_SET) ? 1 : 0;
 80023a0:	887b      	ldrh	r3, [r7, #2]
 80023a2:	4619      	mov	r1, r3
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	f005 fda7 	bl	8007ef8 <HAL_GPIO_ReadPin>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	bf0c      	ite	eq
 80023b0:	2301      	moveq	r3, #1
 80023b2:	2300      	movne	r3, #0
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	73fb      	strb	r3, [r7, #15]
    return (KEY_ACTIVE_LEVEL ? raw : (uint8_t)!raw);
 80023b8:	7bfb      	ldrb	r3, [r7, #15]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	bf0c      	ite	eq
 80023be:	2301      	moveq	r3, #1
 80023c0:	2300      	movne	r3, #0
 80023c2:	b2db      	uxtb	r3, r3
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3710      	adds	r7, #16
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}

080023cc <poll_key>:
#define DOUBLE_MS       280u

static key_sm_t s_ok, s_back, s_next, s_freq;

/* 通用状态机轮询 */
static key_evt_t poll_key(key_sm_t* k, uint8_t raw_now){
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	460b      	mov	r3, r1
 80023d6:	70fb      	strb	r3, [r7, #3]
    uint32_t now = HAL_GetTick();
 80023d8:	f001 fcce 	bl	8003d78 <HAL_GetTick>
 80023dc:	60b8      	str	r0, [r7, #8]
    key_evt_t evt = K_EVT_NONE;
 80023de:	2300      	movs	r3, #0
 80023e0:	73fb      	strb	r3, [r7, #15]

    if (raw_now != k->last_raw){
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	785b      	ldrb	r3, [r3, #1]
 80023e6:	78fa      	ldrb	r2, [r7, #3]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d005      	beq.n	80023f8 <poll_key+0x2c>
        k->last_raw = raw_now;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	78fa      	ldrb	r2, [r7, #3]
 80023f0:	705a      	strb	r2, [r3, #1]
        k->t_change = now;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	68ba      	ldr	r2, [r7, #8]
 80023f6:	605a      	str	r2, [r3, #4]
    }

    /* 消抖判定：稳定到 DEBOUNCE_MS 才确认电平变化 */
    if ((now - k->t_change) >= DEBOUNCE_MS && raw_now != k->stable){
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	68ba      	ldr	r2, [r7, #8]
 80023fe:	1ad3      	subs	r3, r2, r3
 8002400:	2b0e      	cmp	r3, #14
 8002402:	d933      	bls.n	800246c <poll_key+0xa0>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	78fa      	ldrb	r2, [r7, #3]
 800240a:	429a      	cmp	r2, r3
 800240c:	d02e      	beq.n	800246c <poll_key+0xa0>
        k->stable = raw_now;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	78fa      	ldrb	r2, [r7, #3]
 8002412:	701a      	strb	r2, [r3, #0]
        if (k->stable){                // -> 按下稳定
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d005      	beq.n	8002428 <poll_key+0x5c>
            k->pressed = 1;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2201      	movs	r2, #1
 8002420:	721a      	strb	r2, [r3, #8]
            evt = K_EVT_FALLING;       // 可作为“确认”瞬时触发
 8002422:	2302      	movs	r3, #2
 8002424:	73fb      	strb	r3, [r7, #15]
 8002426:	e021      	b.n	800246c <poll_key+0xa0>
        }else{                         // -> 释放稳定
            if (k->pressed){
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	7a1b      	ldrb	r3, [r3, #8]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d018      	beq.n	8002462 <poll_key+0x96>
                k->pressed = 0;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2200      	movs	r2, #0
 8002434:	721a      	strb	r2, [r3, #8]
                if ((now - k->t_change) < LONG_MS){
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	68ba      	ldr	r2, [r7, #8]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8002442:	d209      	bcs.n	8002458 <poll_key+0x8c>
                    /* 计入点击次数 */
                    k->clicks++;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	7a5b      	ldrb	r3, [r3, #9]
 8002448:	3301      	adds	r3, #1
 800244a:	b2da      	uxtb	r2, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	725a      	strb	r2, [r3, #9]
                    k->t_release = now;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	68ba      	ldr	r2, [r7, #8]
 8002454:	60da      	str	r2, [r3, #12]
 8002456:	e004      	b.n	8002462 <poll_key+0x96>
                }else{
                    /* 长按释放 */
                    evt = K_EVT_LONG;  // 仅报一次
 8002458:	2304      	movs	r3, #4
 800245a:	73fb      	strb	r3, [r7, #15]
                    k->clicks = 0;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2200      	movs	r2, #0
 8002460:	725a      	strb	r2, [r3, #9]
                }
            }
            if (evt == K_EVT_NONE) evt = K_EVT_RISING;
 8002462:	7bfb      	ldrb	r3, [r7, #15]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d101      	bne.n	800246c <poll_key+0xa0>
 8002468:	2301      	movs	r3, #1
 800246a:	73fb      	strb	r3, [r7, #15]
        }
    }

    /* 长按滞后判定（按住超过 LONG_MS） */
    if (k->pressed && (now - k->t_change) >= LONG_MS){
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	7a1b      	ldrb	r3, [r3, #8]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d00e      	beq.n	8002492 <poll_key+0xc6>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	68ba      	ldr	r2, [r7, #8]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8002480:	d307      	bcc.n	8002492 <poll_key+0xc6>
        k->pressed = 0;                // 只报一次
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2200      	movs	r2, #0
 8002486:	721a      	strb	r2, [r3, #8]
        k->clicks = 0;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	725a      	strb	r2, [r3, #9]
        return K_EVT_LONG;
 800248e:	2304      	movs	r3, #4
 8002490:	e016      	b.n	80024c0 <poll_key+0xf4>
    }

    /* 单/双击窗口 */
    if (k->clicks > 0 && (now - k->t_release) >= DOUBLE_MS){
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	7a5b      	ldrb	r3, [r3, #9]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d011      	beq.n	80024be <poll_key+0xf2>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	68db      	ldr	r3, [r3, #12]
 800249e:	68ba      	ldr	r2, [r7, #8]
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 80024a6:	d30a      	bcc.n	80024be <poll_key+0xf2>
        evt = (k->clicks >= 2) ? K_EVT_DOUBLE : K_EVT_SHORT;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	7a5b      	ldrb	r3, [r3, #9]
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d901      	bls.n	80024b4 <poll_key+0xe8>
 80024b0:	2305      	movs	r3, #5
 80024b2:	e000      	b.n	80024b6 <poll_key+0xea>
 80024b4:	2303      	movs	r3, #3
 80024b6:	73fb      	strb	r3, [r7, #15]
        k->clicks = 0;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2200      	movs	r2, #0
 80024bc:	725a      	strb	r2, [r3, #9]
    }

    return evt;
 80024be:	7bfb      	ldrb	r3, [r7, #15]
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	3710      	adds	r7, #16
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}

080024c8 <KEYS_Init>:

void KEYS_Init(void){
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
    uint8_t s;
    s = KEY_Read(KEY_OK_PORT,   KEY_OK_PIN);   s_ok.stable=s; s_ok.last_raw=s; s_ok.t_change=HAL_GetTick();
 80024ce:	2104      	movs	r1, #4
 80024d0:	4823      	ldr	r0, [pc, #140]	@ (8002560 <KEYS_Init+0x98>)
 80024d2:	f7ff ff5f 	bl	8002394 <KEY_Read>
 80024d6:	4603      	mov	r3, r0
 80024d8:	71fb      	strb	r3, [r7, #7]
 80024da:	4a22      	ldr	r2, [pc, #136]	@ (8002564 <KEYS_Init+0x9c>)
 80024dc:	79fb      	ldrb	r3, [r7, #7]
 80024de:	7013      	strb	r3, [r2, #0]
 80024e0:	4a20      	ldr	r2, [pc, #128]	@ (8002564 <KEYS_Init+0x9c>)
 80024e2:	79fb      	ldrb	r3, [r7, #7]
 80024e4:	7053      	strb	r3, [r2, #1]
 80024e6:	f001 fc47 	bl	8003d78 <HAL_GetTick>
 80024ea:	4603      	mov	r3, r0
 80024ec:	4a1d      	ldr	r2, [pc, #116]	@ (8002564 <KEYS_Init+0x9c>)
 80024ee:	6053      	str	r3, [r2, #4]
    s = KEY_Read(KEY_BACK_PORT, KEY_BACK_PIN); s_back.stable=s; s_back.last_raw=s; s_back.t_change=HAL_GetTick();
 80024f0:	2110      	movs	r1, #16
 80024f2:	481b      	ldr	r0, [pc, #108]	@ (8002560 <KEYS_Init+0x98>)
 80024f4:	f7ff ff4e 	bl	8002394 <KEY_Read>
 80024f8:	4603      	mov	r3, r0
 80024fa:	71fb      	strb	r3, [r7, #7]
 80024fc:	4a1a      	ldr	r2, [pc, #104]	@ (8002568 <KEYS_Init+0xa0>)
 80024fe:	79fb      	ldrb	r3, [r7, #7]
 8002500:	7013      	strb	r3, [r2, #0]
 8002502:	4a19      	ldr	r2, [pc, #100]	@ (8002568 <KEYS_Init+0xa0>)
 8002504:	79fb      	ldrb	r3, [r7, #7]
 8002506:	7053      	strb	r3, [r2, #1]
 8002508:	f001 fc36 	bl	8003d78 <HAL_GetTick>
 800250c:	4603      	mov	r3, r0
 800250e:	4a16      	ldr	r2, [pc, #88]	@ (8002568 <KEYS_Init+0xa0>)
 8002510:	6053      	str	r3, [r2, #4]
    s = KEY_Read(KEY_NEXT_PORT, KEY_NEXT_PIN); s_next.stable=s; s_next.last_raw=s; s_next.t_change=HAL_GetTick();
 8002512:	2120      	movs	r1, #32
 8002514:	4812      	ldr	r0, [pc, #72]	@ (8002560 <KEYS_Init+0x98>)
 8002516:	f7ff ff3d 	bl	8002394 <KEY_Read>
 800251a:	4603      	mov	r3, r0
 800251c:	71fb      	strb	r3, [r7, #7]
 800251e:	4a13      	ldr	r2, [pc, #76]	@ (800256c <KEYS_Init+0xa4>)
 8002520:	79fb      	ldrb	r3, [r7, #7]
 8002522:	7013      	strb	r3, [r2, #0]
 8002524:	4a11      	ldr	r2, [pc, #68]	@ (800256c <KEYS_Init+0xa4>)
 8002526:	79fb      	ldrb	r3, [r7, #7]
 8002528:	7053      	strb	r3, [r2, #1]
 800252a:	f001 fc25 	bl	8003d78 <HAL_GetTick>
 800252e:	4603      	mov	r3, r0
 8002530:	4a0e      	ldr	r2, [pc, #56]	@ (800256c <KEYS_Init+0xa4>)
 8002532:	6053      	str	r3, [r2, #4]
    s = KEY_Read(KEY_FREQ_PORT, KEY_FREQ_PIN); s_freq.stable=s; s_freq.last_raw=s; s_freq.t_change=HAL_GetTick();
 8002534:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002538:	480d      	ldr	r0, [pc, #52]	@ (8002570 <KEYS_Init+0xa8>)
 800253a:	f7ff ff2b 	bl	8002394 <KEY_Read>
 800253e:	4603      	mov	r3, r0
 8002540:	71fb      	strb	r3, [r7, #7]
 8002542:	4a0c      	ldr	r2, [pc, #48]	@ (8002574 <KEYS_Init+0xac>)
 8002544:	79fb      	ldrb	r3, [r7, #7]
 8002546:	7013      	strb	r3, [r2, #0]
 8002548:	4a0a      	ldr	r2, [pc, #40]	@ (8002574 <KEYS_Init+0xac>)
 800254a:	79fb      	ldrb	r3, [r7, #7]
 800254c:	7053      	strb	r3, [r2, #1]
 800254e:	f001 fc13 	bl	8003d78 <HAL_GetTick>
 8002552:	4603      	mov	r3, r0
 8002554:	4a07      	ldr	r2, [pc, #28]	@ (8002574 <KEYS_Init+0xac>)
 8002556:	6053      	str	r3, [r2, #4]
}
 8002558:	bf00      	nop
 800255a:	3708      	adds	r7, #8
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}
 8002560:	58021000 	.word	0x58021000
 8002564:	240049f4 	.word	0x240049f4
 8002568:	24004a04 	.word	0x24004a04
 800256c:	24004a14 	.word	0x24004a14
 8002570:	58020800 	.word	0x58020800
 8002574:	24004a24 	.word	0x24004a24

08002578 <KEY_Get_OK>:

key_evt_t KEY_Get_OK(void)   { return poll_key(&s_ok,   KEY_Read(KEY_OK_PORT,   KEY_OK_PIN)); }
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
 800257c:	2104      	movs	r1, #4
 800257e:	4805      	ldr	r0, [pc, #20]	@ (8002594 <KEY_Get_OK+0x1c>)
 8002580:	f7ff ff08 	bl	8002394 <KEY_Read>
 8002584:	4603      	mov	r3, r0
 8002586:	4619      	mov	r1, r3
 8002588:	4803      	ldr	r0, [pc, #12]	@ (8002598 <KEY_Get_OK+0x20>)
 800258a:	f7ff ff1f 	bl	80023cc <poll_key>
 800258e:	4603      	mov	r3, r0
 8002590:	4618      	mov	r0, r3
 8002592:	bd80      	pop	{r7, pc}
 8002594:	58021000 	.word	0x58021000
 8002598:	240049f4 	.word	0x240049f4

0800259c <KEY_Get_BACK>:
key_evt_t KEY_Get_BACK(void) { return poll_key(&s_back, KEY_Read(KEY_BACK_PORT, KEY_BACK_PIN)); }
 800259c:	b580      	push	{r7, lr}
 800259e:	af00      	add	r7, sp, #0
 80025a0:	2110      	movs	r1, #16
 80025a2:	4805      	ldr	r0, [pc, #20]	@ (80025b8 <KEY_Get_BACK+0x1c>)
 80025a4:	f7ff fef6 	bl	8002394 <KEY_Read>
 80025a8:	4603      	mov	r3, r0
 80025aa:	4619      	mov	r1, r3
 80025ac:	4803      	ldr	r0, [pc, #12]	@ (80025bc <KEY_Get_BACK+0x20>)
 80025ae:	f7ff ff0d 	bl	80023cc <poll_key>
 80025b2:	4603      	mov	r3, r0
 80025b4:	4618      	mov	r0, r3
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	58021000 	.word	0x58021000
 80025bc:	24004a04 	.word	0x24004a04

080025c0 <KEY_Get_NEXT>:
key_evt_t KEY_Get_NEXT(void) { return poll_key(&s_next, KEY_Read(KEY_NEXT_PORT, KEY_NEXT_PIN)); }
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	2120      	movs	r1, #32
 80025c6:	4805      	ldr	r0, [pc, #20]	@ (80025dc <KEY_Get_NEXT+0x1c>)
 80025c8:	f7ff fee4 	bl	8002394 <KEY_Read>
 80025cc:	4603      	mov	r3, r0
 80025ce:	4619      	mov	r1, r3
 80025d0:	4803      	ldr	r0, [pc, #12]	@ (80025e0 <KEY_Get_NEXT+0x20>)
 80025d2:	f7ff fefb 	bl	80023cc <poll_key>
 80025d6:	4603      	mov	r3, r0
 80025d8:	4618      	mov	r0, r3
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	58021000 	.word	0x58021000
 80025e0:	24004a14 	.word	0x24004a14

080025e4 <KEY_Get_FREQ>:
key_evt_t KEY_Get_FREQ(void) { return poll_key(&s_freq, KEY_Read(KEY_FREQ_PORT, KEY_FREQ_PIN)); }
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80025ec:	4805      	ldr	r0, [pc, #20]	@ (8002604 <KEY_Get_FREQ+0x20>)
 80025ee:	f7ff fed1 	bl	8002394 <KEY_Read>
 80025f2:	4603      	mov	r3, r0
 80025f4:	4619      	mov	r1, r3
 80025f6:	4804      	ldr	r0, [pc, #16]	@ (8002608 <KEY_Get_FREQ+0x24>)
 80025f8:	f7ff fee8 	bl	80023cc <poll_key>
 80025fc:	4603      	mov	r3, r0
 80025fe:	4618      	mov	r0, r3
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	58020800 	.word	0x58020800
 8002608:	24004a24 	.word	0x24004a24

0800260c <clampf>:
/* USER CODE BEGIN PV */
static float g_mag_db[APP_FFT_SIZE/2];
static float s_fout = APP_GEN_FOUT_HZ;
static float s_amp  = APP_GEN_AMP_V;
static wave_t s_wave = APP_GEN_WAVE;
static float clampf(float v, float lo, float hi){ if(v<lo) return lo; if(v>hi) return hi; return v; }
 800260c:	b480      	push	{r7}
 800260e:	b085      	sub	sp, #20
 8002610:	af00      	add	r7, sp, #0
 8002612:	ed87 0a03 	vstr	s0, [r7, #12]
 8002616:	edc7 0a02 	vstr	s1, [r7, #8]
 800261a:	ed87 1a01 	vstr	s2, [r7, #4]
 800261e:	ed97 7a03 	vldr	s14, [r7, #12]
 8002622:	edd7 7a02 	vldr	s15, [r7, #8]
 8002626:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800262a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800262e:	d501      	bpl.n	8002634 <clampf+0x28>
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	e00b      	b.n	800264c <clampf+0x40>
 8002634:	ed97 7a03 	vldr	s14, [r7, #12]
 8002638:	edd7 7a01 	vldr	s15, [r7, #4]
 800263c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002644:	dd01      	ble.n	800264a <clampf+0x3e>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	e000      	b.n	800264c <clampf+0x40>
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	ee07 3a90 	vmov	s15, r3
 8002650:	eeb0 0a67 	vmov.f32	s0, s15
 8002654:	3714      	adds	r7, #20
 8002656:	46bd      	mov	sp, r7
 8002658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265c:	4770      	bx	lr
	...

08002660 <get_fs_real_from_tim6>:
/* —— 计算 TIM6 触发频率（= ADC 采样率）——
   H7 规则：当 APB1 预分频 != 1 时，定时器内核时钟 = 2 * PCLK1 */
static float get_fs_real_from_tim6(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b084      	sub	sp, #16
 8002664:	af00      	add	r7, sp, #0
    uint32_t pclk1  = HAL_RCC_GetPCLK1Freq();
 8002666:	f007 f907 	bl	8009878 <HAL_RCC_GetPCLK1Freq>
 800266a:	60b8      	str	r0, [r7, #8]
    uint32_t timclk = pclk1;
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	60fb      	str	r3, [r7, #12]
    if ((RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) != RCC_D2CFGR_D2PPRE1_DIV1) {
 8002670:	4b14      	ldr	r3, [pc, #80]	@ (80026c4 <get_fs_real_from_tim6+0x64>)
 8002672:	69db      	ldr	r3, [r3, #28]
 8002674:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002678:	2b00      	cmp	r3, #0
 800267a:	d002      	beq.n	8002682 <get_fs_real_from_tim6+0x22>
        timclk *= 2;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	005b      	lsls	r3, r3, #1
 8002680:	60fb      	str	r3, [r7, #12]
    }
    uint32_t psc = htim6.Instance->PSC;
 8002682:	4b11      	ldr	r3, [pc, #68]	@ (80026c8 <get_fs_real_from_tim6+0x68>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002688:	607b      	str	r3, [r7, #4]
    uint32_t arr = htim6.Instance->ARR;
 800268a:	4b0f      	ldr	r3, [pc, #60]	@ (80026c8 <get_fs_real_from_tim6+0x68>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002690:	603b      	str	r3, [r7, #0]
    return (float)timclk / ((psc + 1U) * (arr + 1U));
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	ee07 3a90 	vmov	s15, r3
 8002698:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	3301      	adds	r3, #1
 80026a0:	683a      	ldr	r2, [r7, #0]
 80026a2:	3201      	adds	r2, #1
 80026a4:	fb02 f303 	mul.w	r3, r2, r3
 80026a8:	ee07 3a90 	vmov	s15, r3
 80026ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026b0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80026b4:	eef0 7a66 	vmov.f32	s15, s13
}
 80026b8:	eeb0 0a67 	vmov.f32	s0, s15
 80026bc:	3710      	adds	r7, #16
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	58024400 	.word	0x58024400
 80026c8:	24005244 	.word	0x24005244

080026cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b08e      	sub	sp, #56	@ 0x38
 80026d0:	af00      	add	r7, sp, #0
  int32_t timeout;
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_0 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80026d2:	f000 fafd 	bl	8002cd0 <MPU_Config>

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80026d6:	f001 fac9 	bl	8003c6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80026da:	f000 fa4b 	bl	8002b74 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80026de:	f000 fac5 	bl	8002c6c <PeriphCommonClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 80026e2:	4bc2      	ldr	r3, [pc, #776]	@ (80029ec <main+0x320>)
 80026e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80026e8:	4ac0      	ldr	r2, [pc, #768]	@ (80029ec <main+0x320>)
 80026ea:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80026ee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80026f2:	4bbe      	ldr	r3, [pc, #760]	@ (80029ec <main+0x320>)
 80026f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80026f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026fc:	60fb      	str	r3, [r7, #12]
 80026fe:	68fb      	ldr	r3, [r7, #12]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8002700:	2000      	movs	r0, #0
 8002702:	f005 fc11 	bl	8007f28 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8002706:	2100      	movs	r1, #0
 8002708:	2000      	movs	r0, #0
 800270a:	f005 fc27 	bl	8007f5c <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800270e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002712:	637b      	str	r3, [r7, #52]	@ 0x34
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8002714:	bf00      	nop
 8002716:	4bb5      	ldr	r3, [pc, #724]	@ (80029ec <main+0x320>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d104      	bne.n	800272c <main+0x60>
 8002722:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002724:	1e5a      	subs	r2, r3, #1
 8002726:	637a      	str	r2, [r7, #52]	@ 0x34
 8002728:	2b00      	cmp	r3, #0
 800272a:	dcf4      	bgt.n	8002716 <main+0x4a>
if ( timeout < 0 )
 800272c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800272e:	2b00      	cmp	r3, #0
 8002730:	da01      	bge.n	8002736 <main+0x6a>
{
Error_Handler();
 8002732:	f000 fb8f 	bl	8002e54 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002736:	f7ff fcf7 	bl	8002128 <MX_GPIO_Init>
  MX_DMA_Init();
 800273a:	f7ff fa55 	bl	8001be8 <MX_DMA_Init>
  MX_ADC3_Init();
 800273e:	f7fe ff35 	bl	80015ac <MX_ADC3_Init>
  MX_DAC1_Init();
 8002742:	f7ff f9a5 	bl	8001a90 <MX_DAC1_Init>
  MX_I2C1_Init();
 8002746:	f7ff fd69 	bl	800221c <MX_I2C1_Init>
  MX_TIM6_Init();
 800274a:	f000 ff11 	bl	8003570 <MX_TIM6_Init>
  MX_TIM7_Init();
 800274e:	f000 ff45 	bl	80035dc <MX_TIM7_Init>
  MX_USART3_UART_Init();
 8002752:	f000 ffb3 	bl	80036bc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  /* 业务初始化 */
    VIZ_Init();                       // OLED 欢迎页
 8002756:	f001 f88f 	bl	8003878 <VIZ_Init>
    DSP_Init();                       // RFFT + Hann 窗
 800275a:	f7ff faa7 	bl	8001cac <DSP_Init>
    //BTN_Init();
    KEYS_Init();
 800275e:	f7ff feb3 	bl	80024c8 <KEYS_Init>
    /* 1) 设定目标采样率并启动采集
       - 如果你就想 100 kHz，就传 100000.0f 或 APP_ADC_FS_HZ
       - 如果你想跟着菜单/按键改采样率，也把这里的值做成变量 */
    const float fs_target = APP_ADC_FS_HZ;   // 或者直接写 100000.0f
 8002762:	4ba3      	ldr	r3, [pc, #652]	@ (80029f0 <main+0x324>)
 8002764:	633b      	str	r3, [r7, #48]	@ 0x30
    CAP_InitAndStart(fs_target);             // TIM6→TRGO 配置+ADC3+DMA 启动
 8002766:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 800276a:	f7ff f8e7 	bl	800193c <CAP_InitAndStart>
    GEN_InitAndStart(s_fout, s_amp, s_wave);
 800276e:	4ba1      	ldr	r3, [pc, #644]	@ (80029f4 <main+0x328>)
 8002770:	edd3 7a00 	vldr	s15, [r3]
 8002774:	4ba0      	ldr	r3, [pc, #640]	@ (80029f8 <main+0x32c>)
 8002776:	ed93 7a00 	vldr	s14, [r3]
 800277a:	4ba0      	ldr	r3, [pc, #640]	@ (80029fc <main+0x330>)
 800277c:	781b      	ldrb	r3, [r3, #0]
 800277e:	4618      	mov	r0, r3
 8002780:	eef0 0a47 	vmov.f32	s1, s14
 8002784:	eeb0 0a67 	vmov.f32	s0, s15
 8002788:	f7ff fc78 	bl	800207c <GEN_InitAndStart>
    /* 2) 读取“真实采样率”，留给 FFT/绘图使用 */
   // float fs_real = get_fs_real_from_tim6();
    //CAP_InitAndStart(APP_ADC_FS_HZ);  // 启动 ADC3 采样（TIM6→TRGO）:contentReference[oaicite:14]{index=14}
   // GEN_InitAndStart(APP_GEN_FOUT_HZ, APP_GEN_AMP_V, APP_GEN_WAVE); // 启动 DAC1 输出（TIM7→TRGO）:contentReference[oaicite:15]{index=15}
    /* 启动后，先把“当前发生器 LUT”画到整屏，直观可见输出波形 */
    ui_ctx_t ui;  MENU_SetGenParams(s_fout, s_amp, s_wave);  MENU_Init(&ui);
 800278c:	4b99      	ldr	r3, [pc, #612]	@ (80029f4 <main+0x328>)
 800278e:	edd3 7a00 	vldr	s15, [r3]
 8002792:	4b99      	ldr	r3, [pc, #612]	@ (80029f8 <main+0x32c>)
 8002794:	ed93 7a00 	vldr	s14, [r3]
 8002798:	4b98      	ldr	r3, [pc, #608]	@ (80029fc <main+0x330>)
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	4618      	mov	r0, r3
 800279e:	eef0 0a47 	vmov.f32	s1, s14
 80027a2:	eeb0 0a67 	vmov.f32	s0, s15
 80027a6:	f000 fb5b 	bl	8002e60 <MENU_SetGenParams>
 80027aa:	f107 031c 	add.w	r3, r7, #28
 80027ae:	4618      	mov	r0, r3
 80027b0:	f000 fd7a 	bl	80032a8 <MENU_Init>

    const uint16_t *half0, *half1;
      uint32_t half_len;
      CAP_GetLatestFrame(&half0, &half1, &half_len); // half_len = APP_FFT_SIZE/2
 80027b4:	f107 0210 	add.w	r2, r7, #16
 80027b8:	f107 0114 	add.w	r1, r7, #20
 80027bc:	f107 0318 	add.w	r3, r7, #24
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7ff f8d7 	bl	8001974 <CAP_GetLatestFrame>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
     /* ====== 按键事件 ====== */
    key_evt_t e_ok   = KEY_Get_OK();
 80027c6:	f7ff fed7 	bl	8002578 <KEY_Get_OK>
 80027ca:	4603      	mov	r3, r0
 80027cc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    key_evt_t e_back = KEY_Get_BACK();
 80027d0:	f7ff fee4 	bl	800259c <KEY_Get_BACK>
 80027d4:	4603      	mov	r3, r0
 80027d6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    key_evt_t e_next = KEY_Get_NEXT();
 80027da:	f7ff fef1 	bl	80025c0 <KEY_Get_NEXT>
 80027de:	4603      	mov	r3, r0
 80027e0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    key_evt_t e_freq = KEY_Get_FREQ();     // PC13：短按/双击 -> 调频
 80027e4:	f7ff fefe 	bl	80025e4 <KEY_Get_FREQ>
 80027e8:	4603      	mov	r3, r0
 80027ea:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

    /* PC13：只在“波形生成路径”（UI_HOME 选择了波形生成 → UI_WAVE_MENU）与波形已设置后有效 */
    if (e_freq == K_EVT_SHORT){
 80027ee:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80027f2:	2b03      	cmp	r3, #3
 80027f4:	d13d      	bne.n	8002872 <main+0x1a6>
        s_fout = clampf(s_fout + STEP_FOUT_SMALL_HZ, FOUT_MIN_HZ, FOUT_MAX_HZ);
 80027f6:	4b7f      	ldr	r3, [pc, #508]	@ (80029f4 <main+0x328>)
 80027f8:	edd3 7a00 	vldr	s15, [r3]
 80027fc:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8002a00 <main+0x334>
 8002800:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002804:	ed9f 1a7f 	vldr	s2, [pc, #508]	@ 8002a04 <main+0x338>
 8002808:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 800280c:	eeb0 0a67 	vmov.f32	s0, s15
 8002810:	f7ff fefc 	bl	800260c <clampf>
 8002814:	eef0 7a40 	vmov.f32	s15, s0
 8002818:	4b76      	ldr	r3, [pc, #472]	@ (80029f4 <main+0x328>)
 800281a:	edc3 7a00 	vstr	s15, [r3]
        GEN_Update(s_fout, s_amp, s_wave);
 800281e:	4b75      	ldr	r3, [pc, #468]	@ (80029f4 <main+0x328>)
 8002820:	edd3 7a00 	vldr	s15, [r3]
 8002824:	4b74      	ldr	r3, [pc, #464]	@ (80029f8 <main+0x32c>)
 8002826:	ed93 7a00 	vldr	s14, [r3]
 800282a:	4b74      	ldr	r3, [pc, #464]	@ (80029fc <main+0x330>)
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	4618      	mov	r0, r3
 8002830:	eef0 0a47 	vmov.f32	s1, s14
 8002834:	eeb0 0a67 	vmov.f32	s0, s15
 8002838:	f7ff fc54 	bl	80020e4 <GEN_Update>
        MENU_SetGenParams(s_fout, s_amp, s_wave);
 800283c:	4b6d      	ldr	r3, [pc, #436]	@ (80029f4 <main+0x328>)
 800283e:	edd3 7a00 	vldr	s15, [r3]
 8002842:	4b6d      	ldr	r3, [pc, #436]	@ (80029f8 <main+0x32c>)
 8002844:	ed93 7a00 	vldr	s14, [r3]
 8002848:	4b6c      	ldr	r3, [pc, #432]	@ (80029fc <main+0x330>)
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	4618      	mov	r0, r3
 800284e:	eef0 0a47 	vmov.f32	s1, s14
 8002852:	eeb0 0a67 	vmov.f32	s0, s15
 8002856:	f000 fb03 	bl	8002e60 <MENU_SetGenParams>
        if (ui.state == UI_HOME || ui.state == UI_WAVE_MENU) MENU_Draw(&ui);
 800285a:	7f3b      	ldrb	r3, [r7, #28]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d002      	beq.n	8002866 <main+0x19a>
 8002860:	7f3b      	ldrb	r3, [r7, #28]
 8002862:	2b01      	cmp	r3, #1
 8002864:	d146      	bne.n	80028f4 <main+0x228>
 8002866:	f107 031c 	add.w	r3, r7, #28
 800286a:	4618      	mov	r0, r3
 800286c:	f000 fd30 	bl	80032d0 <MENU_Draw>
 8002870:	e040      	b.n	80028f4 <main+0x228>
    }else if (e_freq == K_EVT_DOUBLE){
 8002872:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002876:	2b05      	cmp	r3, #5
 8002878:	d13c      	bne.n	80028f4 <main+0x228>
        s_fout = clampf(s_fout - STEP_FOUT_SMALL_HZ, FOUT_MIN_HZ, FOUT_MAX_HZ);
 800287a:	4b5e      	ldr	r3, [pc, #376]	@ (80029f4 <main+0x328>)
 800287c:	edd3 7a00 	vldr	s15, [r3]
 8002880:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 8002a00 <main+0x334>
 8002884:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002888:	ed9f 1a5e 	vldr	s2, [pc, #376]	@ 8002a04 <main+0x338>
 800288c:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 8002890:	eeb0 0a67 	vmov.f32	s0, s15
 8002894:	f7ff feba 	bl	800260c <clampf>
 8002898:	eef0 7a40 	vmov.f32	s15, s0
 800289c:	4b55      	ldr	r3, [pc, #340]	@ (80029f4 <main+0x328>)
 800289e:	edc3 7a00 	vstr	s15, [r3]
        GEN_Update(s_fout, s_amp, s_wave);
 80028a2:	4b54      	ldr	r3, [pc, #336]	@ (80029f4 <main+0x328>)
 80028a4:	edd3 7a00 	vldr	s15, [r3]
 80028a8:	4b53      	ldr	r3, [pc, #332]	@ (80029f8 <main+0x32c>)
 80028aa:	ed93 7a00 	vldr	s14, [r3]
 80028ae:	4b53      	ldr	r3, [pc, #332]	@ (80029fc <main+0x330>)
 80028b0:	781b      	ldrb	r3, [r3, #0]
 80028b2:	4618      	mov	r0, r3
 80028b4:	eef0 0a47 	vmov.f32	s1, s14
 80028b8:	eeb0 0a67 	vmov.f32	s0, s15
 80028bc:	f7ff fc12 	bl	80020e4 <GEN_Update>
        MENU_SetGenParams(s_fout, s_amp, s_wave);
 80028c0:	4b4c      	ldr	r3, [pc, #304]	@ (80029f4 <main+0x328>)
 80028c2:	edd3 7a00 	vldr	s15, [r3]
 80028c6:	4b4c      	ldr	r3, [pc, #304]	@ (80029f8 <main+0x32c>)
 80028c8:	ed93 7a00 	vldr	s14, [r3]
 80028cc:	4b4b      	ldr	r3, [pc, #300]	@ (80029fc <main+0x330>)
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	4618      	mov	r0, r3
 80028d2:	eef0 0a47 	vmov.f32	s1, s14
 80028d6:	eeb0 0a67 	vmov.f32	s0, s15
 80028da:	f000 fac1 	bl	8002e60 <MENU_SetGenParams>
        if (ui.state == UI_HOME || ui.state == UI_WAVE_MENU) MENU_Draw(&ui);
 80028de:	7f3b      	ldrb	r3, [r7, #28]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d002      	beq.n	80028ea <main+0x21e>
 80028e4:	7f3b      	ldrb	r3, [r7, #28]
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d104      	bne.n	80028f4 <main+0x228>
 80028ea:	f107 031c 	add.w	r3, r7, #28
 80028ee:	4618      	mov	r0, r3
 80028f0:	f000 fcee 	bl	80032d0 <MENU_Draw>
    }

    /* 三个功能键的 UI 状态机 */
    if (e_next == K_EVT_SHORT || e_next == K_EVT_FALLING){   // NEXT：切下一项
 80028f4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80028f8:	2b03      	cmp	r3, #3
 80028fa:	d003      	beq.n	8002904 <main+0x238>
 80028fc:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002900:	2b02      	cmp	r3, #2
 8002902:	d140      	bne.n	8002986 <main+0x2ba>
        switch (ui.state){
 8002904:	7f3b      	ldrb	r3, [r7, #28]
 8002906:	2b03      	cmp	r3, #3
 8002908:	d83c      	bhi.n	8002984 <main+0x2b8>
 800290a:	a201      	add	r2, pc, #4	@ (adr r2, 8002910 <main+0x244>)
 800290c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002910:	08002921 	.word	0x08002921
 8002914:	0800293f 	.word	0x0800293f
 8002918:	08002965 	.word	0x08002965
 800291c:	08002975 	.word	0x08002975
            case UI_HOME:
                ui.sel = (ui.sel+1) % 2;
 8002920:	7f7b      	ldrb	r3, [r7, #29]
 8002922:	3301      	adds	r3, #1
 8002924:	2b00      	cmp	r3, #0
 8002926:	f003 0301 	and.w	r3, r3, #1
 800292a:	bfb8      	it	lt
 800292c:	425b      	neglt	r3, r3
 800292e:	b2db      	uxtb	r3, r3
 8002930:	777b      	strb	r3, [r7, #29]
                MENU_Draw(&ui);
 8002932:	f107 031c 	add.w	r3, r7, #28
 8002936:	4618      	mov	r0, r3
 8002938:	f000 fcca 	bl	80032d0 <MENU_Draw>
                break;
 800293c:	e023      	b.n	8002986 <main+0x2ba>
            case UI_WAVE_MENU:
                ui.sel = (ui.sel+1) % 3;
 800293e:	7f7b      	ldrb	r3, [r7, #29]
 8002940:	1c5a      	adds	r2, r3, #1
 8002942:	4b31      	ldr	r3, [pc, #196]	@ (8002a08 <main+0x33c>)
 8002944:	fb83 3102 	smull	r3, r1, r3, r2
 8002948:	17d3      	asrs	r3, r2, #31
 800294a:	1ac9      	subs	r1, r1, r3
 800294c:	460b      	mov	r3, r1
 800294e:	005b      	lsls	r3, r3, #1
 8002950:	440b      	add	r3, r1
 8002952:	1ad1      	subs	r1, r2, r3
 8002954:	b2cb      	uxtb	r3, r1
 8002956:	777b      	strb	r3, [r7, #29]
                MENU_Draw(&ui);
 8002958:	f107 031c 	add.w	r3, r7, #28
 800295c:	4618      	mov	r0, r3
 800295e:	f000 fcb7 	bl	80032d0 <MENU_Draw>
                break;
 8002962:	e010      	b.n	8002986 <main+0x2ba>
            case UI_SPECTRUM:
                /* 在频谱界面按 NEXT → 查看 Top4 峰值（五级） */
                ui.state = UI_PEAKS;
 8002964:	2303      	movs	r3, #3
 8002966:	773b      	strb	r3, [r7, #28]
                MENU_Draw(&ui);
 8002968:	f107 031c 	add.w	r3, r7, #28
 800296c:	4618      	mov	r0, r3
 800296e:	f000 fcaf 	bl	80032d0 <MENU_Draw>
                break;
 8002972:	e008      	b.n	8002986 <main+0x2ba>
            case UI_PEAKS:
                /* 从 Top4 返回频谱（也可改成循环切换） */
                ui.state = UI_SPECTRUM;
 8002974:	2302      	movs	r3, #2
 8002976:	773b      	strb	r3, [r7, #28]
                MENU_Draw(&ui);
 8002978:	f107 031c 	add.w	r3, r7, #28
 800297c:	4618      	mov	r0, r3
 800297e:	f000 fca7 	bl	80032d0 <MENU_Draw>
                break;
 8002982:	e000      	b.n	8002986 <main+0x2ba>
            default: break;
 8002984:	bf00      	nop
        }
    }

    if (e_back == K_EVT_SHORT || e_back == K_EVT_FALLING){   // BACK：返回上级
 8002986:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800298a:	2b03      	cmp	r3, #3
 800298c:	d003      	beq.n	8002996 <main+0x2ca>
 800298e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002992:	2b02      	cmp	r3, #2
 8002994:	d13b      	bne.n	8002a0e <main+0x342>
        switch (ui.state){
 8002996:	7f3b      	ldrb	r3, [r7, #28]
 8002998:	2b03      	cmp	r3, #3
 800299a:	d837      	bhi.n	8002a0c <main+0x340>
 800299c:	a201      	add	r2, pc, #4	@ (adr r2, 80029a4 <main+0x2d8>)
 800299e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029a2:	bf00      	nop
 80029a4:	08002a0d 	.word	0x08002a0d
 80029a8:	080029b5 	.word	0x080029b5
 80029ac:	080029c9 	.word	0x080029c9
 80029b0:	080029dd 	.word	0x080029dd
            case UI_HOME:      /* 顶层无上级 */ break;
            case UI_WAVE_MENU: ui.state = UI_HOME; ui.sel = 0; MENU_Draw(&ui); break;
 80029b4:	2300      	movs	r3, #0
 80029b6:	773b      	strb	r3, [r7, #28]
 80029b8:	2300      	movs	r3, #0
 80029ba:	777b      	strb	r3, [r7, #29]
 80029bc:	f107 031c 	add.w	r3, r7, #28
 80029c0:	4618      	mov	r0, r3
 80029c2:	f000 fc85 	bl	80032d0 <MENU_Draw>
 80029c6:	e022      	b.n	8002a0e <main+0x342>
            case UI_SPECTRUM:  ui.state = UI_HOME; ui.sel = 1; MENU_Draw(&ui); break;
 80029c8:	2300      	movs	r3, #0
 80029ca:	773b      	strb	r3, [r7, #28]
 80029cc:	2301      	movs	r3, #1
 80029ce:	777b      	strb	r3, [r7, #29]
 80029d0:	f107 031c 	add.w	r3, r7, #28
 80029d4:	4618      	mov	r0, r3
 80029d6:	f000 fc7b 	bl	80032d0 <MENU_Draw>
 80029da:	e018      	b.n	8002a0e <main+0x342>
            case UI_PEAKS:     ui.state = UI_SPECTRUM; MENU_Draw(&ui); break;
 80029dc:	2302      	movs	r3, #2
 80029de:	773b      	strb	r3, [r7, #28]
 80029e0:	f107 031c 	add.w	r3, r7, #28
 80029e4:	4618      	mov	r0, r3
 80029e6:	f000 fc73 	bl	80032d0 <MENU_Draw>
 80029ea:	e010      	b.n	8002a0e <main+0x342>
 80029ec:	58024400 	.word	0x58024400
 80029f0:	461c4000 	.word	0x461c4000
 80029f4:	24000008 	.word	0x24000008
 80029f8:	2400000c 	.word	0x2400000c
 80029fc:	24005234 	.word	0x24005234
 8002a00:	42c80000 	.word	0x42c80000
 8002a04:	469c4000 	.word	0x469c4000
 8002a08:	55555556 	.word	0x55555556
            default: break;
 8002a0c:	bf00      	nop
        }
    }

    if (e_ok == K_EVT_SHORT || e_ok == K_EVT_FALLING){       // OK：确认
 8002a0e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002a12:	2b03      	cmp	r3, #3
 8002a14:	d003      	beq.n	8002a1e <main+0x352>
 8002a16:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002a1a:	2b02      	cmp	r3, #2
 8002a1c:	d169      	bne.n	8002af2 <main+0x426>
        switch (ui.state){
 8002a1e:	7f3b      	ldrb	r3, [r7, #28]
 8002a20:	2b03      	cmp	r3, #3
 8002a22:	d865      	bhi.n	8002af0 <main+0x424>
 8002a24:	a201      	add	r2, pc, #4	@ (adr r2, 8002a2c <main+0x360>)
 8002a26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a2a:	bf00      	nop
 8002a2c:	08002a3d 	.word	0x08002a3d
 8002a30:	08002a67 	.word	0x08002a67
 8002a34:	08002ad1 	.word	0x08002ad1
 8002a38:	08002ae1 	.word	0x08002ae1
            case UI_HOME:
                if (ui.sel==0){           // 进入波形菜单（四级）
 8002a3c:	7f7b      	ldrb	r3, [r7, #29]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d109      	bne.n	8002a56 <main+0x38a>
                    ui.state = UI_WAVE_MENU; ui.sel = 0; MENU_Draw(&ui);
 8002a42:	2301      	movs	r3, #1
 8002a44:	773b      	strb	r3, [r7, #28]
 8002a46:	2300      	movs	r3, #0
 8002a48:	777b      	strb	r3, [r7, #29]
 8002a4a:	f107 031c 	add.w	r3, r7, #28
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f000 fc3e 	bl	80032d0 <MENU_Draw>
                }else{                    // 进入频谱界面（三级）
                    ui.state = UI_SPECTRUM; MENU_Draw(&ui);
                }
                break;
 8002a54:	e04d      	b.n	8002af2 <main+0x426>
                    ui.state = UI_SPECTRUM; MENU_Draw(&ui);
 8002a56:	2302      	movs	r3, #2
 8002a58:	773b      	strb	r3, [r7, #28]
 8002a5a:	f107 031c 	add.w	r3, r7, #28
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f000 fc36 	bl	80032d0 <MENU_Draw>
                break;
 8002a64:	e045      	b.n	8002af2 <main+0x426>

            case UI_WAVE_MENU: {          // 选择波形并立即生效
                wave_t w = (ui.sel==0)? W_TRI : (ui.sel==1)? W_SQUARE : W_SINE;
 8002a66:	7f7b      	ldrb	r3, [r7, #29]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d006      	beq.n	8002a7a <main+0x3ae>
 8002a6c:	7f7b      	ldrb	r3, [r7, #29]
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	bf0c      	ite	eq
 8002a72:	2301      	moveq	r3, #1
 8002a74:	2300      	movne	r3, #0
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	e000      	b.n	8002a7c <main+0x3b0>
 8002a7a:	2302      	movs	r3, #2
 8002a7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                s_wave = w;
 8002a80:	4a38      	ldr	r2, [pc, #224]	@ (8002b64 <main+0x498>)
 8002a82:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002a86:	7013      	strb	r3, [r2, #0]
                GEN_Update(s_fout, s_amp, s_wave);
 8002a88:	4b37      	ldr	r3, [pc, #220]	@ (8002b68 <main+0x49c>)
 8002a8a:	edd3 7a00 	vldr	s15, [r3]
 8002a8e:	4b37      	ldr	r3, [pc, #220]	@ (8002b6c <main+0x4a0>)
 8002a90:	ed93 7a00 	vldr	s14, [r3]
 8002a94:	4b33      	ldr	r3, [pc, #204]	@ (8002b64 <main+0x498>)
 8002a96:	781b      	ldrb	r3, [r3, #0]
 8002a98:	4618      	mov	r0, r3
 8002a9a:	eef0 0a47 	vmov.f32	s1, s14
 8002a9e:	eeb0 0a67 	vmov.f32	s0, s15
 8002aa2:	f7ff fb1f 	bl	80020e4 <GEN_Update>
                MENU_SetGenParams(s_fout, s_amp, s_wave);
 8002aa6:	4b30      	ldr	r3, [pc, #192]	@ (8002b68 <main+0x49c>)
 8002aa8:	edd3 7a00 	vldr	s15, [r3]
 8002aac:	4b2f      	ldr	r3, [pc, #188]	@ (8002b6c <main+0x4a0>)
 8002aae:	ed93 7a00 	vldr	s14, [r3]
 8002ab2:	4b2c      	ldr	r3, [pc, #176]	@ (8002b64 <main+0x498>)
 8002ab4:	781b      	ldrb	r3, [r3, #0]
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	eef0 0a47 	vmov.f32	s1, s14
 8002abc:	eeb0 0a67 	vmov.f32	s0, s15
 8002ac0:	f000 f9ce 	bl	8002e60 <MENU_SetGenParams>
                /* 生成波形后仍停留在波形菜单，或返回首页均可。这里选择停留，便于继续调整。 */
                MENU_Draw(&ui);
 8002ac4:	f107 031c 	add.w	r3, r7, #28
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f000 fc01 	bl	80032d0 <MENU_Draw>
            } break;
 8002ace:	e010      	b.n	8002af2 <main+0x426>

            case UI_SPECTRUM:
                /* 在频谱界面按 OK：切换到 Top4 峰值 */
                ui.state = UI_PEAKS; MENU_Draw(&ui);
 8002ad0:	2303      	movs	r3, #3
 8002ad2:	773b      	strb	r3, [r7, #28]
 8002ad4:	f107 031c 	add.w	r3, r7, #28
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f000 fbf9 	bl	80032d0 <MENU_Draw>
                break;
 8002ade:	e008      	b.n	8002af2 <main+0x426>

            case UI_PEAKS:
                /* 在 Top4 界面按 OK：返回频谱 */
                ui.state = UI_SPECTRUM; MENU_Draw(&ui);
 8002ae0:	2302      	movs	r3, #2
 8002ae2:	773b      	strb	r3, [r7, #28]
 8002ae4:	f107 031c 	add.w	r3, r7, #28
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f000 fbf1 	bl	80032d0 <MENU_Draw>
                break;
 8002aee:	e000      	b.n	8002af2 <main+0x426>

            default: break;
 8002af0:	bf00      	nop
        }
    }

    /* ====== 采样 → FFT → 频谱图（仅在 UI_SPECTRUM 时绘“图像”） ====== */
    uint8_t which;
    if (CAP_FetchAndClearProcessFlag(&which)) {
 8002af2:	f107 030b 	add.w	r3, r7, #11
 8002af6:	4618      	mov	r0, r3
 8002af8:	f7fe ffa0 	bl	8001a3c <CAP_FetchAndClearProcessFlag>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	f43f ae61 	beq.w	80027c6 <main+0xfa>
    	const uint16_t *cur = (which == 0) ? half0 : half1;
 8002b04:	7afb      	ldrb	r3, [r7, #11]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d101      	bne.n	8002b0e <main+0x442>
 8002b0a:	69bb      	ldr	r3, [r7, #24]
 8002b0c:	e000      	b.n	8002b10 <main+0x444>
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	627b      	str	r3, [r7, #36]	@ 0x24

    	    /* 用 TIM6 的实际分频计算出真实采样率 */
    	    float fs_real = get_fs_real_from_tim6();
 8002b12:	f7ff fda5 	bl	8002660 <get_fs_real_from_tim6>
 8002b16:	ed87 0a08 	vstr	s0, [r7, #32]

    	    float peak_hz = 0.f;
 8002b1a:	f04f 0300 	mov.w	r3, #0
 8002b1e:	607b      	str	r3, [r7, #4]
    	    DSP_Process_Block_u16_to_db(cur, APP_FFT_SIZE, fs_real, g_mag_db, &peak_hz);  // ← 传 fs_real
 8002b20:	1d3b      	adds	r3, r7, #4
 8002b22:	4a13      	ldr	r2, [pc, #76]	@ (8002b70 <main+0x4a4>)
 8002b24:	ed97 0a08 	vldr	s0, [r7, #32]
 8002b28:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002b2c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002b2e:	f7ff f8cb 	bl	8001cc8 <DSP_Process_Block_u16_to_db>

    	    /* 频谱绘制/菜单峰值页也用同一 fs */
    	    MENU_UpdateSpectrum(g_mag_db, APP_FFT_SIZE/2, fs_real);
 8002b32:	ed97 0a08 	vldr	s0, [r7, #32]
 8002b36:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002b3a:	480d      	ldr	r0, [pc, #52]	@ (8002b70 <main+0x4a4>)
 8002b3c:	f000 f9ae 	bl	8002e9c <MENU_UpdateSpectrum>
    	    if (ui.state == UI_SPECTRUM) {
 8002b40:	7f3b      	ldrb	r3, [r7, #28]
 8002b42:	2b02      	cmp	r3, #2
 8002b44:	f47f ae3f 	bne.w	80027c6 <main+0xfa>
    	        VIZ_Draw_Frame(cur, half_len, g_mag_db, peak_hz, fs_real);
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b4e:	edd7 0a08 	vldr	s1, [r7, #32]
 8002b52:	eeb0 0a67 	vmov.f32	s0, s15
 8002b56:	4a06      	ldr	r2, [pc, #24]	@ (8002b70 <main+0x4a4>)
 8002b58:	4619      	mov	r1, r3
 8002b5a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002b5c:	f000 fea6 	bl	80038ac <VIZ_Draw_Frame>
  {
 8002b60:	e631      	b.n	80027c6 <main+0xfa>
 8002b62:	bf00      	nop
 8002b64:	24005234 	.word	0x24005234
 8002b68:	24000008 	.word	0x24000008
 8002b6c:	2400000c 	.word	0x2400000c
 8002b70:	24004a34 	.word	0x24004a34

08002b74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b09c      	sub	sp, #112	@ 0x70
 8002b78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b7e:	224c      	movs	r2, #76	@ 0x4c
 8002b80:	2100      	movs	r1, #0
 8002b82:	4618      	mov	r0, r3
 8002b84:	f00e fb29 	bl	80111da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b88:	1d3b      	adds	r3, r7, #4
 8002b8a:	2220      	movs	r2, #32
 8002b8c:	2100      	movs	r1, #0
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f00e fb23 	bl	80111da <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8002b94:	2004      	movs	r0, #4
 8002b96:	f005 fe5b 	bl	8008850 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	603b      	str	r3, [r7, #0]
 8002b9e:	4b31      	ldr	r3, [pc, #196]	@ (8002c64 <SystemClock_Config+0xf0>)
 8002ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ba2:	4a30      	ldr	r2, [pc, #192]	@ (8002c64 <SystemClock_Config+0xf0>)
 8002ba4:	f023 0301 	bic.w	r3, r3, #1
 8002ba8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8002baa:	4b2e      	ldr	r3, [pc, #184]	@ (8002c64 <SystemClock_Config+0xf0>)
 8002bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bae:	f003 0301 	and.w	r3, r3, #1
 8002bb2:	603b      	str	r3, [r7, #0]
 8002bb4:	4b2c      	ldr	r3, [pc, #176]	@ (8002c68 <SystemClock_Config+0xf4>)
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002bbc:	4a2a      	ldr	r2, [pc, #168]	@ (8002c68 <SystemClock_Config+0xf4>)
 8002bbe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002bc2:	6193      	str	r3, [r2, #24]
 8002bc4:	4b28      	ldr	r3, [pc, #160]	@ (8002c68 <SystemClock_Config+0xf4>)
 8002bc6:	699b      	ldr	r3, [r3, #24]
 8002bc8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002bcc:	603b      	str	r3, [r7, #0]
 8002bce:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002bd0:	bf00      	nop
 8002bd2:	4b25      	ldr	r3, [pc, #148]	@ (8002c68 <SystemClock_Config+0xf4>)
 8002bd4:	699b      	ldr	r3, [r3, #24]
 8002bd6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002bda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002bde:	d1f8      	bne.n	8002bd2 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002be0:	2301      	movs	r3, #1
 8002be2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002be4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002be8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002bea:	2302      	movs	r3, #2
 8002bec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002bee:	2302      	movs	r3, #2
 8002bf0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8002bf2:	2305      	movs	r3, #5
 8002bf4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 96;
 8002bf6:	2360      	movs	r3, #96	@ 0x60
 8002bf8:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002bfe:	2302      	movs	r3, #2
 8002c00:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002c02:	2302      	movs	r3, #2
 8002c04:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8002c06:	2308      	movs	r3, #8
 8002c08:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c16:	4618      	mov	r0, r3
 8002c18:	f005 fe74 	bl	8008904 <HAL_RCC_OscConfig>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d001      	beq.n	8002c26 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8002c22:	f000 f917 	bl	8002e54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c26:	233f      	movs	r3, #63	@ 0x3f
 8002c28:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8002c32:	2308      	movs	r3, #8
 8002c34:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8002c36:	2300      	movs	r3, #0
 8002c38:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8002c42:	2300      	movs	r3, #0
 8002c44:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002c46:	1d3b      	adds	r3, r7, #4
 8002c48:	2102      	movs	r1, #2
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f006 fab4 	bl	80091b8 <HAL_RCC_ClockConfig>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d001      	beq.n	8002c5a <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8002c56:	f000 f8fd 	bl	8002e54 <Error_Handler>
  }
}
 8002c5a:	bf00      	nop
 8002c5c:	3770      	adds	r7, #112	@ 0x70
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	58000400 	.word	0x58000400
 8002c68:	58024800 	.word	0x58024800

08002c6c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b0b0      	sub	sp, #192	@ 0xc0
 8002c70:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002c72:	463b      	mov	r3, r7
 8002c74:	22c0      	movs	r2, #192	@ 0xc0
 8002c76:	2100      	movs	r1, #0
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f00e faae 	bl	80111da <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USART3;
 8002c7e:	4a13      	ldr	r2, [pc, #76]	@ (8002ccc <PeriphCommonClock_Config+0x60>)
 8002c80:	f04f 0300 	mov.w	r3, #0
 8002c84:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8002c88:	2302      	movs	r3, #2
 8002c8a:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 12;
 8002c8c:	230c      	movs	r3, #12
 8002c8e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8002c90:	2302      	movs	r3, #2
 8002c92:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8002c94:	2302      	movs	r3, #2
 8002c96:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8002c98:	2302      	movs	r3, #2
 8002c9a:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8002c9c:	23c0      	movs	r3, #192	@ 0xc0
 8002c9e:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8002ca0:	2320      	movs	r3, #32
 8002ca2:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_PLL2;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	67bb      	str	r3, [r7, #120]	@ 0x78
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8002cac:	2300      	movs	r3, #0
 8002cae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002cb2:	463b      	mov	r3, r7
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f006 fe0b 	bl	80098d0 <HAL_RCCEx_PeriphCLKConfig>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d001      	beq.n	8002cc4 <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 8002cc0:	f000 f8c8 	bl	8002e54 <Error_Handler>
  }
}
 8002cc4:	bf00      	nop
 8002cc6:	37c0      	adds	r7, #192	@ 0xc0
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	00080002 	.word	0x00080002

08002cd0 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b088      	sub	sp, #32
 8002cd4:	af00      	add	r7, sp, #0
	MPU_Region_InitTypeDef r;

	  HAL_MPU_Disable();
 8002cd6:	f002 fb3f 	bl	8005358 <HAL_MPU_Disable>

	  /* Region 1: D1 AXI SRAM (0x24000000, 512KB) - Cacheable, Write-Back, Non-shareable */
	  r.Enable           = MPU_REGION_ENABLE;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	713b      	strb	r3, [r7, #4]
	  r.Number           = MPU_REGION_NUMBER1;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	717b      	strb	r3, [r7, #5]
	  r.BaseAddress      = 0x24000000;
 8002ce2:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 8002ce6:	60bb      	str	r3, [r7, #8]
	  r.Size             = MPU_REGION_SIZE_512KB;
 8002ce8:	2312      	movs	r3, #18
 8002cea:	733b      	strb	r3, [r7, #12]
	  r.SubRegionDisable = 0x00;
 8002cec:	2300      	movs	r3, #0
 8002cee:	737b      	strb	r3, [r7, #13]
	  r.TypeExtField     = MPU_TEX_LEVEL1;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	73bb      	strb	r3, [r7, #14]
	  r.AccessPermission = MPU_REGION_FULL_ACCESS;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	73fb      	strb	r3, [r7, #15]
	  r.DisableExec      = MPU_INSTRUCTION_ACCESS_ENABLE;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	743b      	strb	r3, [r7, #16]
	  r.IsShareable      = MPU_ACCESS_NOT_SHAREABLE;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	747b      	strb	r3, [r7, #17]
	  r.IsCacheable      = MPU_ACCESS_CACHEABLE;
 8002d00:	2301      	movs	r3, #1
 8002d02:	74bb      	strb	r3, [r7, #18]
	  r.IsBufferable     = MPU_ACCESS_BUFFERABLE;
 8002d04:	2301      	movs	r3, #1
 8002d06:	74fb      	strb	r3, [r7, #19]
	  HAL_MPU_ConfigRegion(&r);
 8002d08:	1d3b      	adds	r3, r7, #4
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f002 fb5c 	bl	80053c8 <HAL_MPU_ConfigRegion>

	  /* Region 2: D2 SRAM1/2 (0x30000000, 256KB) - Non-Cacheable, Shareable  —— 给 DMA 缓冲 */
	  r.Enable           = MPU_REGION_ENABLE;
 8002d10:	2301      	movs	r3, #1
 8002d12:	713b      	strb	r3, [r7, #4]
	  r.Number           = MPU_REGION_NUMBER2;
 8002d14:	2302      	movs	r3, #2
 8002d16:	717b      	strb	r3, [r7, #5]
	  r.BaseAddress      = 0x30000000;
 8002d18:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8002d1c:	60bb      	str	r3, [r7, #8]
	  r.Size             = MPU_REGION_SIZE_256KB;   // 覆盖 SRAM1+SRAM2
 8002d1e:	2311      	movs	r3, #17
 8002d20:	733b      	strb	r3, [r7, #12]
	  r.SubRegionDisable = 0x00;
 8002d22:	2300      	movs	r3, #0
 8002d24:	737b      	strb	r3, [r7, #13]
	  r.TypeExtField     = MPU_TEX_LEVEL0;
 8002d26:	2300      	movs	r3, #0
 8002d28:	73bb      	strb	r3, [r7, #14]
	  r.AccessPermission = MPU_REGION_FULL_ACCESS;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	73fb      	strb	r3, [r7, #15]
	  r.DisableExec      = MPU_INSTRUCTION_ACCESS_ENABLE;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	743b      	strb	r3, [r7, #16]
	  r.IsShareable      = MPU_ACCESS_SHAREABLE;
 8002d32:	2301      	movs	r3, #1
 8002d34:	747b      	strb	r3, [r7, #17]
	  r.IsCacheable      = MPU_ACCESS_NOT_CACHEABLE;
 8002d36:	2300      	movs	r3, #0
 8002d38:	74bb      	strb	r3, [r7, #18]
	  r.IsBufferable     = MPU_ACCESS_NOT_BUFFERABLE;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	74fb      	strb	r3, [r7, #19]
	  HAL_MPU_ConfigRegion(&r);
 8002d3e:	1d3b      	adds	r3, r7, #4
 8002d40:	4618      	mov	r0, r3
 8002d42:	f002 fb41 	bl	80053c8 <HAL_MPU_ConfigRegion>

	  /* (可选) Region 3: D3 SRAM4 (0x38000000, 64KB) - Cacheable */
	  r.Enable           = MPU_REGION_ENABLE;
 8002d46:	2301      	movs	r3, #1
 8002d48:	713b      	strb	r3, [r7, #4]
	  r.Number           = MPU_REGION_NUMBER3;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	717b      	strb	r3, [r7, #5]
	  r.BaseAddress      = 0x38000000;
 8002d4e:	f04f 5360 	mov.w	r3, #939524096	@ 0x38000000
 8002d52:	60bb      	str	r3, [r7, #8]
	  r.Size             = MPU_REGION_SIZE_64KB;
 8002d54:	230f      	movs	r3, #15
 8002d56:	733b      	strb	r3, [r7, #12]
	  r.SubRegionDisable = 0x00;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	737b      	strb	r3, [r7, #13]
	  r.TypeExtField     = MPU_TEX_LEVEL1;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	73bb      	strb	r3, [r7, #14]
	  r.AccessPermission = MPU_REGION_FULL_ACCESS;
 8002d60:	2303      	movs	r3, #3
 8002d62:	73fb      	strb	r3, [r7, #15]
	  r.DisableExec      = MPU_INSTRUCTION_ACCESS_ENABLE;
 8002d64:	2300      	movs	r3, #0
 8002d66:	743b      	strb	r3, [r7, #16]
	  r.IsShareable      = MPU_ACCESS_NOT_SHAREABLE;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	747b      	strb	r3, [r7, #17]
	  r.IsCacheable      = MPU_ACCESS_CACHEABLE;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	74bb      	strb	r3, [r7, #18]
	  r.IsBufferable     = MPU_ACCESS_BUFFERABLE;
 8002d70:	2301      	movs	r3, #1
 8002d72:	74fb      	strb	r3, [r7, #19]
	  HAL_MPU_ConfigRegion(&r);
 8002d74:	1d3b      	adds	r3, r7, #4
 8002d76:	4618      	mov	r0, r3
 8002d78:	f002 fb26 	bl	80053c8 <HAL_MPU_ConfigRegion>

	  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002d7c:	2004      	movs	r0, #4
 8002d7e:	f002 fb03 	bl	8005388 <HAL_MPU_Enable>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8002d82:	4b33      	ldr	r3, [pc, #204]	@ (8002e50 <MPU_Config+0x180>)
 8002d84:	695b      	ldr	r3, [r3, #20]
 8002d86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d11b      	bne.n	8002dc6 <MPU_Config+0xf6>
  __ASM volatile ("dsb 0xF":::"memory");
 8002d8e:	f3bf 8f4f 	dsb	sy
}
 8002d92:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002d94:	f3bf 8f6f 	isb	sy
}
 8002d98:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8002d9a:	4b2d      	ldr	r3, [pc, #180]	@ (8002e50 <MPU_Config+0x180>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8002da2:	f3bf 8f4f 	dsb	sy
}
 8002da6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002da8:	f3bf 8f6f 	isb	sy
}
 8002dac:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8002dae:	4b28      	ldr	r3, [pc, #160]	@ (8002e50 <MPU_Config+0x180>)
 8002db0:	695b      	ldr	r3, [r3, #20]
 8002db2:	4a27      	ldr	r2, [pc, #156]	@ (8002e50 <MPU_Config+0x180>)
 8002db4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002db8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002dba:	f3bf 8f4f 	dsb	sy
}
 8002dbe:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002dc0:	f3bf 8f6f 	isb	sy
}
 8002dc4:	e000      	b.n	8002dc8 <MPU_Config+0xf8>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8002dc6:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8002dc8:	4b21      	ldr	r3, [pc, #132]	@ (8002e50 <MPU_Config+0x180>)
 8002dca:	695b      	ldr	r3, [r3, #20]
 8002dcc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d138      	bne.n	8002e46 <MPU_Config+0x176>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8002dd4:	4b1e      	ldr	r3, [pc, #120]	@ (8002e50 <MPU_Config+0x180>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8002ddc:	f3bf 8f4f 	dsb	sy
}
 8002de0:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 8002de2:	4b1b      	ldr	r3, [pc, #108]	@ (8002e50 <MPU_Config+0x180>)
 8002de4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002de8:	61fb      	str	r3, [r7, #28]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	0b5b      	lsrs	r3, r3, #13
 8002dee:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002df2:	61bb      	str	r3, [r7, #24]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8002df4:	69fb      	ldr	r3, [r7, #28]
 8002df6:	08db      	lsrs	r3, r3, #3
 8002df8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002dfc:	617b      	str	r3, [r7, #20]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002dfe:	69bb      	ldr	r3, [r7, #24]
 8002e00:	015a      	lsls	r2, r3, #5
 8002e02:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8002e06:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8002e08:	697a      	ldr	r2, [r7, #20]
 8002e0a:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002e0c:	4910      	ldr	r1, [pc, #64]	@ (8002e50 <MPU_Config+0x180>)
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	1e5a      	subs	r2, r3, #1
 8002e18:	617a      	str	r2, [r7, #20]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d1ef      	bne.n	8002dfe <MPU_Config+0x12e>
    } while(sets-- != 0U);
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	1e5a      	subs	r2, r3, #1
 8002e22:	61ba      	str	r2, [r7, #24]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d1e5      	bne.n	8002df4 <MPU_Config+0x124>
  __ASM volatile ("dsb 0xF":::"memory");
 8002e28:	f3bf 8f4f 	dsb	sy
}
 8002e2c:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8002e2e:	4b08      	ldr	r3, [pc, #32]	@ (8002e50 <MPU_Config+0x180>)
 8002e30:	695b      	ldr	r3, [r3, #20]
 8002e32:	4a07      	ldr	r2, [pc, #28]	@ (8002e50 <MPU_Config+0x180>)
 8002e34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e38:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002e3a:	f3bf 8f4f 	dsb	sy
}
 8002e3e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002e40:	f3bf 8f6f 	isb	sy
}
 8002e44:	e000      	b.n	8002e48 <MPU_Config+0x178>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8002e46:	bf00      	nop

	  /* 建议：紧接着开启 Cache（若你工程中未开） */
	  SCB_EnableICache();
	  SCB_EnableDCache();
}
 8002e48:	bf00      	nop
 8002e4a:	3720      	adds	r7, #32
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	e000ed00 	.word	0xe000ed00

08002e54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e54:	b480      	push	{r7}
 8002e56:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002e58:	b672      	cpsid	i
}
 8002e5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e5c:	bf00      	nop
 8002e5e:	e7fd      	b.n	8002e5c <Error_Handler+0x8>

08002e60 <MENU_SetGenParams>:
/* 频谱缓存（用于 UI_PEAKS 找前 4 峰） */
static const float* s_mag_db = NULL;
static int   s_bins = 0;
static float s_fs   = APP_ADC_FS_HZ;

void MENU_SetGenParams(float f, float a, wave_t w){ s_fout=f; s_amp=a; s_wave=w; }
 8002e60:	b480      	push	{r7}
 8002e62:	b085      	sub	sp, #20
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	ed87 0a03 	vstr	s0, [r7, #12]
 8002e6a:	edc7 0a02 	vstr	s1, [r7, #8]
 8002e6e:	4603      	mov	r3, r0
 8002e70:	71fb      	strb	r3, [r7, #7]
 8002e72:	4a07      	ldr	r2, [pc, #28]	@ (8002e90 <MENU_SetGenParams+0x30>)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6013      	str	r3, [r2, #0]
 8002e78:	4a06      	ldr	r2, [pc, #24]	@ (8002e94 <MENU_SetGenParams+0x34>)
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	6013      	str	r3, [r2, #0]
 8002e7e:	4a06      	ldr	r2, [pc, #24]	@ (8002e98 <MENU_SetGenParams+0x38>)
 8002e80:	79fb      	ldrb	r3, [r7, #7]
 8002e82:	7013      	strb	r3, [r2, #0]
 8002e84:	bf00      	nop
 8002e86:	3714      	adds	r7, #20
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr
 8002e90:	24000010 	.word	0x24000010
 8002e94:	24000014 	.word	0x24000014
 8002e98:	24005235 	.word	0x24005235

08002e9c <MENU_UpdateSpectrum>:
void MENU_GetGenParams(float* f, float* a, wave_t* w){ if(f)*f=s_fout; if(a)*a=s_amp; if(w)*w=s_wave; }
void MENU_UpdateSpectrum(const float* mag_db, int nfft2, float fs_hz){
 8002e9c:	b480      	push	{r7}
 8002e9e:	b085      	sub	sp, #20
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	60f8      	str	r0, [r7, #12]
 8002ea4:	60b9      	str	r1, [r7, #8]
 8002ea6:	ed87 0a01 	vstr	s0, [r7, #4]
    s_mag_db = mag_db; s_bins = nfft2; s_fs=fs_hz;
 8002eaa:	4a07      	ldr	r2, [pc, #28]	@ (8002ec8 <MENU_UpdateSpectrum+0x2c>)
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6013      	str	r3, [r2, #0]
 8002eb0:	4a06      	ldr	r2, [pc, #24]	@ (8002ecc <MENU_UpdateSpectrum+0x30>)
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	6013      	str	r3, [r2, #0]
 8002eb6:	4a06      	ldr	r2, [pc, #24]	@ (8002ed0 <MENU_UpdateSpectrum+0x34>)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6013      	str	r3, [r2, #0]
}
 8002ebc:	bf00      	nop
 8002ebe:	3714      	adds	r7, #20
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr
 8002ec8:	24005238 	.word	0x24005238
 8002ecc:	2400523c 	.word	0x2400523c
 8002ed0:	24000018 	.word	0x24000018

08002ed4 <draw_item>:

/* 小工具：画一行文本（可高亮） */
static void draw_item(int y, const char* text, uint8_t selected){
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b084      	sub	sp, #16
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	60f8      	str	r0, [r7, #12]
 8002edc:	60b9      	str	r1, [r7, #8]
 8002ede:	4613      	mov	r3, r2
 8002ee0:	71fb      	strb	r3, [r7, #7]
    if (selected){
 8002ee2:	79fb      	ldrb	r3, [r7, #7]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d023      	beq.n	8002f30 <draw_item+0x5c>
#if HAVE_OLED_INVERT
        OLED_InvertArea(0, y, 128, 12);
        OLED_ShowString(8, y, text, OLED_6X8);
#else
        /* 用高亮条 + 箭头模拟反色 */
        OLED_ClearArea(0, y, 128, 12);         // 清一次防重影
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	b219      	sxth	r1, r3
 8002eec:	230c      	movs	r3, #12
 8002eee:	2280      	movs	r2, #128	@ 0x80
 8002ef0:	2000      	movs	r0, #0
 8002ef2:	f7fd ffef 	bl	8000ed4 <OLED_ClearArea>
        OLED_DrawLine(0, y+11, 127, y+11);     // 下划线
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	b29b      	uxth	r3, r3
 8002efa:	330b      	adds	r3, #11
 8002efc:	b29b      	uxth	r3, r3
 8002efe:	b219      	sxth	r1, r3
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	b29b      	uxth	r3, r3
 8002f04:	330b      	adds	r3, #11
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	b21b      	sxth	r3, r3
 8002f0a:	227f      	movs	r2, #127	@ 0x7f
 8002f0c:	2000      	movs	r0, #0
 8002f0e:	f7fe f9f3 	bl	80012f8 <OLED_DrawLine>
        OLED_ShowString(0, y, ">", OLED_6X8);  // 箭头
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	b219      	sxth	r1, r3
 8002f16:	2306      	movs	r3, #6
 8002f18:	4a0e      	ldr	r2, [pc, #56]	@ (8002f54 <draw_item+0x80>)
 8002f1a:	2000      	movs	r0, #0
 8002f1c:	f7fe f88e 	bl	800103c <OLED_ShowString>
        OLED_ShowString(8, y, text, OLED_6X8);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	b219      	sxth	r1, r3
 8002f24:	2306      	movs	r3, #6
 8002f26:	68ba      	ldr	r2, [r7, #8]
 8002f28:	2008      	movs	r0, #8
 8002f2a:	f7fe f887 	bl	800103c <OLED_ShowString>
#endif
    }else{
        OLED_ClearArea(0, y, 128, 12);
        OLED_ShowString(8, y, text, OLED_6X8);
    }
}
 8002f2e:	e00d      	b.n	8002f4c <draw_item+0x78>
        OLED_ClearArea(0, y, 128, 12);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	b219      	sxth	r1, r3
 8002f34:	230c      	movs	r3, #12
 8002f36:	2280      	movs	r2, #128	@ 0x80
 8002f38:	2000      	movs	r0, #0
 8002f3a:	f7fd ffcb 	bl	8000ed4 <OLED_ClearArea>
        OLED_ShowString(8, y, text, OLED_6X8);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	b219      	sxth	r1, r3
 8002f42:	2306      	movs	r3, #6
 8002f44:	68ba      	ldr	r2, [r7, #8]
 8002f46:	2008      	movs	r0, #8
 8002f48:	f7fe f878 	bl	800103c <OLED_ShowString>
}
 8002f4c:	bf00      	nop
 8002f4e:	3710      	adds	r7, #16
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	08013678 	.word	0x08013678

08002f58 <draw_home>:

/* 一级：首页 */
static void draw_home(uint8_t sel){
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b08a      	sub	sp, #40	@ 0x28
 8002f5c:	af02      	add	r7, sp, #8
 8002f5e:	4603      	mov	r3, r0
 8002f60:	71fb      	strb	r3, [r7, #7]
    OLED_Clear();
 8002f62:	f7fd ff8f 	bl	8000e84 <OLED_Clear>
    OLED_ShowString(0, 0, "== Main Menu ==", OLED_6X8);
 8002f66:	2306      	movs	r3, #6
 8002f68:	4a2c      	ldr	r2, [pc, #176]	@ (800301c <draw_home+0xc4>)
 8002f6a:	2100      	movs	r1, #0
 8002f6c:	2000      	movs	r0, #0
 8002f6e:	f7fe f865 	bl	800103c <OLED_ShowString>
    draw_item(16, "1) Wave Generation",  sel==0);
 8002f72:	79fb      	ldrb	r3, [r7, #7]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	bf0c      	ite	eq
 8002f78:	2301      	moveq	r3, #1
 8002f7a:	2300      	movne	r3, #0
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	461a      	mov	r2, r3
 8002f80:	4927      	ldr	r1, [pc, #156]	@ (8003020 <draw_home+0xc8>)
 8002f82:	2010      	movs	r0, #16
 8002f84:	f7ff ffa6 	bl	8002ed4 <draw_item>
    draw_item(28, "2) Spectrum Analysis",sel==1);
 8002f88:	79fb      	ldrb	r3, [r7, #7]
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	bf0c      	ite	eq
 8002f8e:	2301      	moveq	r3, #1
 8002f90:	2300      	movne	r3, #0
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	461a      	mov	r2, r3
 8002f96:	4923      	ldr	r1, [pc, #140]	@ (8003024 <draw_home+0xcc>)
 8002f98:	201c      	movs	r0, #28
 8002f9a:	f7ff ff9b 	bl	8002ed4 <draw_item>

    /* 右上角显示当前发生器简况 */
    char buf[20];
    const char* wn = (s_wave==W_SINE)?"SINE":(s_wave==W_SQUARE)?"SQR":"TRI";
 8002f9e:	4b22      	ldr	r3, [pc, #136]	@ (8003028 <draw_home+0xd0>)
 8002fa0:	781b      	ldrb	r3, [r3, #0]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d007      	beq.n	8002fb6 <draw_home+0x5e>
 8002fa6:	4b20      	ldr	r3, [pc, #128]	@ (8003028 <draw_home+0xd0>)
 8002fa8:	781b      	ldrb	r3, [r3, #0]
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d101      	bne.n	8002fb2 <draw_home+0x5a>
 8002fae:	4b1f      	ldr	r3, [pc, #124]	@ (800302c <draw_home+0xd4>)
 8002fb0:	e002      	b.n	8002fb8 <draw_home+0x60>
 8002fb2:	4b1f      	ldr	r3, [pc, #124]	@ (8003030 <draw_home+0xd8>)
 8002fb4:	e000      	b.n	8002fb8 <draw_home+0x60>
 8002fb6:	4b1f      	ldr	r3, [pc, #124]	@ (8003034 <draw_home+0xdc>)
 8002fb8:	61fb      	str	r3, [r7, #28]
    snprintf(buf,sizeof(buf),"%s %.1fV", wn, s_amp);
 8002fba:	4b1f      	ldr	r3, [pc, #124]	@ (8003038 <draw_home+0xe0>)
 8002fbc:	edd3 7a00 	vldr	s15, [r3]
 8002fc0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002fc4:	f107 0008 	add.w	r0, r7, #8
 8002fc8:	ed8d 7b00 	vstr	d7, [sp]
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	4a1b      	ldr	r2, [pc, #108]	@ (800303c <draw_home+0xe4>)
 8002fd0:	2114      	movs	r1, #20
 8002fd2:	f00e f889 	bl	80110e8 <sniprintf>
    OLED_ShowString(64, 0, buf, OLED_6X8);
 8002fd6:	f107 0208 	add.w	r2, r7, #8
 8002fda:	2306      	movs	r3, #6
 8002fdc:	2100      	movs	r1, #0
 8002fde:	2040      	movs	r0, #64	@ 0x40
 8002fe0:	f7fe f82c 	bl	800103c <OLED_ShowString>
    snprintf(buf,sizeof(buf),"%5.1fHz", s_fout);
 8002fe4:	4b16      	ldr	r3, [pc, #88]	@ (8003040 <draw_home+0xe8>)
 8002fe6:	edd3 7a00 	vldr	s15, [r3]
 8002fea:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002fee:	f107 0308 	add.w	r3, r7, #8
 8002ff2:	ed8d 7b00 	vstr	d7, [sp]
 8002ff6:	4a13      	ldr	r2, [pc, #76]	@ (8003044 <draw_home+0xec>)
 8002ff8:	2114      	movs	r1, #20
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f00e f874 	bl	80110e8 <sniprintf>
    OLED_ShowString(64, 8, buf, OLED_6X8);
 8003000:	f107 0208 	add.w	r2, r7, #8
 8003004:	2306      	movs	r3, #6
 8003006:	2108      	movs	r1, #8
 8003008:	2040      	movs	r0, #64	@ 0x40
 800300a:	f7fe f817 	bl	800103c <OLED_ShowString>

    OLED_Update();
 800300e:	f7fd feaf 	bl	8000d70 <OLED_Update>
}
 8003012:	bf00      	nop
 8003014:	3720      	adds	r7, #32
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	0801367c 	.word	0x0801367c
 8003020:	0801368c 	.word	0x0801368c
 8003024:	080136a0 	.word	0x080136a0
 8003028:	24005235 	.word	0x24005235
 800302c:	080136b8 	.word	0x080136b8
 8003030:	080136bc 	.word	0x080136bc
 8003034:	080136c0 	.word	0x080136c0
 8003038:	24000014 	.word	0x24000014
 800303c:	080136c8 	.word	0x080136c8
 8003040:	24000010 	.word	0x24000010
 8003044:	080136d4 	.word	0x080136d4

08003048 <draw_wave_menu>:

/* 四级：波形菜单（确认后立即生成） */
static void draw_wave_menu(uint8_t sel){
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
 800304e:	4603      	mov	r3, r0
 8003050:	71fb      	strb	r3, [r7, #7]
    OLED_Clear();
 8003052:	f7fd ff17 	bl	8000e84 <OLED_Clear>
    OLED_ShowString(0, 0, "== Wave Select ==", OLED_6X8);
 8003056:	2306      	movs	r3, #6
 8003058:	4a15      	ldr	r2, [pc, #84]	@ (80030b0 <draw_wave_menu+0x68>)
 800305a:	2100      	movs	r1, #0
 800305c:	2000      	movs	r0, #0
 800305e:	f7fd ffed 	bl	800103c <OLED_ShowString>
    draw_item(16, "Triangle", sel==0);
 8003062:	79fb      	ldrb	r3, [r7, #7]
 8003064:	2b00      	cmp	r3, #0
 8003066:	bf0c      	ite	eq
 8003068:	2301      	moveq	r3, #1
 800306a:	2300      	movne	r3, #0
 800306c:	b2db      	uxtb	r3, r3
 800306e:	461a      	mov	r2, r3
 8003070:	4910      	ldr	r1, [pc, #64]	@ (80030b4 <draw_wave_menu+0x6c>)
 8003072:	2010      	movs	r0, #16
 8003074:	f7ff ff2e 	bl	8002ed4 <draw_item>
    draw_item(28, "Square",   sel==1);
 8003078:	79fb      	ldrb	r3, [r7, #7]
 800307a:	2b01      	cmp	r3, #1
 800307c:	bf0c      	ite	eq
 800307e:	2301      	moveq	r3, #1
 8003080:	2300      	movne	r3, #0
 8003082:	b2db      	uxtb	r3, r3
 8003084:	461a      	mov	r2, r3
 8003086:	490c      	ldr	r1, [pc, #48]	@ (80030b8 <draw_wave_menu+0x70>)
 8003088:	201c      	movs	r0, #28
 800308a:	f7ff ff23 	bl	8002ed4 <draw_item>
    draw_item(40, "Sine",     sel==2);
 800308e:	79fb      	ldrb	r3, [r7, #7]
 8003090:	2b02      	cmp	r3, #2
 8003092:	bf0c      	ite	eq
 8003094:	2301      	moveq	r3, #1
 8003096:	2300      	movne	r3, #0
 8003098:	b2db      	uxtb	r3, r3
 800309a:	461a      	mov	r2, r3
 800309c:	4907      	ldr	r1, [pc, #28]	@ (80030bc <draw_wave_menu+0x74>)
 800309e:	2028      	movs	r0, #40	@ 0x28
 80030a0:	f7ff ff18 	bl	8002ed4 <draw_item>

    OLED_Update();
 80030a4:	f7fd fe64 	bl	8000d70 <OLED_Update>
}
 80030a8:	bf00      	nop
 80030aa:	3708      	adds	r7, #8
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	080136dc 	.word	0x080136dc
 80030b4:	080136f0 	.word	0x080136f0
 80030b8:	080136fc 	.word	0x080136fc
 80030bc:	08013704 	.word	0x08013704

080030c0 <draw_spectrum_ui>:

/* 三级：频谱界面（由主循环的 VIZ_Draw_Frame 渲染，此处仅给标题） */
static void draw_spectrum_ui(void){
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
    OLED_ClearArea(0, 0, 128, 12);
 80030c4:	230c      	movs	r3, #12
 80030c6:	2280      	movs	r2, #128	@ 0x80
 80030c8:	2100      	movs	r1, #0
 80030ca:	2000      	movs	r0, #0
 80030cc:	f7fd ff02 	bl	8000ed4 <OLED_ClearArea>
    OLED_ShowString(0, 0, "== Spectrum ==", OLED_6X8);
 80030d0:	2306      	movs	r3, #6
 80030d2:	4a06      	ldr	r2, [pc, #24]	@ (80030ec <draw_spectrum_ui+0x2c>)
 80030d4:	2100      	movs	r1, #0
 80030d6:	2000      	movs	r0, #0
 80030d8:	f7fd ffb0 	bl	800103c <OLED_ShowString>
    OLED_UpdateArea(0, 0, 128, 12);
 80030dc:	230c      	movs	r3, #12
 80030de:	2280      	movs	r2, #128	@ 0x80
 80030e0:	2100      	movs	r1, #0
 80030e2:	2000      	movs	r0, #0
 80030e4:	f7fd fe64 	bl	8000db0 <OLED_UpdateArea>
}
 80030e8:	bf00      	nop
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	0801370c 	.word	0x0801370c

080030f0 <draw_peaks_ui>:

/* 五级：Top4 峰值列表 */
static void draw_peaks_ui(void){
 80030f0:	b590      	push	{r4, r7, lr}
 80030f2:	b09b      	sub	sp, #108	@ 0x6c
 80030f4:	af02      	add	r7, sp, #8
    OLED_Clear();
 80030f6:	f7fd fec5 	bl	8000e84 <OLED_Clear>
    OLED_ShowString(0, 0, "== Peaks (1..4) ==", OLED_6X8);
 80030fa:	2306      	movs	r3, #6
 80030fc:	4a61      	ldr	r2, [pc, #388]	@ (8003284 <draw_peaks_ui+0x194>)
 80030fe:	2100      	movs	r1, #0
 8003100:	2000      	movs	r0, #0
 8003102:	f7fd ff9b 	bl	800103c <OLED_ShowString>

    if (!s_mag_db || s_bins<=2){
 8003106:	4b60      	ldr	r3, [pc, #384]	@ (8003288 <draw_peaks_ui+0x198>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d003      	beq.n	8003116 <draw_peaks_ui+0x26>
 800310e:	4b5f      	ldr	r3, [pc, #380]	@ (800328c <draw_peaks_ui+0x19c>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	2b02      	cmp	r3, #2
 8003114:	dc08      	bgt.n	8003128 <draw_peaks_ui+0x38>
        OLED_ShowString(0, 16, "No data", OLED_6X8);
 8003116:	2306      	movs	r3, #6
 8003118:	4a5d      	ldr	r2, [pc, #372]	@ (8003290 <draw_peaks_ui+0x1a0>)
 800311a:	2110      	movs	r1, #16
 800311c:	2000      	movs	r0, #0
 800311e:	f7fd ff8d 	bl	800103c <OLED_ShowString>
        OLED_Update();
 8003122:	f7fd fe25 	bl	8000d70 <OLED_Update>
 8003126:	e0aa      	b.n	800327e <draw_peaks_ui+0x18e>
        return;
    }
    /* 简单找 4 个最大峰（忽略 DC bin=0） */
    float fval[4]={-1e9,-1e9,-1e9,-1e9};
 8003128:	4b5a      	ldr	r3, [pc, #360]	@ (8003294 <draw_peaks_ui+0x1a4>)
 800312a:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 800312e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003130:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    int   find[4]={1,1,1,1}, idx[4]={0};
 8003134:	4b58      	ldr	r3, [pc, #352]	@ (8003298 <draw_peaks_ui+0x1a8>)
 8003136:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800313a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800313c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8003140:	f107 0318 	add.w	r3, r7, #24
 8003144:	2200      	movs	r2, #0
 8003146:	601a      	str	r2, [r3, #0]
 8003148:	605a      	str	r2, [r3, #4]
 800314a:	609a      	str	r2, [r3, #8]
 800314c:	60da      	str	r2, [r3, #12]
    for (int k=1; k<s_bins; ++k){
 800314e:	2301      	movs	r3, #1
 8003150:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003152:	e053      	b.n	80031fc <draw_peaks_ui+0x10c>
        float v = s_mag_db[k];
 8003154:	4b4c      	ldr	r3, [pc, #304]	@ (8003288 <draw_peaks_ui+0x198>)
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800315a:	009b      	lsls	r3, r3, #2
 800315c:	4413      	add	r3, r2
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	64bb      	str	r3, [r7, #72]	@ 0x48
        for (int j=0;j<4;j++){
 8003162:	2300      	movs	r3, #0
 8003164:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003166:	e043      	b.n	80031f0 <draw_peaks_ui+0x100>
            if (v > fval[j]){
 8003168:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	3360      	adds	r3, #96	@ 0x60
 800316e:	443b      	add	r3, r7
 8003170:	3b28      	subs	r3, #40	@ 0x28
 8003172:	edd3 7a00 	vldr	s15, [r3]
 8003176:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800317a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800317e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003182:	dd32      	ble.n	80031ea <draw_peaks_ui+0xfa>
                for (int m=3;m>j;m--){ fval[m]=fval[m-1]; idx[m]=idx[m-1]; }
 8003184:	2303      	movs	r3, #3
 8003186:	657b      	str	r3, [r7, #84]	@ 0x54
 8003188:	e01c      	b.n	80031c4 <draw_peaks_ui+0xd4>
 800318a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800318c:	3b01      	subs	r3, #1
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	3360      	adds	r3, #96	@ 0x60
 8003192:	443b      	add	r3, r7
 8003194:	3b28      	subs	r3, #40	@ 0x28
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	3360      	adds	r3, #96	@ 0x60
 800319e:	443b      	add	r3, r7
 80031a0:	3b28      	subs	r3, #40	@ 0x28
 80031a2:	601a      	str	r2, [r3, #0]
 80031a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031a6:	3b01      	subs	r3, #1
 80031a8:	009b      	lsls	r3, r3, #2
 80031aa:	3360      	adds	r3, #96	@ 0x60
 80031ac:	443b      	add	r3, r7
 80031ae:	f853 2c48 	ldr.w	r2, [r3, #-72]
 80031b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031b4:	009b      	lsls	r3, r3, #2
 80031b6:	3360      	adds	r3, #96	@ 0x60
 80031b8:	443b      	add	r3, r7
 80031ba:	f843 2c48 	str.w	r2, [r3, #-72]
 80031be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031c0:	3b01      	subs	r3, #1
 80031c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80031c4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80031c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80031c8:	429a      	cmp	r2, r3
 80031ca:	dcde      	bgt.n	800318a <draw_peaks_ui+0x9a>
                fval[j]=v; idx[j]=k; break;
 80031cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	3360      	adds	r3, #96	@ 0x60
 80031d2:	443b      	add	r3, r7
 80031d4:	3b28      	subs	r3, #40	@ 0x28
 80031d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80031d8:	601a      	str	r2, [r3, #0]
 80031da:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80031dc:	009b      	lsls	r3, r3, #2
 80031de:	3360      	adds	r3, #96	@ 0x60
 80031e0:	443b      	add	r3, r7
 80031e2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80031e4:	f843 2c48 	str.w	r2, [r3, #-72]
 80031e8:	e005      	b.n	80031f6 <draw_peaks_ui+0x106>
        for (int j=0;j<4;j++){
 80031ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80031ec:	3301      	adds	r3, #1
 80031ee:	65bb      	str	r3, [r7, #88]	@ 0x58
 80031f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80031f2:	2b03      	cmp	r3, #3
 80031f4:	ddb8      	ble.n	8003168 <draw_peaks_ui+0x78>
    for (int k=1; k<s_bins; ++k){
 80031f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80031f8:	3301      	adds	r3, #1
 80031fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80031fc:	4b23      	ldr	r3, [pc, #140]	@ (800328c <draw_peaks_ui+0x19c>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003202:	429a      	cmp	r2, r3
 8003204:	dba6      	blt.n	8003154 <draw_peaks_ui+0x64>
            }
        }
    }
    char ln[24];
    for (int j=0;j<4;j++){
 8003206:	2300      	movs	r3, #0
 8003208:	653b      	str	r3, [r7, #80]	@ 0x50
 800320a:	e033      	b.n	8003274 <draw_peaks_ui+0x184>
        float hz = (float)idx[j] * s_fs / (float)(APP_FFT_SIZE);
 800320c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	3360      	adds	r3, #96	@ 0x60
 8003212:	443b      	add	r3, r7
 8003214:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8003218:	ee07 3a90 	vmov	s15, r3
 800321c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003220:	4b1e      	ldr	r3, [pc, #120]	@ (800329c <draw_peaks_ui+0x1ac>)
 8003222:	edd3 7a00 	vldr	s15, [r3]
 8003226:	ee27 7a27 	vmul.f32	s14, s14, s15
 800322a:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 80032a0 <draw_peaks_ui+0x1b0>
 800322e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003232:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
        snprintf(ln, sizeof(ln), "%d) %7.1f Hz", j+1, hz);
 8003236:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003238:	3301      	adds	r3, #1
 800323a:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800323e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003242:	4638      	mov	r0, r7
 8003244:	ed8d 7b00 	vstr	d7, [sp]
 8003248:	4a16      	ldr	r2, [pc, #88]	@ (80032a4 <draw_peaks_ui+0x1b4>)
 800324a:	2118      	movs	r1, #24
 800324c:	f00d ff4c 	bl	80110e8 <sniprintf>
        OLED_ShowString(0, 16+12*j, ln, OLED_6X8);
 8003250:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003252:	b29b      	uxth	r3, r3
 8003254:	461a      	mov	r2, r3
 8003256:	0052      	lsls	r2, r2, #1
 8003258:	4413      	add	r3, r2
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	b29b      	uxth	r3, r3
 800325e:	3310      	adds	r3, #16
 8003260:	b29b      	uxth	r3, r3
 8003262:	b219      	sxth	r1, r3
 8003264:	463a      	mov	r2, r7
 8003266:	2306      	movs	r3, #6
 8003268:	2000      	movs	r0, #0
 800326a:	f7fd fee7 	bl	800103c <OLED_ShowString>
    for (int j=0;j<4;j++){
 800326e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003270:	3301      	adds	r3, #1
 8003272:	653b      	str	r3, [r7, #80]	@ 0x50
 8003274:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003276:	2b03      	cmp	r3, #3
 8003278:	ddc8      	ble.n	800320c <draw_peaks_ui+0x11c>
    }
    OLED_Update();
 800327a:	f7fd fd79 	bl	8000d70 <OLED_Update>
}
 800327e:	3764      	adds	r7, #100	@ 0x64
 8003280:	46bd      	mov	sp, r7
 8003282:	bd90      	pop	{r4, r7, pc}
 8003284:	0801371c 	.word	0x0801371c
 8003288:	24005238 	.word	0x24005238
 800328c:	2400523c 	.word	0x2400523c
 8003290:	08013730 	.word	0x08013730
 8003294:	08013748 	.word	0x08013748
 8003298:	08013758 	.word	0x08013758
 800329c:	24000018 	.word	0x24000018
 80032a0:	44800000 	.word	0x44800000
 80032a4:	08013738 	.word	0x08013738

080032a8 <MENU_Init>:

void MENU_Init(ui_ctx_t* ctx){
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b082      	sub	sp, #8
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
    ctx->state = UI_HOME;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2200      	movs	r2, #0
 80032b4:	701a      	strb	r2, [r3, #0]
    ctx->sel   = 0;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	705a      	strb	r2, [r3, #1]
    draw_home(ctx->sel);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	785b      	ldrb	r3, [r3, #1]
 80032c0:	4618      	mov	r0, r3
 80032c2:	f7ff fe49 	bl	8002f58 <draw_home>
}
 80032c6:	bf00      	nop
 80032c8:	3708      	adds	r7, #8
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
	...

080032d0 <MENU_Draw>:

void MENU_Draw(const ui_ctx_t* ctx){
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b082      	sub	sp, #8
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
    switch (ctx->state){
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	781b      	ldrb	r3, [r3, #0]
 80032dc:	2b03      	cmp	r3, #3
 80032de:	d81d      	bhi.n	800331c <MENU_Draw+0x4c>
 80032e0:	a201      	add	r2, pc, #4	@ (adr r2, 80032e8 <MENU_Draw+0x18>)
 80032e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032e6:	bf00      	nop
 80032e8:	080032f9 	.word	0x080032f9
 80032ec:	08003305 	.word	0x08003305
 80032f0:	08003311 	.word	0x08003311
 80032f4:	08003317 	.word	0x08003317
        case UI_HOME:      draw_home(ctx->sel);      break;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	785b      	ldrb	r3, [r3, #1]
 80032fc:	4618      	mov	r0, r3
 80032fe:	f7ff fe2b 	bl	8002f58 <draw_home>
 8003302:	e00c      	b.n	800331e <MENU_Draw+0x4e>
        case UI_WAVE_MENU: draw_wave_menu(ctx->sel); break;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	785b      	ldrb	r3, [r3, #1]
 8003308:	4618      	mov	r0, r3
 800330a:	f7ff fe9d 	bl	8003048 <draw_wave_menu>
 800330e:	e006      	b.n	800331e <MENU_Draw+0x4e>
        case UI_SPECTRUM:  draw_spectrum_ui();       break;
 8003310:	f7ff fed6 	bl	80030c0 <draw_spectrum_ui>
 8003314:	e003      	b.n	800331e <MENU_Draw+0x4e>
        case UI_PEAKS:     draw_peaks_ui();          break;
 8003316:	f7ff feeb 	bl	80030f0 <draw_peaks_ui>
 800331a:	e000      	b.n	800331e <MENU_Draw+0x4e>
        default: break;
 800331c:	bf00      	nop
    }
}
 800331e:	bf00      	nop
 8003320:	3708      	adds	r7, #8
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop

08003328 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003328:	b480      	push	{r7}
 800332a:	b083      	sub	sp, #12
 800332c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800332e:	4b0a      	ldr	r3, [pc, #40]	@ (8003358 <HAL_MspInit+0x30>)
 8003330:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003334:	4a08      	ldr	r2, [pc, #32]	@ (8003358 <HAL_MspInit+0x30>)
 8003336:	f043 0302 	orr.w	r3, r3, #2
 800333a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800333e:	4b06      	ldr	r3, [pc, #24]	@ (8003358 <HAL_MspInit+0x30>)
 8003340:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003344:	f003 0302 	and.w	r3, r3, #2
 8003348:	607b      	str	r3, [r7, #4]
 800334a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800334c:	bf00      	nop
 800334e:	370c      	adds	r7, #12
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr
 8003358:	58024400 	.word	0x58024400

0800335c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800335c:	b480      	push	{r7}
 800335e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003360:	bf00      	nop
 8003362:	e7fd      	b.n	8003360 <NMI_Handler+0x4>

08003364 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003364:	b480      	push	{r7}
 8003366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003368:	bf00      	nop
 800336a:	e7fd      	b.n	8003368 <HardFault_Handler+0x4>

0800336c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800336c:	b480      	push	{r7}
 800336e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003370:	bf00      	nop
 8003372:	e7fd      	b.n	8003370 <MemManage_Handler+0x4>

08003374 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003378:	bf00      	nop
 800337a:	e7fd      	b.n	8003378 <BusFault_Handler+0x4>

0800337c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800337c:	b480      	push	{r7}
 800337e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003380:	bf00      	nop
 8003382:	e7fd      	b.n	8003380 <UsageFault_Handler+0x4>

08003384 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003384:	b480      	push	{r7}
 8003386:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003388:	bf00      	nop
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr

08003392 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003392:	b480      	push	{r7}
 8003394:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003396:	bf00      	nop
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr

080033a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033a0:	b480      	push	{r7}
 80033a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033a4:	bf00      	nop
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr

080033ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033ae:	b580      	push	{r7, lr}
 80033b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033b2:	f000 fccd 	bl	8003d50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033b6:	bf00      	nop
 80033b8:	bd80      	pop	{r7, pc}
	...

080033bc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80033c0:	4802      	ldr	r0, [pc, #8]	@ (80033cc <DMA2_Stream0_IRQHandler+0x10>)
 80033c2:	f003 f8d7 	bl	8006574 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80033c6:	bf00      	nop
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	24001080 	.word	0x24001080

080033d0 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80033d4:	4802      	ldr	r0, [pc, #8]	@ (80033e0 <DMA2_Stream1_IRQHandler+0x10>)
 80033d6:	f003 f8cd 	bl	8006574 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80033da:	bf00      	nop
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	24001110 	.word	0x24001110

080033e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80033e4:	b480      	push	{r7}
 80033e6:	af00      	add	r7, sp, #0
  return 1;
 80033e8:	2301      	movs	r3, #1
}
 80033ea:	4618      	mov	r0, r3
 80033ec:	46bd      	mov	sp, r7
 80033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f2:	4770      	bx	lr

080033f4 <_kill>:

int _kill(int pid, int sig)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b082      	sub	sp, #8
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80033fe:	f00d ff3f 	bl	8011280 <__errno>
 8003402:	4603      	mov	r3, r0
 8003404:	2216      	movs	r2, #22
 8003406:	601a      	str	r2, [r3, #0]
  return -1;
 8003408:	f04f 33ff 	mov.w	r3, #4294967295
}
 800340c:	4618      	mov	r0, r3
 800340e:	3708      	adds	r7, #8
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}

08003414 <_exit>:

void _exit (int status)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b082      	sub	sp, #8
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800341c:	f04f 31ff 	mov.w	r1, #4294967295
 8003420:	6878      	ldr	r0, [r7, #4]
 8003422:	f7ff ffe7 	bl	80033f4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003426:	bf00      	nop
 8003428:	e7fd      	b.n	8003426 <_exit+0x12>

0800342a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800342a:	b580      	push	{r7, lr}
 800342c:	b086      	sub	sp, #24
 800342e:	af00      	add	r7, sp, #0
 8003430:	60f8      	str	r0, [r7, #12]
 8003432:	60b9      	str	r1, [r7, #8]
 8003434:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003436:	2300      	movs	r3, #0
 8003438:	617b      	str	r3, [r7, #20]
 800343a:	e00a      	b.n	8003452 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800343c:	f3af 8000 	nop.w
 8003440:	4601      	mov	r1, r0
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	1c5a      	adds	r2, r3, #1
 8003446:	60ba      	str	r2, [r7, #8]
 8003448:	b2ca      	uxtb	r2, r1
 800344a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	3301      	adds	r3, #1
 8003450:	617b      	str	r3, [r7, #20]
 8003452:	697a      	ldr	r2, [r7, #20]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	429a      	cmp	r2, r3
 8003458:	dbf0      	blt.n	800343c <_read+0x12>
  }

  return len;
 800345a:	687b      	ldr	r3, [r7, #4]
}
 800345c:	4618      	mov	r0, r3
 800345e:	3718      	adds	r7, #24
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}

08003464 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b086      	sub	sp, #24
 8003468:	af00      	add	r7, sp, #0
 800346a:	60f8      	str	r0, [r7, #12]
 800346c:	60b9      	str	r1, [r7, #8]
 800346e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003470:	2300      	movs	r3, #0
 8003472:	617b      	str	r3, [r7, #20]
 8003474:	e009      	b.n	800348a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	1c5a      	adds	r2, r3, #1
 800347a:	60ba      	str	r2, [r7, #8]
 800347c:	781b      	ldrb	r3, [r3, #0]
 800347e:	4618      	mov	r0, r3
 8003480:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	3301      	adds	r3, #1
 8003488:	617b      	str	r3, [r7, #20]
 800348a:	697a      	ldr	r2, [r7, #20]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	429a      	cmp	r2, r3
 8003490:	dbf1      	blt.n	8003476 <_write+0x12>
  }
  return len;
 8003492:	687b      	ldr	r3, [r7, #4]
}
 8003494:	4618      	mov	r0, r3
 8003496:	3718      	adds	r7, #24
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}

0800349c <_close>:

int _close(int file)
{
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80034a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	370c      	adds	r7, #12
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr

080034b4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b083      	sub	sp, #12
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
 80034bc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80034c4:	605a      	str	r2, [r3, #4]
  return 0;
 80034c6:	2300      	movs	r3, #0
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	370c      	adds	r7, #12
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr

080034d4 <_isatty>:

int _isatty(int file)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80034dc:	2301      	movs	r3, #1
}
 80034de:	4618      	mov	r0, r3
 80034e0:	370c      	adds	r7, #12
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr

080034ea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80034ea:	b480      	push	{r7}
 80034ec:	b085      	sub	sp, #20
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	60f8      	str	r0, [r7, #12]
 80034f2:	60b9      	str	r1, [r7, #8]
 80034f4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80034f6:	2300      	movs	r3, #0
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3714      	adds	r7, #20
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr

08003504 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b086      	sub	sp, #24
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800350c:	4a14      	ldr	r2, [pc, #80]	@ (8003560 <_sbrk+0x5c>)
 800350e:	4b15      	ldr	r3, [pc, #84]	@ (8003564 <_sbrk+0x60>)
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003518:	4b13      	ldr	r3, [pc, #76]	@ (8003568 <_sbrk+0x64>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d102      	bne.n	8003526 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003520:	4b11      	ldr	r3, [pc, #68]	@ (8003568 <_sbrk+0x64>)
 8003522:	4a12      	ldr	r2, [pc, #72]	@ (800356c <_sbrk+0x68>)
 8003524:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003526:	4b10      	ldr	r3, [pc, #64]	@ (8003568 <_sbrk+0x64>)
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4413      	add	r3, r2
 800352e:	693a      	ldr	r2, [r7, #16]
 8003530:	429a      	cmp	r2, r3
 8003532:	d207      	bcs.n	8003544 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003534:	f00d fea4 	bl	8011280 <__errno>
 8003538:	4603      	mov	r3, r0
 800353a:	220c      	movs	r2, #12
 800353c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800353e:	f04f 33ff 	mov.w	r3, #4294967295
 8003542:	e009      	b.n	8003558 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003544:	4b08      	ldr	r3, [pc, #32]	@ (8003568 <_sbrk+0x64>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800354a:	4b07      	ldr	r3, [pc, #28]	@ (8003568 <_sbrk+0x64>)
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	4413      	add	r3, r2
 8003552:	4a05      	ldr	r2, [pc, #20]	@ (8003568 <_sbrk+0x64>)
 8003554:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003556:	68fb      	ldr	r3, [r7, #12]
}
 8003558:	4618      	mov	r0, r3
 800355a:	3718      	adds	r7, #24
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}
 8003560:	24080000 	.word	0x24080000
 8003564:	00000400 	.word	0x00000400
 8003568:	24005240 	.word	0x24005240
 800356c:	240054c0 	.word	0x240054c0

08003570 <MX_TIM6_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b084      	sub	sp, #16
 8003574:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003576:	1d3b      	adds	r3, r7, #4
 8003578:	2200      	movs	r2, #0
 800357a:	601a      	str	r2, [r3, #0]
 800357c:	605a      	str	r2, [r3, #4]
 800357e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003580:	4b14      	ldr	r3, [pc, #80]	@ (80035d4 <MX_TIM6_Init+0x64>)
 8003582:	4a15      	ldr	r2, [pc, #84]	@ (80035d8 <MX_TIM6_Init+0x68>)
 8003584:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 4;
 8003586:	4b13      	ldr	r3, [pc, #76]	@ (80035d4 <MX_TIM6_Init+0x64>)
 8003588:	2204      	movs	r2, #4
 800358a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800358c:	4b11      	ldr	r3, [pc, #68]	@ (80035d4 <MX_TIM6_Init+0x64>)
 800358e:	2200      	movs	r2, #0
 8003590:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 499;
 8003592:	4b10      	ldr	r3, [pc, #64]	@ (80035d4 <MX_TIM6_Init+0x64>)
 8003594:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8003598:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800359a:	4b0e      	ldr	r3, [pc, #56]	@ (80035d4 <MX_TIM6_Init+0x64>)
 800359c:	2280      	movs	r2, #128	@ 0x80
 800359e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80035a0:	480c      	ldr	r0, [pc, #48]	@ (80035d4 <MX_TIM6_Init+0x64>)
 80035a2:	f008 fe93 	bl	800c2cc <HAL_TIM_Base_Init>
 80035a6:	4603      	mov	r3, r0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d001      	beq.n	80035b0 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80035ac:	f7ff fc52 	bl	8002e54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80035b0:	2320      	movs	r3, #32
 80035b2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80035b4:	2300      	movs	r3, #0
 80035b6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80035b8:	1d3b      	adds	r3, r7, #4
 80035ba:	4619      	mov	r1, r3
 80035bc:	4805      	ldr	r0, [pc, #20]	@ (80035d4 <MX_TIM6_Init+0x64>)
 80035be:	f008 ffed 	bl	800c59c <HAL_TIMEx_MasterConfigSynchronization>
 80035c2:	4603      	mov	r3, r0
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d001      	beq.n	80035cc <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80035c8:	f7ff fc44 	bl	8002e54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80035cc:	bf00      	nop
 80035ce:	3710      	adds	r7, #16
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	24005244 	.word	0x24005244
 80035d8:	40001000 	.word	0x40001000

080035dc <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035e2:	1d3b      	adds	r3, r7, #4
 80035e4:	2200      	movs	r2, #0
 80035e6:	601a      	str	r2, [r3, #0]
 80035e8:	605a      	str	r2, [r3, #4]
 80035ea:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80035ec:	4b14      	ldr	r3, [pc, #80]	@ (8003640 <MX_TIM7_Init+0x64>)
 80035ee:	4a15      	ldr	r2, [pc, #84]	@ (8003644 <MX_TIM7_Init+0x68>)
 80035f0:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 4;
 80035f2:	4b13      	ldr	r3, [pc, #76]	@ (8003640 <MX_TIM7_Init+0x64>)
 80035f4:	2204      	movs	r2, #4
 80035f6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035f8:	4b11      	ldr	r3, [pc, #68]	@ (8003640 <MX_TIM7_Init+0x64>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 191;
 80035fe:	4b10      	ldr	r3, [pc, #64]	@ (8003640 <MX_TIM7_Init+0x64>)
 8003600:	22bf      	movs	r2, #191	@ 0xbf
 8003602:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003604:	4b0e      	ldr	r3, [pc, #56]	@ (8003640 <MX_TIM7_Init+0x64>)
 8003606:	2280      	movs	r2, #128	@ 0x80
 8003608:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800360a:	480d      	ldr	r0, [pc, #52]	@ (8003640 <MX_TIM7_Init+0x64>)
 800360c:	f008 fe5e 	bl	800c2cc <HAL_TIM_Base_Init>
 8003610:	4603      	mov	r3, r0
 8003612:	2b00      	cmp	r3, #0
 8003614:	d001      	beq.n	800361a <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8003616:	f7ff fc1d 	bl	8002e54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800361a:	2320      	movs	r3, #32
 800361c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800361e:	2300      	movs	r3, #0
 8003620:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003622:	1d3b      	adds	r3, r7, #4
 8003624:	4619      	mov	r1, r3
 8003626:	4806      	ldr	r0, [pc, #24]	@ (8003640 <MX_TIM7_Init+0x64>)
 8003628:	f008 ffb8 	bl	800c59c <HAL_TIMEx_MasterConfigSynchronization>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d001      	beq.n	8003636 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8003632:	f7ff fc0f 	bl	8002e54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003636:	bf00      	nop
 8003638:	3710      	adds	r7, #16
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	24005290 	.word	0x24005290
 8003644:	40001400 	.word	0x40001400

08003648 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003648:	b480      	push	{r7}
 800364a:	b085      	sub	sp, #20
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a16      	ldr	r2, [pc, #88]	@ (80036b0 <HAL_TIM_Base_MspInit+0x68>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d10f      	bne.n	800367a <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800365a:	4b16      	ldr	r3, [pc, #88]	@ (80036b4 <HAL_TIM_Base_MspInit+0x6c>)
 800365c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003660:	4a14      	ldr	r2, [pc, #80]	@ (80036b4 <HAL_TIM_Base_MspInit+0x6c>)
 8003662:	f043 0310 	orr.w	r3, r3, #16
 8003666:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800366a:	4b12      	ldr	r3, [pc, #72]	@ (80036b4 <HAL_TIM_Base_MspInit+0x6c>)
 800366c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003670:	f003 0310 	and.w	r3, r3, #16
 8003674:	60fb      	str	r3, [r7, #12]
 8003676:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8003678:	e013      	b.n	80036a2 <HAL_TIM_Base_MspInit+0x5a>
  else if(tim_baseHandle->Instance==TIM7)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a0e      	ldr	r2, [pc, #56]	@ (80036b8 <HAL_TIM_Base_MspInit+0x70>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d10e      	bne.n	80036a2 <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003684:	4b0b      	ldr	r3, [pc, #44]	@ (80036b4 <HAL_TIM_Base_MspInit+0x6c>)
 8003686:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800368a:	4a0a      	ldr	r2, [pc, #40]	@ (80036b4 <HAL_TIM_Base_MspInit+0x6c>)
 800368c:	f043 0320 	orr.w	r3, r3, #32
 8003690:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003694:	4b07      	ldr	r3, [pc, #28]	@ (80036b4 <HAL_TIM_Base_MspInit+0x6c>)
 8003696:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800369a:	f003 0320 	and.w	r3, r3, #32
 800369e:	60bb      	str	r3, [r7, #8]
 80036a0:	68bb      	ldr	r3, [r7, #8]
}
 80036a2:	bf00      	nop
 80036a4:	3714      	adds	r7, #20
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr
 80036ae:	bf00      	nop
 80036b0:	40001000 	.word	0x40001000
 80036b4:	58024400 	.word	0x58024400
 80036b8:	40001400 	.word	0x40001400

080036bc <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80036c0:	4b22      	ldr	r3, [pc, #136]	@ (800374c <MX_USART3_UART_Init+0x90>)
 80036c2:	4a23      	ldr	r2, [pc, #140]	@ (8003750 <MX_USART3_UART_Init+0x94>)
 80036c4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80036c6:	4b21      	ldr	r3, [pc, #132]	@ (800374c <MX_USART3_UART_Init+0x90>)
 80036c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80036cc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80036ce:	4b1f      	ldr	r3, [pc, #124]	@ (800374c <MX_USART3_UART_Init+0x90>)
 80036d0:	2200      	movs	r2, #0
 80036d2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80036d4:	4b1d      	ldr	r3, [pc, #116]	@ (800374c <MX_USART3_UART_Init+0x90>)
 80036d6:	2200      	movs	r2, #0
 80036d8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80036da:	4b1c      	ldr	r3, [pc, #112]	@ (800374c <MX_USART3_UART_Init+0x90>)
 80036dc:	2200      	movs	r2, #0
 80036de:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80036e0:	4b1a      	ldr	r3, [pc, #104]	@ (800374c <MX_USART3_UART_Init+0x90>)
 80036e2:	220c      	movs	r2, #12
 80036e4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036e6:	4b19      	ldr	r3, [pc, #100]	@ (800374c <MX_USART3_UART_Init+0x90>)
 80036e8:	2200      	movs	r2, #0
 80036ea:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80036ec:	4b17      	ldr	r3, [pc, #92]	@ (800374c <MX_USART3_UART_Init+0x90>)
 80036ee:	2200      	movs	r2, #0
 80036f0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80036f2:	4b16      	ldr	r3, [pc, #88]	@ (800374c <MX_USART3_UART_Init+0x90>)
 80036f4:	2200      	movs	r2, #0
 80036f6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80036f8:	4b14      	ldr	r3, [pc, #80]	@ (800374c <MX_USART3_UART_Init+0x90>)
 80036fa:	2200      	movs	r2, #0
 80036fc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80036fe:	4b13      	ldr	r3, [pc, #76]	@ (800374c <MX_USART3_UART_Init+0x90>)
 8003700:	2200      	movs	r2, #0
 8003702:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003704:	4811      	ldr	r0, [pc, #68]	@ (800374c <MX_USART3_UART_Init+0x90>)
 8003706:	f008 ffd7 	bl	800c6b8 <HAL_UART_Init>
 800370a:	4603      	mov	r3, r0
 800370c:	2b00      	cmp	r3, #0
 800370e:	d001      	beq.n	8003714 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8003710:	f7ff fba0 	bl	8002e54 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003714:	2100      	movs	r1, #0
 8003716:	480d      	ldr	r0, [pc, #52]	@ (800374c <MX_USART3_UART_Init+0x90>)
 8003718:	f009 ffdf 	bl	800d6da <HAL_UARTEx_SetTxFifoThreshold>
 800371c:	4603      	mov	r3, r0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d001      	beq.n	8003726 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8003722:	f7ff fb97 	bl	8002e54 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003726:	2100      	movs	r1, #0
 8003728:	4808      	ldr	r0, [pc, #32]	@ (800374c <MX_USART3_UART_Init+0x90>)
 800372a:	f00a f814 	bl	800d756 <HAL_UARTEx_SetRxFifoThreshold>
 800372e:	4603      	mov	r3, r0
 8003730:	2b00      	cmp	r3, #0
 8003732:	d001      	beq.n	8003738 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8003734:	f7ff fb8e 	bl	8002e54 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8003738:	4804      	ldr	r0, [pc, #16]	@ (800374c <MX_USART3_UART_Init+0x90>)
 800373a:	f009 ff95 	bl	800d668 <HAL_UARTEx_DisableFifoMode>
 800373e:	4603      	mov	r3, r0
 8003740:	2b00      	cmp	r3, #0
 8003742:	d001      	beq.n	8003748 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8003744:	f7ff fb86 	bl	8002e54 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003748:	bf00      	nop
 800374a:	bd80      	pop	{r7, pc}
 800374c:	240052dc 	.word	0x240052dc
 8003750:	40004800 	.word	0x40004800

08003754 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b08a      	sub	sp, #40	@ 0x28
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800375c:	f107 0314 	add.w	r3, r7, #20
 8003760:	2200      	movs	r2, #0
 8003762:	601a      	str	r2, [r3, #0]
 8003764:	605a      	str	r2, [r3, #4]
 8003766:	609a      	str	r2, [r3, #8]
 8003768:	60da      	str	r2, [r3, #12]
 800376a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a1a      	ldr	r2, [pc, #104]	@ (80037dc <HAL_UART_MspInit+0x88>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d12e      	bne.n	80037d4 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003776:	4b1a      	ldr	r3, [pc, #104]	@ (80037e0 <HAL_UART_MspInit+0x8c>)
 8003778:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800377c:	4a18      	ldr	r2, [pc, #96]	@ (80037e0 <HAL_UART_MspInit+0x8c>)
 800377e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003782:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003786:	4b16      	ldr	r3, [pc, #88]	@ (80037e0 <HAL_UART_MspInit+0x8c>)
 8003788:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800378c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003790:	613b      	str	r3, [r7, #16]
 8003792:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003794:	4b12      	ldr	r3, [pc, #72]	@ (80037e0 <HAL_UART_MspInit+0x8c>)
 8003796:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800379a:	4a11      	ldr	r2, [pc, #68]	@ (80037e0 <HAL_UART_MspInit+0x8c>)
 800379c:	f043 0302 	orr.w	r3, r3, #2
 80037a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80037a4:	4b0e      	ldr	r3, [pc, #56]	@ (80037e0 <HAL_UART_MspInit+0x8c>)
 80037a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037aa:	f003 0302 	and.w	r3, r3, #2
 80037ae:	60fb      	str	r3, [r7, #12]
 80037b0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80037b2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80037b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037b8:	2302      	movs	r3, #2
 80037ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037bc:	2300      	movs	r3, #0
 80037be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037c0:	2300      	movs	r3, #0
 80037c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80037c4:	2307      	movs	r3, #7
 80037c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037c8:	f107 0314 	add.w	r3, r7, #20
 80037cc:	4619      	mov	r1, r3
 80037ce:	4805      	ldr	r0, [pc, #20]	@ (80037e4 <HAL_UART_MspInit+0x90>)
 80037d0:	f004 f9e2 	bl	8007b98 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80037d4:	bf00      	nop
 80037d6:	3728      	adds	r7, #40	@ 0x28
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	40004800 	.word	0x40004800
 80037e0:	58024400 	.word	0x58024400
 80037e4:	58020400 	.word	0x58020400

080037e8 <clampi>:
#include "app_config.h"
#include <string.h>
#include <math.h>
#include <stdio.h>   // snprintf

static int clampi(int v, int lo, int hi){ if(v<lo) return lo; if(v>hi) return hi; return v; }
 80037e8:	b480      	push	{r7}
 80037ea:	b085      	sub	sp, #20
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	60f8      	str	r0, [r7, #12]
 80037f0:	60b9      	str	r1, [r7, #8]
 80037f2:	607a      	str	r2, [r7, #4]
 80037f4:	68fa      	ldr	r2, [r7, #12]
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	da01      	bge.n	8003800 <clampi+0x18>
 80037fc:	68bb      	ldr	r3, [r7, #8]
 80037fe:	e006      	b.n	800380e <clampi+0x26>
 8003800:	68fa      	ldr	r2, [r7, #12]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	429a      	cmp	r2, r3
 8003806:	dd01      	ble.n	800380c <clampi+0x24>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	e000      	b.n	800380e <clampi+0x26>
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	4618      	mov	r0, r3
 8003810:	3714      	adds	r7, #20
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr

0800381a <find_max>:

/* dB 数组寻找最大值 */
static float find_max(const float *a, int n){
 800381a:	b480      	push	{r7}
 800381c:	b085      	sub	sp, #20
 800381e:	af00      	add	r7, sp, #0
 8003820:	6078      	str	r0, [r7, #4]
 8003822:	6039      	str	r1, [r7, #0]
    float m = a[0];
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	60fb      	str	r3, [r7, #12]
    for (int i=1;i<n;i++) if (a[i]>m) m=a[i];
 800382a:	2301      	movs	r3, #1
 800382c:	60bb      	str	r3, [r7, #8]
 800382e:	e015      	b.n	800385c <find_max+0x42>
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	009b      	lsls	r3, r3, #2
 8003834:	687a      	ldr	r2, [r7, #4]
 8003836:	4413      	add	r3, r2
 8003838:	edd3 7a00 	vldr	s15, [r3]
 800383c:	ed97 7a03 	vldr	s14, [r7, #12]
 8003840:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003848:	d505      	bpl.n	8003856 <find_max+0x3c>
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	4413      	add	r3, r2
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	60fb      	str	r3, [r7, #12]
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	3301      	adds	r3, #1
 800385a:	60bb      	str	r3, [r7, #8]
 800385c:	68ba      	ldr	r2, [r7, #8]
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	429a      	cmp	r2, r3
 8003862:	dbe5      	blt.n	8003830 <find_max+0x16>
    return m;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	ee07 3a90 	vmov	s15, r3
}
 800386a:	eeb0 0a67 	vmov.f32	s0, s15
 800386e:	3714      	adds	r7, #20
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr

08003878 <VIZ_Init>:

void VIZ_Init(void){
 8003878:	b580      	push	{r7, lr}
 800387a:	af00      	add	r7, sp, #0
    OLED_Init();
 800387c:	f7fd fa04 	bl	8000c88 <OLED_Init>
    OLED_Clear();
 8003880:	f7fd fb00 	bl	8000e84 <OLED_Clear>
    OLED_ShowString(0, 0,  "STM32H745 Signal+FFT", OLED_6X8);
 8003884:	2306      	movs	r3, #6
 8003886:	4a07      	ldr	r2, [pc, #28]	@ (80038a4 <VIZ_Init+0x2c>)
 8003888:	2100      	movs	r1, #0
 800388a:	2000      	movs	r0, #0
 800388c:	f7fd fbd6 	bl	800103c <OLED_ShowString>
    OLED_ShowString(0, 8,  "CH1:Wave  CH2:ADC",   OLED_6X8);
 8003890:	2306      	movs	r3, #6
 8003892:	4a05      	ldr	r2, [pc, #20]	@ (80038a8 <VIZ_Init+0x30>)
 8003894:	2108      	movs	r1, #8
 8003896:	2000      	movs	r0, #0
 8003898:	f7fd fbd0 	bl	800103c <OLED_ShowString>
    OLED_Update();
 800389c:	f7fd fa68 	bl	8000d70 <OLED_Update>
}
 80038a0:	bf00      	nop
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	08013768 	.word	0x08013768
 80038a8:	08013780 	.word	0x08013780

080038ac <VIZ_Draw_Frame>:

/* 顶部 0..31：时域；底部 32..63：频谱 */
void VIZ_Draw_Frame(const uint16_t *time_u16, uint32_t half_len,
                    const float *mag_db, float peak_hz, float fs_hz)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b0a0      	sub	sp, #128	@ 0x80
 80038b0:	af02      	add	r7, sp, #8
 80038b2:	6178      	str	r0, [r7, #20]
 80038b4:	6139      	str	r1, [r7, #16]
 80038b6:	60fa      	str	r2, [r7, #12]
 80038b8:	ed87 0a02 	vstr	s0, [r7, #8]
 80038bc:	edc7 0a01 	vstr	s1, [r7, #4]
    /* === 时域 === */
    OLED_ClearArea(0, 0, 128, 32);
 80038c0:	2320      	movs	r3, #32
 80038c2:	2280      	movs	r2, #128	@ 0x80
 80038c4:	2100      	movs	r1, #0
 80038c6:	2000      	movs	r0, #0
 80038c8:	f7fd fb04 	bl	8000ed4 <OLED_ClearArea>

    uint16_t minv=0xFFFF, maxv=0;
 80038cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80038d0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
 80038d4:	2300      	movs	r3, #0
 80038d6:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
    for (uint32_t i=0;i<half_len;i++){ if(time_u16[i]<minv) minv=time_u16[i]; if(time_u16[i]>maxv) maxv=time_u16[i]; }
 80038da:	2300      	movs	r3, #0
 80038dc:	673b      	str	r3, [r7, #112]	@ 0x70
 80038de:	e022      	b.n	8003926 <VIZ_Draw_Frame+0x7a>
 80038e0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80038e2:	005b      	lsls	r3, r3, #1
 80038e4:	697a      	ldr	r2, [r7, #20]
 80038e6:	4413      	add	r3, r2
 80038e8:	881b      	ldrh	r3, [r3, #0]
 80038ea:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d906      	bls.n	8003900 <VIZ_Draw_Frame+0x54>
 80038f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80038f4:	005b      	lsls	r3, r3, #1
 80038f6:	697a      	ldr	r2, [r7, #20]
 80038f8:	4413      	add	r3, r2
 80038fa:	881b      	ldrh	r3, [r3, #0]
 80038fc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
 8003900:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003902:	005b      	lsls	r3, r3, #1
 8003904:	697a      	ldr	r2, [r7, #20]
 8003906:	4413      	add	r3, r2
 8003908:	881b      	ldrh	r3, [r3, #0]
 800390a:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 800390e:	429a      	cmp	r2, r3
 8003910:	d206      	bcs.n	8003920 <VIZ_Draw_Frame+0x74>
 8003912:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003914:	005b      	lsls	r3, r3, #1
 8003916:	697a      	ldr	r2, [r7, #20]
 8003918:	4413      	add	r3, r2
 800391a:	881b      	ldrh	r3, [r3, #0]
 800391c:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
 8003920:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003922:	3301      	adds	r3, #1
 8003924:	673b      	str	r3, [r7, #112]	@ 0x70
 8003926:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	429a      	cmp	r2, r3
 800392c:	d3d8      	bcc.n	80038e0 <VIZ_Draw_Frame+0x34>
    float scale = (maxv>minv) ? (31.0f/(float)(maxv-minv)) : 1.0f;
 800392e:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 8003932:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 8003936:	429a      	cmp	r2, r3
 8003938:	d90d      	bls.n	8003956 <VIZ_Draw_Frame+0xaa>
 800393a:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 800393e:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 8003942:	1ad3      	subs	r3, r2, r3
 8003944:	ee07 3a90 	vmov	s15, r3
 8003948:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800394c:	eef3 6a0f 	vmov.f32	s13, #63	@ 0x41f80000  31.0
 8003950:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003954:	e001      	b.n	800395a <VIZ_Draw_Frame+0xae>
 8003956:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800395a:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

    for (int x=0; x<128; x++){
 800395e:	2300      	movs	r3, #0
 8003960:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003962:	e089      	b.n	8003a78 <VIZ_Draw_Frame+0x1cc>
        uint32_t idx = (uint32_t)((float)x * (float)half_len / 128.0f);
 8003964:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003966:	ee07 3a90 	vmov	s15, r3
 800396a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	ee07 3a90 	vmov	s15, r3
 8003974:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003978:	ee27 7a27 	vmul.f32	s14, s14, s15
 800397c:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 8003c04 <VIZ_Draw_Frame+0x358>
 8003980:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003984:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003988:	ee17 3a90 	vmov	r3, s15
 800398c:	643b      	str	r3, [r7, #64]	@ 0x40
        int y = 31 - (int)((time_u16[idx]-minv)*scale + 0.5f);
 800398e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003990:	005b      	lsls	r3, r3, #1
 8003992:	697a      	ldr	r2, [r7, #20]
 8003994:	4413      	add	r3, r2
 8003996:	881b      	ldrh	r3, [r3, #0]
 8003998:	461a      	mov	r2, r3
 800399a:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 800399e:	1ad3      	subs	r3, r2, r3
 80039a0:	ee07 3a90 	vmov	s15, r3
 80039a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80039a8:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80039ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039b0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80039b4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80039b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80039bc:	ee17 3a90 	vmov	r3, s15
 80039c0:	f1c3 031f 	rsb	r3, r3, #31
 80039c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        y = clampi(y, 0, 31);
 80039c6:	221f      	movs	r2, #31
 80039c8:	2100      	movs	r1, #0
 80039ca:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80039cc:	f7ff ff0c 	bl	80037e8 <clampi>
 80039d0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        OLED_DrawPoint(x, y);                 // 注意：无颜色参数（与你的 OLED.h 一致）:contentReference[oaicite:2]{index=2}
 80039d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039d4:	b21b      	sxth	r3, r3
 80039d6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80039d8:	b212      	sxth	r2, r2
 80039da:	4611      	mov	r1, r2
 80039dc:	4618      	mov	r0, r3
 80039de:	f7fd fc41 	bl	8001264 <OLED_DrawPoint>
        if (x>0){
 80039e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	dd44      	ble.n	8003a72 <VIZ_Draw_Frame+0x1c6>
            uint32_t idxp = (uint32_t)((float)(x-1) * (float)half_len / 128.0f);
 80039e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039ea:	3b01      	subs	r3, #1
 80039ec:	ee07 3a90 	vmov	s15, r3
 80039f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	ee07 3a90 	vmov	s15, r3
 80039fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a02:	eddf 6a80 	vldr	s13, [pc, #512]	@ 8003c04 <VIZ_Draw_Frame+0x358>
 8003a06:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a0e:	ee17 3a90 	vmov	r3, s15
 8003a12:	63bb      	str	r3, [r7, #56]	@ 0x38
            int yp = 31 - (int)((time_u16[idxp]-minv)*scale + 0.5f);
 8003a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a16:	005b      	lsls	r3, r3, #1
 8003a18:	697a      	ldr	r2, [r7, #20]
 8003a1a:	4413      	add	r3, r2
 8003a1c:	881b      	ldrh	r3, [r3, #0]
 8003a1e:	461a      	mov	r2, r3
 8003a20:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	ee07 3a90 	vmov	s15, r3
 8003a2a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003a2e:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8003a32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a36:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003a3a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003a3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003a42:	ee17 3a90 	vmov	r3, s15
 8003a46:	f1c3 031f 	rsb	r3, r3, #31
 8003a4a:	637b      	str	r3, [r7, #52]	@ 0x34
            yp = clampi(yp, 0, 31);
 8003a4c:	221f      	movs	r2, #31
 8003a4e:	2100      	movs	r1, #0
 8003a50:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003a52:	f7ff fec9 	bl	80037e8 <clampi>
 8003a56:	6378      	str	r0, [r7, #52]	@ 0x34
            OLED_DrawLine(x-1, yp, x, y);     // 同上，无颜色参数:contentReference[oaicite:3]{index=3}
 8003a58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a5a:	b29b      	uxth	r3, r3
 8003a5c:	3b01      	subs	r3, #1
 8003a5e:	b29b      	uxth	r3, r3
 8003a60:	b218      	sxth	r0, r3
 8003a62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a64:	b219      	sxth	r1, r3
 8003a66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a68:	b21a      	sxth	r2, r3
 8003a6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a6c:	b21b      	sxth	r3, r3
 8003a6e:	f7fd fc43 	bl	80012f8 <OLED_DrawLine>
    for (int x=0; x<128; x++){
 8003a72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a74:	3301      	adds	r3, #1
 8003a76:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003a78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a7a:	2b7f      	cmp	r3, #127	@ 0x7f
 8003a7c:	f77f af72 	ble.w	8003964 <VIZ_Draw_Frame+0xb8>
        }
    }

    /* === 频谱 === */
    OLED_ClearArea(0, 32, 128, 32);
 8003a80:	2320      	movs	r3, #32
 8003a82:	2280      	movs	r2, #128	@ 0x80
 8003a84:	2120      	movs	r1, #32
 8003a86:	2000      	movs	r0, #0
 8003a88:	f7fd fa24 	bl	8000ed4 <OLED_ClearArea>
    const int nfft2 = APP_FFT_SIZE/2;
 8003a8c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003a90:	653b      	str	r3, [r7, #80]	@ 0x50
    float maxdb = find_max(mag_db, nfft2);
 8003a92:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003a94:	68f8      	ldr	r0, [r7, #12]
 8003a96:	f7ff fec0 	bl	800381a <find_max>
 8003a9a:	ed87 0a13 	vstr	s0, [r7, #76]	@ 0x4c
    float floor = maxdb - 60.0f;
 8003a9e:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8003aa2:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8003c08 <VIZ_Draw_Frame+0x35c>
 8003aa6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003aaa:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
    if (floor > maxdb-10.f) floor = maxdb - 10.f;
 8003aae:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8003ab2:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003ab6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003aba:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 8003abe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003ac2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ac6:	dd07      	ble.n	8003ad8 <VIZ_Draw_Frame+0x22c>
 8003ac8:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8003acc:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003ad0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003ad4:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68

    for (int x=0; x<128; x++){
 8003ad8:	2300      	movs	r3, #0
 8003ada:	667b      	str	r3, [r7, #100]	@ 0x64
 8003adc:	e06b      	b.n	8003bb6 <VIZ_Draw_Frame+0x30a>
        int k = (int)((float)x * (float)nfft2 / 128.0f);
 8003ade:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003ae0:	ee07 3a90 	vmov	s15, r3
 8003ae4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003ae8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003aea:	ee07 3a90 	vmov	s15, r3
 8003aee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003af2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003af6:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8003c04 <VIZ_Draw_Frame+0x358>
 8003afa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003afe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003b02:	ee17 3a90 	vmov	r3, s15
 8003b06:	64bb      	str	r3, [r7, #72]	@ 0x48
        float db = mag_db[k];
 8003b08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	68fa      	ldr	r2, [r7, #12]
 8003b0e:	4413      	add	r3, r2
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	663b      	str	r3, [r7, #96]	@ 0x60
        if (db < floor) db = floor;
 8003b14:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8003b18:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8003b1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b24:	d501      	bpl.n	8003b2a <VIZ_Draw_Frame+0x27e>
 8003b26:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003b28:	663b      	str	r3, [r7, #96]	@ 0x60
        float norm = (db - floor) / (maxdb - floor + 1e-6f);
 8003b2a:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8003b2e:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8003b32:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003b36:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003b3a:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8003b3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b42:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8003c0c <VIZ_Draw_Frame+0x360>
 8003b46:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003b4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b4e:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
        int h = (int)(norm * 30.0f + 0.5f);
 8003b52:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003b56:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8003b5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b5e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003b62:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003b66:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003b6a:	ee17 3a90 	vmov	r3, s15
 8003b6e:	65fb      	str	r3, [r7, #92]	@ 0x5c
        if (h<0) h=0;
 8003b70:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	da01      	bge.n	8003b7a <VIZ_Draw_Frame+0x2ce>
 8003b76:	2300      	movs	r3, #0
 8003b78:	65fb      	str	r3, [r7, #92]	@ 0x5c
        if (h>30) h=30;
 8003b7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b7c:	2b1e      	cmp	r3, #30
 8003b7e:	dd01      	ble.n	8003b84 <VIZ_Draw_Frame+0x2d8>
 8003b80:	231e      	movs	r3, #30
 8003b82:	65fb      	str	r3, [r7, #92]	@ 0x5c
        for (int yy=0; yy<h; yy++){
 8003b84:	2300      	movs	r3, #0
 8003b86:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003b88:	e00e      	b.n	8003ba8 <VIZ_Draw_Frame+0x2fc>
            OLED_DrawPoint(x, 63-yy);         // 无颜色参数
 8003b8a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003b8c:	b21a      	sxth	r2, r3
 8003b8e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b90:	b29b      	uxth	r3, r3
 8003b92:	f1c3 033f 	rsb	r3, r3, #63	@ 0x3f
 8003b96:	b29b      	uxth	r3, r3
 8003b98:	b21b      	sxth	r3, r3
 8003b9a:	4619      	mov	r1, r3
 8003b9c:	4610      	mov	r0, r2
 8003b9e:	f7fd fb61 	bl	8001264 <OLED_DrawPoint>
        for (int yy=0; yy<h; yy++){
 8003ba2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ba4:	3301      	adds	r3, #1
 8003ba6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003ba8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003baa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003bac:	429a      	cmp	r2, r3
 8003bae:	dbec      	blt.n	8003b8a <VIZ_Draw_Frame+0x2de>
    for (int x=0; x<128; x++){
 8003bb0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003bb2:	3301      	adds	r3, #1
 8003bb4:	667b      	str	r3, [r7, #100]	@ 0x64
 8003bb6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003bb8:	2b7f      	cmp	r3, #127	@ 0x7f
 8003bba:	dd90      	ble.n	8003ade <VIZ_Draw_Frame+0x232>
        }
    }

    char buf[24];
    snprintf(buf, sizeof(buf), "Pk:%5.1fHz", peak_hz);
 8003bbc:	edd7 7a02 	vldr	s15, [r7, #8]
 8003bc0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003bc4:	f107 031c 	add.w	r3, r7, #28
 8003bc8:	ed8d 7b00 	vstr	d7, [sp]
 8003bcc:	4a10      	ldr	r2, [pc, #64]	@ (8003c10 <VIZ_Draw_Frame+0x364>)
 8003bce:	2118      	movs	r1, #24
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f00d fa89 	bl	80110e8 <sniprintf>
    OLED_ShowString(0, 32, buf, OLED_6X8);
 8003bd6:	f107 021c 	add.w	r2, r7, #28
 8003bda:	2306      	movs	r3, #6
 8003bdc:	2120      	movs	r1, #32
 8003bde:	2000      	movs	r0, #0
 8003be0:	f7fd fa2c 	bl	800103c <OLED_ShowString>

    OLED_UpdateArea(0, 0,   128, 32);
 8003be4:	2320      	movs	r3, #32
 8003be6:	2280      	movs	r2, #128	@ 0x80
 8003be8:	2100      	movs	r1, #0
 8003bea:	2000      	movs	r0, #0
 8003bec:	f7fd f8e0 	bl	8000db0 <OLED_UpdateArea>
    OLED_UpdateArea(0, 32,  128, 32);
 8003bf0:	2320      	movs	r3, #32
 8003bf2:	2280      	movs	r2, #128	@ 0x80
 8003bf4:	2120      	movs	r1, #32
 8003bf6:	2000      	movs	r0, #0
 8003bf8:	f7fd f8da 	bl	8000db0 <OLED_UpdateArea>
}
 8003bfc:	bf00      	nop
 8003bfe:	3778      	adds	r7, #120	@ 0x78
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	43000000 	.word	0x43000000
 8003c08:	42700000 	.word	0x42700000
 8003c0c:	358637bd 	.word	0x358637bd
 8003c10:	08013794 	.word	0x08013794

08003c14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003c14:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8003c50 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8003c18:	f7fc ffba 	bl	8000b90 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003c1c:	f7fc ff0a 	bl	8000a34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003c20:	480c      	ldr	r0, [pc, #48]	@ (8003c54 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003c22:	490d      	ldr	r1, [pc, #52]	@ (8003c58 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003c24:	4a0d      	ldr	r2, [pc, #52]	@ (8003c5c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003c26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003c28:	e002      	b.n	8003c30 <LoopCopyDataInit>

08003c2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c2e:	3304      	adds	r3, #4

08003c30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c34:	d3f9      	bcc.n	8003c2a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c36:	4a0a      	ldr	r2, [pc, #40]	@ (8003c60 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003c38:	4c0a      	ldr	r4, [pc, #40]	@ (8003c64 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003c3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c3c:	e001      	b.n	8003c42 <LoopFillZerobss>

08003c3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c40:	3204      	adds	r2, #4

08003c42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c44:	d3fb      	bcc.n	8003c3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003c46:	f00d fb21 	bl	801128c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003c4a:	f7fe fd3f 	bl	80026cc <main>
  bx  lr
 8003c4e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003c50:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8003c54:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8003c58:	240001ec 	.word	0x240001ec
  ldr r2, =_sidata
 8003c5c:	080282d0 	.word	0x080282d0
  ldr r2, =_sbss
 8003c60:	24000c00 	.word	0x24000c00
  ldr r4, =_ebss
 8003c64:	240054c0 	.word	0x240054c0

08003c68 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c68:	e7fe      	b.n	8003c68 <ADC3_IRQHandler>
	...

08003c6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b082      	sub	sp, #8
 8003c70:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c72:	2003      	movs	r0, #3
 8003c74:	f001 fb30 	bl	80052d8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003c78:	f005 fc54 	bl	8009524 <HAL_RCC_GetSysClockFreq>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	4b15      	ldr	r3, [pc, #84]	@ (8003cd4 <HAL_Init+0x68>)
 8003c80:	699b      	ldr	r3, [r3, #24]
 8003c82:	0a1b      	lsrs	r3, r3, #8
 8003c84:	f003 030f 	and.w	r3, r3, #15
 8003c88:	4913      	ldr	r1, [pc, #76]	@ (8003cd8 <HAL_Init+0x6c>)
 8003c8a:	5ccb      	ldrb	r3, [r1, r3]
 8003c8c:	f003 031f 	and.w	r3, r3, #31
 8003c90:	fa22 f303 	lsr.w	r3, r2, r3
 8003c94:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003c96:	4b0f      	ldr	r3, [pc, #60]	@ (8003cd4 <HAL_Init+0x68>)
 8003c98:	699b      	ldr	r3, [r3, #24]
 8003c9a:	f003 030f 	and.w	r3, r3, #15
 8003c9e:	4a0e      	ldr	r2, [pc, #56]	@ (8003cd8 <HAL_Init+0x6c>)
 8003ca0:	5cd3      	ldrb	r3, [r2, r3]
 8003ca2:	f003 031f 	and.w	r3, r3, #31
 8003ca6:	687a      	ldr	r2, [r7, #4]
 8003ca8:	fa22 f303 	lsr.w	r3, r2, r3
 8003cac:	4a0b      	ldr	r2, [pc, #44]	@ (8003cdc <HAL_Init+0x70>)
 8003cae:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003cb0:	4a0b      	ldr	r2, [pc, #44]	@ (8003ce0 <HAL_Init+0x74>)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003cb6:	200f      	movs	r0, #15
 8003cb8:	f000 f814 	bl	8003ce4 <HAL_InitTick>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d001      	beq.n	8003cc6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e002      	b.n	8003ccc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003cc6:	f7ff fb2f 	bl	8003328 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003cca:	2300      	movs	r3, #0
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3708      	adds	r7, #8
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	58024400 	.word	0x58024400
 8003cd8:	080137a0 	.word	0x080137a0
 8003cdc:	24000004 	.word	0x24000004
 8003ce0:	24000000 	.word	0x24000000

08003ce4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b082      	sub	sp, #8
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003cec:	4b15      	ldr	r3, [pc, #84]	@ (8003d44 <HAL_InitTick+0x60>)
 8003cee:	781b      	ldrb	r3, [r3, #0]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d101      	bne.n	8003cf8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e021      	b.n	8003d3c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003cf8:	4b13      	ldr	r3, [pc, #76]	@ (8003d48 <HAL_InitTick+0x64>)
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	4b11      	ldr	r3, [pc, #68]	@ (8003d44 <HAL_InitTick+0x60>)
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	4619      	mov	r1, r3
 8003d02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003d06:	fbb3 f3f1 	udiv	r3, r3, r1
 8003d0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f001 fb15 	bl	800533e <HAL_SYSTICK_Config>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d001      	beq.n	8003d1e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e00e      	b.n	8003d3c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2b0f      	cmp	r3, #15
 8003d22:	d80a      	bhi.n	8003d3a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d24:	2200      	movs	r2, #0
 8003d26:	6879      	ldr	r1, [r7, #4]
 8003d28:	f04f 30ff 	mov.w	r0, #4294967295
 8003d2c:	f001 fadf 	bl	80052ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003d30:	4a06      	ldr	r2, [pc, #24]	@ (8003d4c <HAL_InitTick+0x68>)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003d36:	2300      	movs	r3, #0
 8003d38:	e000      	b.n	8003d3c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3708      	adds	r7, #8
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	24000020 	.word	0x24000020
 8003d48:	24000000 	.word	0x24000000
 8003d4c:	2400001c 	.word	0x2400001c

08003d50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d50:	b480      	push	{r7}
 8003d52:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003d54:	4b06      	ldr	r3, [pc, #24]	@ (8003d70 <HAL_IncTick+0x20>)
 8003d56:	781b      	ldrb	r3, [r3, #0]
 8003d58:	461a      	mov	r2, r3
 8003d5a:	4b06      	ldr	r3, [pc, #24]	@ (8003d74 <HAL_IncTick+0x24>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4413      	add	r3, r2
 8003d60:	4a04      	ldr	r2, [pc, #16]	@ (8003d74 <HAL_IncTick+0x24>)
 8003d62:	6013      	str	r3, [r2, #0]
}
 8003d64:	bf00      	nop
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr
 8003d6e:	bf00      	nop
 8003d70:	24000020 	.word	0x24000020
 8003d74:	24005370 	.word	0x24005370

08003d78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	af00      	add	r7, sp, #0
  return uwTick;
 8003d7c:	4b03      	ldr	r3, [pc, #12]	@ (8003d8c <HAL_GetTick+0x14>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr
 8003d8a:	bf00      	nop
 8003d8c:	24005370 	.word	0x24005370

08003d90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d98:	f7ff ffee 	bl	8003d78 <HAL_GetTick>
 8003d9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003da8:	d005      	beq.n	8003db6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003daa:	4b0a      	ldr	r3, [pc, #40]	@ (8003dd4 <HAL_Delay+0x44>)
 8003dac:	781b      	ldrb	r3, [r3, #0]
 8003dae:	461a      	mov	r2, r3
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	4413      	add	r3, r2
 8003db4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003db6:	bf00      	nop
 8003db8:	f7ff ffde 	bl	8003d78 <HAL_GetTick>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	68fa      	ldr	r2, [r7, #12]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d8f7      	bhi.n	8003db8 <HAL_Delay+0x28>
  {
  }
}
 8003dc8:	bf00      	nop
 8003dca:	bf00      	nop
 8003dcc:	3710      	adds	r7, #16
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop
 8003dd4:	24000020 	.word	0x24000020

08003dd8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003ddc:	4b03      	ldr	r3, [pc, #12]	@ (8003dec <HAL_GetREVID+0x14>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	0c1b      	lsrs	r3, r3, #16
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr
 8003dec:	5c001000 	.word	0x5c001000

08003df0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b083      	sub	sp, #12
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
 8003df8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	431a      	orrs	r2, r3
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	609a      	str	r2, [r3, #8]
}
 8003e0a:	bf00      	nop
 8003e0c:	370c      	adds	r7, #12
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr

08003e16 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003e16:	b480      	push	{r7}
 8003e18:	b083      	sub	sp, #12
 8003e1a:	af00      	add	r7, sp, #0
 8003e1c:	6078      	str	r0, [r7, #4]
 8003e1e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	431a      	orrs	r2, r3
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	609a      	str	r2, [r3, #8]
}
 8003e30:	bf00      	nop
 8003e32:	370c      	adds	r7, #12
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr

08003e3c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b083      	sub	sp, #12
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	370c      	adds	r7, #12
 8003e50:	46bd      	mov	sp, r7
 8003e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e56:	4770      	bx	lr

08003e58 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b087      	sub	sp, #28
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d107      	bne.n	8003e7c <LL_ADC_SetChannelPreselection+0x24>
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	0e9b      	lsrs	r3, r3, #26
 8003e70:	f003 031f 	and.w	r3, r3, #31
 8003e74:	2201      	movs	r2, #1
 8003e76:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7a:	e015      	b.n	8003ea8 <LL_ADC_SetChannelPreselection+0x50>
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	fa93 f3a3 	rbit	r3, r3
 8003e86:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d101      	bne.n	8003e96 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8003e92:	2320      	movs	r3, #32
 8003e94:	e003      	b.n	8003e9e <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	fab3 f383 	clz	r3, r3
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	f003 031f 	and.w	r3, r3, #31
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea8:	687a      	ldr	r2, [r7, #4]
 8003eaa:	69d2      	ldr	r2, [r2, #28]
 8003eac:	431a      	orrs	r2, r3
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8003eb2:	bf00      	nop
 8003eb4:	371c      	adds	r7, #28
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebc:	4770      	bx	lr

08003ebe <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003ebe:	b480      	push	{r7}
 8003ec0:	b087      	sub	sp, #28
 8003ec2:	af00      	add	r7, sp, #0
 8003ec4:	60f8      	str	r0, [r7, #12]
 8003ec6:	60b9      	str	r1, [r7, #8]
 8003ec8:	607a      	str	r2, [r7, #4]
 8003eca:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	3360      	adds	r3, #96	@ 0x60
 8003ed0:	461a      	mov	r2, r3
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	4413      	add	r3, r2
 8003ed8:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	430b      	orrs	r3, r1
 8003eec:	431a      	orrs	r2, r3
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003ef2:	bf00      	nop
 8003ef4:	371c      	adds	r7, #28
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr

08003efe <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8003efe:	b480      	push	{r7}
 8003f00:	b085      	sub	sp, #20
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	60f8      	str	r0, [r7, #12]
 8003f06:	60b9      	str	r1, [r7, #8]
 8003f08:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	691b      	ldr	r3, [r3, #16]
 8003f0e:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	f003 031f 	and.w	r3, r3, #31
 8003f18:	6879      	ldr	r1, [r7, #4]
 8003f1a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f1e:	431a      	orrs	r2, r3
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	611a      	str	r2, [r3, #16]
}
 8003f24:	bf00      	nop
 8003f26:	3714      	adds	r7, #20
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2e:	4770      	bx	lr

08003f30 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b087      	sub	sp, #28
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	60f8      	str	r0, [r7, #12]
 8003f38:	60b9      	str	r1, [r7, #8]
 8003f3a:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	3360      	adds	r3, #96	@ 0x60
 8003f40:	461a      	mov	r2, r3
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	009b      	lsls	r3, r3, #2
 8003f46:	4413      	add	r3, r2
 8003f48:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	431a      	orrs	r2, r3
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	601a      	str	r2, [r3, #0]
  }
}
 8003f5a:	bf00      	nop
 8003f5c:	371c      	adds	r7, #28
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f64:	4770      	bx	lr

08003f66 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003f66:	b480      	push	{r7}
 8003f68:	b083      	sub	sp, #12
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	68db      	ldr	r3, [r3, #12]
 8003f72:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d101      	bne.n	8003f7e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e000      	b.n	8003f80 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003f7e:	2300      	movs	r3, #0
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	370c      	adds	r7, #12
 8003f84:	46bd      	mov	sp, r7
 8003f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8a:	4770      	bx	lr

08003f8c <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b087      	sub	sp, #28
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	60f8      	str	r0, [r7, #12]
 8003f94:	60b9      	str	r1, [r7, #8]
 8003f96:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	3330      	adds	r3, #48	@ 0x30
 8003f9c:	461a      	mov	r2, r3
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	0a1b      	lsrs	r3, r3, #8
 8003fa2:	009b      	lsls	r3, r3, #2
 8003fa4:	f003 030c 	and.w	r3, r3, #12
 8003fa8:	4413      	add	r3, r2
 8003faa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	f003 031f 	and.w	r3, r3, #31
 8003fb6:	211f      	movs	r1, #31
 8003fb8:	fa01 f303 	lsl.w	r3, r1, r3
 8003fbc:	43db      	mvns	r3, r3
 8003fbe:	401a      	ands	r2, r3
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	0e9b      	lsrs	r3, r3, #26
 8003fc4:	f003 011f 	and.w	r1, r3, #31
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	f003 031f 	and.w	r3, r3, #31
 8003fce:	fa01 f303 	lsl.w	r3, r1, r3
 8003fd2:	431a      	orrs	r2, r3
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003fd8:	bf00      	nop
 8003fda:	371c      	adds	r7, #28
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr

08003fe4 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b083      	sub	sp, #12
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	f023 0203 	bic.w	r2, r3, #3
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	431a      	orrs	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	60da      	str	r2, [r3, #12]
}
 8003ffe:	bf00      	nop
 8004000:	370c      	adds	r7, #12
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr

0800400a <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800400a:	b480      	push	{r7}
 800400c:	b087      	sub	sp, #28
 800400e:	af00      	add	r7, sp, #0
 8004010:	60f8      	str	r0, [r7, #12]
 8004012:	60b9      	str	r1, [r7, #8]
 8004014:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	3314      	adds	r3, #20
 800401a:	461a      	mov	r2, r3
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	0e5b      	lsrs	r3, r3, #25
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	f003 0304 	and.w	r3, r3, #4
 8004026:	4413      	add	r3, r2
 8004028:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	0d1b      	lsrs	r3, r3, #20
 8004032:	f003 031f 	and.w	r3, r3, #31
 8004036:	2107      	movs	r1, #7
 8004038:	fa01 f303 	lsl.w	r3, r1, r3
 800403c:	43db      	mvns	r3, r3
 800403e:	401a      	ands	r2, r3
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	0d1b      	lsrs	r3, r3, #20
 8004044:	f003 031f 	and.w	r3, r3, #31
 8004048:	6879      	ldr	r1, [r7, #4]
 800404a:	fa01 f303 	lsl.w	r3, r1, r3
 800404e:	431a      	orrs	r2, r3
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004054:	bf00      	nop
 8004056:	371c      	adds	r7, #28
 8004058:	46bd      	mov	sp, r7
 800405a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405e:	4770      	bx	lr

08004060 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004060:	b480      	push	{r7}
 8004062:	b085      	sub	sp, #20
 8004064:	af00      	add	r7, sp, #0
 8004066:	60f8      	str	r0, [r7, #12]
 8004068:	60b9      	str	r1, [r7, #8]
 800406a:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004078:	43db      	mvns	r3, r3
 800407a:	401a      	ands	r2, r3
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	f003 0318 	and.w	r3, r3, #24
 8004082:	4908      	ldr	r1, [pc, #32]	@ (80040a4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004084:	40d9      	lsrs	r1, r3
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	400b      	ands	r3, r1
 800408a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800408e:	431a      	orrs	r2, r3
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8004096:	bf00      	nop
 8004098:	3714      	adds	r7, #20
 800409a:	46bd      	mov	sp, r7
 800409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a0:	4770      	bx	lr
 80040a2:	bf00      	nop
 80040a4:	000fffff 	.word	0x000fffff

080040a8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80040a8:	b480      	push	{r7}
 80040aa:	b083      	sub	sp, #12
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	f003 031f 	and.w	r3, r3, #31
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	370c      	adds	r7, #12
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr

080040c4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b083      	sub	sp, #12
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	689a      	ldr	r2, [r3, #8]
 80040d0:	4b04      	ldr	r3, [pc, #16]	@ (80040e4 <LL_ADC_DisableDeepPowerDown+0x20>)
 80040d2:	4013      	ands	r3, r2
 80040d4:	687a      	ldr	r2, [r7, #4]
 80040d6:	6093      	str	r3, [r2, #8]
}
 80040d8:	bf00      	nop
 80040da:	370c      	adds	r7, #12
 80040dc:	46bd      	mov	sp, r7
 80040de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e2:	4770      	bx	lr
 80040e4:	5fffffc0 	.word	0x5fffffc0

080040e8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b083      	sub	sp, #12
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80040f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80040fc:	d101      	bne.n	8004102 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80040fe:	2301      	movs	r3, #1
 8004100:	e000      	b.n	8004104 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004102:	2300      	movs	r3, #0
}
 8004104:	4618      	mov	r0, r3
 8004106:	370c      	adds	r7, #12
 8004108:	46bd      	mov	sp, r7
 800410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410e:	4770      	bx	lr

08004110 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004110:	b480      	push	{r7}
 8004112:	b083      	sub	sp, #12
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	689a      	ldr	r2, [r3, #8]
 800411c:	4b05      	ldr	r3, [pc, #20]	@ (8004134 <LL_ADC_EnableInternalRegulator+0x24>)
 800411e:	4013      	ands	r3, r2
 8004120:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004128:	bf00      	nop
 800412a:	370c      	adds	r7, #12
 800412c:	46bd      	mov	sp, r7
 800412e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004132:	4770      	bx	lr
 8004134:	6fffffc0 	.word	0x6fffffc0

08004138 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004138:	b480      	push	{r7}
 800413a:	b083      	sub	sp, #12
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004148:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800414c:	d101      	bne.n	8004152 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800414e:	2301      	movs	r3, #1
 8004150:	e000      	b.n	8004154 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004152:	2300      	movs	r3, #0
}
 8004154:	4618      	mov	r0, r3
 8004156:	370c      	adds	r7, #12
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr

08004160 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	689a      	ldr	r2, [r3, #8]
 800416c:	4b05      	ldr	r3, [pc, #20]	@ (8004184 <LL_ADC_Enable+0x24>)
 800416e:	4013      	ands	r3, r2
 8004170:	f043 0201 	orr.w	r2, r3, #1
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004178:	bf00      	nop
 800417a:	370c      	adds	r7, #12
 800417c:	46bd      	mov	sp, r7
 800417e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004182:	4770      	bx	lr
 8004184:	7fffffc0 	.word	0x7fffffc0

08004188 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004188:	b480      	push	{r7}
 800418a:	b083      	sub	sp, #12
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	f003 0301 	and.w	r3, r3, #1
 8004198:	2b01      	cmp	r3, #1
 800419a:	d101      	bne.n	80041a0 <LL_ADC_IsEnabled+0x18>
 800419c:	2301      	movs	r3, #1
 800419e:	e000      	b.n	80041a2 <LL_ADC_IsEnabled+0x1a>
 80041a0:	2300      	movs	r3, #0
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	370c      	adds	r7, #12
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr
	...

080041b0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b083      	sub	sp, #12
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	689a      	ldr	r2, [r3, #8]
 80041bc:	4b05      	ldr	r3, [pc, #20]	@ (80041d4 <LL_ADC_REG_StartConversion+0x24>)
 80041be:	4013      	ands	r3, r2
 80041c0:	f043 0204 	orr.w	r2, r3, #4
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80041c8:	bf00      	nop
 80041ca:	370c      	adds	r7, #12
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr
 80041d4:	7fffffc0 	.word	0x7fffffc0

080041d8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80041d8:	b480      	push	{r7}
 80041da:	b083      	sub	sp, #12
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	f003 0304 	and.w	r3, r3, #4
 80041e8:	2b04      	cmp	r3, #4
 80041ea:	d101      	bne.n	80041f0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80041ec:	2301      	movs	r3, #1
 80041ee:	e000      	b.n	80041f2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80041f0:	2300      	movs	r3, #0
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	370c      	adds	r7, #12
 80041f6:	46bd      	mov	sp, r7
 80041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fc:	4770      	bx	lr

080041fe <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80041fe:	b480      	push	{r7}
 8004200:	b083      	sub	sp, #12
 8004202:	af00      	add	r7, sp, #0
 8004204:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	f003 0308 	and.w	r3, r3, #8
 800420e:	2b08      	cmp	r3, #8
 8004210:	d101      	bne.n	8004216 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004212:	2301      	movs	r3, #1
 8004214:	e000      	b.n	8004218 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004216:	2300      	movs	r3, #0
}
 8004218:	4618      	mov	r0, r3
 800421a:	370c      	adds	r7, #12
 800421c:	46bd      	mov	sp, r7
 800421e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004222:	4770      	bx	lr

08004224 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004224:	b590      	push	{r4, r7, lr}
 8004226:	b089      	sub	sp, #36	@ 0x24
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800422c:	2300      	movs	r3, #0
 800422e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004230:	2300      	movs	r3, #0
 8004232:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d101      	bne.n	800423e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800423a:	2301      	movs	r3, #1
 800423c:	e18f      	b.n	800455e <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	68db      	ldr	r3, [r3, #12]
 8004242:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004248:	2b00      	cmp	r3, #0
 800424a:	d109      	bne.n	8004260 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f7fd fa19 	bl	8001684 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2200      	movs	r2, #0
 800425c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4618      	mov	r0, r3
 8004266:	f7ff ff3f 	bl	80040e8 <LL_ADC_IsDeepPowerDownEnabled>
 800426a:	4603      	mov	r3, r0
 800426c:	2b00      	cmp	r3, #0
 800426e:	d004      	beq.n	800427a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4618      	mov	r0, r3
 8004276:	f7ff ff25 	bl	80040c4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4618      	mov	r0, r3
 8004280:	f7ff ff5a 	bl	8004138 <LL_ADC_IsInternalRegulatorEnabled>
 8004284:	4603      	mov	r3, r0
 8004286:	2b00      	cmp	r3, #0
 8004288:	d114      	bne.n	80042b4 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4618      	mov	r0, r3
 8004290:	f7ff ff3e 	bl	8004110 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004294:	4b87      	ldr	r3, [pc, #540]	@ (80044b4 <HAL_ADC_Init+0x290>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	099b      	lsrs	r3, r3, #6
 800429a:	4a87      	ldr	r2, [pc, #540]	@ (80044b8 <HAL_ADC_Init+0x294>)
 800429c:	fba2 2303 	umull	r2, r3, r2, r3
 80042a0:	099b      	lsrs	r3, r3, #6
 80042a2:	3301      	adds	r3, #1
 80042a4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80042a6:	e002      	b.n	80042ae <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	3b01      	subs	r3, #1
 80042ac:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d1f9      	bne.n	80042a8 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4618      	mov	r0, r3
 80042ba:	f7ff ff3d 	bl	8004138 <LL_ADC_IsInternalRegulatorEnabled>
 80042be:	4603      	mov	r3, r0
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d10d      	bne.n	80042e0 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042c8:	f043 0210 	orr.w	r2, r3, #16
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042d4:	f043 0201 	orr.w	r2, r3, #1
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4618      	mov	r0, r3
 80042e6:	f7ff ff77 	bl	80041d8 <LL_ADC_REG_IsConversionOngoing>
 80042ea:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042f0:	f003 0310 	and.w	r3, r3, #16
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	f040 8129 	bne.w	800454c <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	f040 8125 	bne.w	800454c <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004306:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800430a:	f043 0202 	orr.w	r2, r3, #2
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4618      	mov	r0, r3
 8004318:	f7ff ff36 	bl	8004188 <LL_ADC_IsEnabled>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d136      	bne.n	8004390 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a65      	ldr	r2, [pc, #404]	@ (80044bc <HAL_ADC_Init+0x298>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d004      	beq.n	8004336 <HAL_ADC_Init+0x112>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a63      	ldr	r2, [pc, #396]	@ (80044c0 <HAL_ADC_Init+0x29c>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d10e      	bne.n	8004354 <HAL_ADC_Init+0x130>
 8004336:	4861      	ldr	r0, [pc, #388]	@ (80044bc <HAL_ADC_Init+0x298>)
 8004338:	f7ff ff26 	bl	8004188 <LL_ADC_IsEnabled>
 800433c:	4604      	mov	r4, r0
 800433e:	4860      	ldr	r0, [pc, #384]	@ (80044c0 <HAL_ADC_Init+0x29c>)
 8004340:	f7ff ff22 	bl	8004188 <LL_ADC_IsEnabled>
 8004344:	4603      	mov	r3, r0
 8004346:	4323      	orrs	r3, r4
 8004348:	2b00      	cmp	r3, #0
 800434a:	bf0c      	ite	eq
 800434c:	2301      	moveq	r3, #1
 800434e:	2300      	movne	r3, #0
 8004350:	b2db      	uxtb	r3, r3
 8004352:	e008      	b.n	8004366 <HAL_ADC_Init+0x142>
 8004354:	485b      	ldr	r0, [pc, #364]	@ (80044c4 <HAL_ADC_Init+0x2a0>)
 8004356:	f7ff ff17 	bl	8004188 <LL_ADC_IsEnabled>
 800435a:	4603      	mov	r3, r0
 800435c:	2b00      	cmp	r3, #0
 800435e:	bf0c      	ite	eq
 8004360:	2301      	moveq	r3, #1
 8004362:	2300      	movne	r3, #0
 8004364:	b2db      	uxtb	r3, r3
 8004366:	2b00      	cmp	r3, #0
 8004368:	d012      	beq.n	8004390 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a53      	ldr	r2, [pc, #332]	@ (80044bc <HAL_ADC_Init+0x298>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d004      	beq.n	800437e <HAL_ADC_Init+0x15a>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a51      	ldr	r2, [pc, #324]	@ (80044c0 <HAL_ADC_Init+0x29c>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d101      	bne.n	8004382 <HAL_ADC_Init+0x15e>
 800437e:	4a52      	ldr	r2, [pc, #328]	@ (80044c8 <HAL_ADC_Init+0x2a4>)
 8004380:	e000      	b.n	8004384 <HAL_ADC_Init+0x160>
 8004382:	4a52      	ldr	r2, [pc, #328]	@ (80044cc <HAL_ADC_Init+0x2a8>)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	4619      	mov	r1, r3
 800438a:	4610      	mov	r0, r2
 800438c:	f7ff fd30 	bl	8003df0 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8004390:	f7ff fd22 	bl	8003dd8 <HAL_GetREVID>
 8004394:	4603      	mov	r3, r0
 8004396:	f241 0203 	movw	r2, #4099	@ 0x1003
 800439a:	4293      	cmp	r3, r2
 800439c:	d914      	bls.n	80043c8 <HAL_ADC_Init+0x1a4>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	2b10      	cmp	r3, #16
 80043a4:	d110      	bne.n	80043c8 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	7d5b      	ldrb	r3, [r3, #21]
 80043aa:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80043b0:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80043b6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	7f1b      	ldrb	r3, [r3, #28]
 80043bc:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80043be:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80043c0:	f043 030c 	orr.w	r3, r3, #12
 80043c4:	61bb      	str	r3, [r7, #24]
 80043c6:	e00d      	b.n	80043e4 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	7d5b      	ldrb	r3, [r3, #21]
 80043cc:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80043d2:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80043d8:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	7f1b      	ldrb	r3, [r3, #28]
 80043de:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80043e0:	4313      	orrs	r3, r2
 80043e2:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	7f1b      	ldrb	r3, [r3, #28]
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d106      	bne.n	80043fa <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6a1b      	ldr	r3, [r3, #32]
 80043f0:	3b01      	subs	r3, #1
 80043f2:	045b      	lsls	r3, r3, #17
 80043f4:	69ba      	ldr	r2, [r7, #24]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d009      	beq.n	8004416 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004406:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800440e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004410:	69ba      	ldr	r2, [r7, #24]
 8004412:	4313      	orrs	r3, r2
 8004414:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	68da      	ldr	r2, [r3, #12]
 800441c:	4b2c      	ldr	r3, [pc, #176]	@ (80044d0 <HAL_ADC_Init+0x2ac>)
 800441e:	4013      	ands	r3, r2
 8004420:	687a      	ldr	r2, [r7, #4]
 8004422:	6812      	ldr	r2, [r2, #0]
 8004424:	69b9      	ldr	r1, [r7, #24]
 8004426:	430b      	orrs	r3, r1
 8004428:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4618      	mov	r0, r3
 8004430:	f7ff fed2 	bl	80041d8 <LL_ADC_REG_IsConversionOngoing>
 8004434:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4618      	mov	r0, r3
 800443c:	f7ff fedf 	bl	80041fe <LL_ADC_INJ_IsConversionOngoing>
 8004440:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d15f      	bne.n	8004508 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d15c      	bne.n	8004508 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	7d1b      	ldrb	r3, [r3, #20]
 8004452:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8004458:	4313      	orrs	r3, r2
 800445a:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	68da      	ldr	r2, [r3, #12]
 8004462:	4b1c      	ldr	r3, [pc, #112]	@ (80044d4 <HAL_ADC_Init+0x2b0>)
 8004464:	4013      	ands	r3, r2
 8004466:	687a      	ldr	r2, [r7, #4]
 8004468:	6812      	ldr	r2, [r2, #0]
 800446a:	69b9      	ldr	r1, [r7, #24]
 800446c:	430b      	orrs	r3, r1
 800446e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004476:	2b01      	cmp	r3, #1
 8004478:	d130      	bne.n	80044dc <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800447e:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	691a      	ldr	r2, [r3, #16]
 8004486:	4b14      	ldr	r3, [pc, #80]	@ (80044d8 <HAL_ADC_Init+0x2b4>)
 8004488:	4013      	ands	r3, r2
 800448a:	687a      	ldr	r2, [r7, #4]
 800448c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800448e:	3a01      	subs	r2, #1
 8004490:	0411      	lsls	r1, r2, #16
 8004492:	687a      	ldr	r2, [r7, #4]
 8004494:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004496:	4311      	orrs	r1, r2
 8004498:	687a      	ldr	r2, [r7, #4]
 800449a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800449c:	4311      	orrs	r1, r2
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80044a2:	430a      	orrs	r2, r1
 80044a4:	431a      	orrs	r2, r3
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f042 0201 	orr.w	r2, r2, #1
 80044ae:	611a      	str	r2, [r3, #16]
 80044b0:	e01c      	b.n	80044ec <HAL_ADC_Init+0x2c8>
 80044b2:	bf00      	nop
 80044b4:	24000000 	.word	0x24000000
 80044b8:	053e2d63 	.word	0x053e2d63
 80044bc:	40022000 	.word	0x40022000
 80044c0:	40022100 	.word	0x40022100
 80044c4:	58026000 	.word	0x58026000
 80044c8:	40022300 	.word	0x40022300
 80044cc:	58026300 	.word	0x58026300
 80044d0:	fff0c003 	.word	0xfff0c003
 80044d4:	ffffbffc 	.word	0xffffbffc
 80044d8:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	691a      	ldr	r2, [r3, #16]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f022 0201 	bic.w	r2, r2, #1
 80044ea:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	691b      	ldr	r3, [r3, #16]
 80044f2:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	430a      	orrs	r2, r1
 8004500:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f000 fd0c 	bl	8004f20 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	2b01      	cmp	r3, #1
 800450e:	d10c      	bne.n	800452a <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004516:	f023 010f 	bic.w	r1, r3, #15
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	699b      	ldr	r3, [r3, #24]
 800451e:	1e5a      	subs	r2, r3, #1
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	430a      	orrs	r2, r1
 8004526:	631a      	str	r2, [r3, #48]	@ 0x30
 8004528:	e007      	b.n	800453a <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f022 020f 	bic.w	r2, r2, #15
 8004538:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800453e:	f023 0303 	bic.w	r3, r3, #3
 8004542:	f043 0201 	orr.w	r2, r3, #1
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	655a      	str	r2, [r3, #84]	@ 0x54
 800454a:	e007      	b.n	800455c <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004550:	f043 0210 	orr.w	r2, r3, #16
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800455c:	7ffb      	ldrb	r3, [r7, #31]
}
 800455e:	4618      	mov	r0, r3
 8004560:	3724      	adds	r7, #36	@ 0x24
 8004562:	46bd      	mov	sp, r7
 8004564:	bd90      	pop	{r4, r7, pc}
 8004566:	bf00      	nop

08004568 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b086      	sub	sp, #24
 800456c:	af00      	add	r7, sp, #0
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	60b9      	str	r1, [r7, #8]
 8004572:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a55      	ldr	r2, [pc, #340]	@ (80046d0 <HAL_ADC_Start_DMA+0x168>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d004      	beq.n	8004588 <HAL_ADC_Start_DMA+0x20>
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a54      	ldr	r2, [pc, #336]	@ (80046d4 <HAL_ADC_Start_DMA+0x16c>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d101      	bne.n	800458c <HAL_ADC_Start_DMA+0x24>
 8004588:	4b53      	ldr	r3, [pc, #332]	@ (80046d8 <HAL_ADC_Start_DMA+0x170>)
 800458a:	e000      	b.n	800458e <HAL_ADC_Start_DMA+0x26>
 800458c:	4b53      	ldr	r3, [pc, #332]	@ (80046dc <HAL_ADC_Start_DMA+0x174>)
 800458e:	4618      	mov	r0, r3
 8004590:	f7ff fd8a 	bl	80040a8 <LL_ADC_GetMultimode>
 8004594:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4618      	mov	r0, r3
 800459c:	f7ff fe1c 	bl	80041d8 <LL_ADC_REG_IsConversionOngoing>
 80045a0:	4603      	mov	r3, r0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	f040 808c 	bne.w	80046c0 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d101      	bne.n	80045b6 <HAL_ADC_Start_DMA+0x4e>
 80045b2:	2302      	movs	r3, #2
 80045b4:	e087      	b.n	80046c6 <HAL_ADC_Start_DMA+0x15e>
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2201      	movs	r2, #1
 80045ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d005      	beq.n	80045d0 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	2b05      	cmp	r3, #5
 80045c8:	d002      	beq.n	80045d0 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	2b09      	cmp	r3, #9
 80045ce:	d170      	bne.n	80046b2 <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80045d0:	68f8      	ldr	r0, [r7, #12]
 80045d2:	f000 fb87 	bl	8004ce4 <ADC_Enable>
 80045d6:	4603      	mov	r3, r0
 80045d8:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80045da:	7dfb      	ldrb	r3, [r7, #23]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d163      	bne.n	80046a8 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80045e4:	4b3e      	ldr	r3, [pc, #248]	@ (80046e0 <HAL_ADC_Start_DMA+0x178>)
 80045e6:	4013      	ands	r3, r2
 80045e8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a37      	ldr	r2, [pc, #220]	@ (80046d4 <HAL_ADC_Start_DMA+0x16c>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d002      	beq.n	8004600 <HAL_ADC_Start_DMA+0x98>
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	e000      	b.n	8004602 <HAL_ADC_Start_DMA+0x9a>
 8004600:	4b33      	ldr	r3, [pc, #204]	@ (80046d0 <HAL_ADC_Start_DMA+0x168>)
 8004602:	68fa      	ldr	r2, [r7, #12]
 8004604:	6812      	ldr	r2, [r2, #0]
 8004606:	4293      	cmp	r3, r2
 8004608:	d002      	beq.n	8004610 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d105      	bne.n	800461c <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004614:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004620:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004624:	2b00      	cmp	r3, #0
 8004626:	d006      	beq.n	8004636 <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800462c:	f023 0206 	bic.w	r2, r3, #6
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	659a      	str	r2, [r3, #88]	@ 0x58
 8004634:	e002      	b.n	800463c <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2200      	movs	r2, #0
 800463a:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004640:	4a28      	ldr	r2, [pc, #160]	@ (80046e4 <HAL_ADC_Start_DMA+0x17c>)
 8004642:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004648:	4a27      	ldr	r2, [pc, #156]	@ (80046e8 <HAL_ADC_Start_DMA+0x180>)
 800464a:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004650:	4a26      	ldr	r2, [pc, #152]	@ (80046ec <HAL_ADC_Start_DMA+0x184>)
 8004652:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	221c      	movs	r2, #28
 800465a:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2200      	movs	r2, #0
 8004660:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	685a      	ldr	r2, [r3, #4]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f042 0210 	orr.w	r2, r2, #16
 8004672:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800467c:	4619      	mov	r1, r3
 800467e:	4610      	mov	r0, r2
 8004680:	f7ff fcb0 	bl	8003fe4 <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	3340      	adds	r3, #64	@ 0x40
 800468e:	4619      	mov	r1, r3
 8004690:	68ba      	ldr	r2, [r7, #8]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	f001 fd04 	bl	80060a0 <HAL_DMA_Start_IT>
 8004698:	4603      	mov	r3, r0
 800469a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4618      	mov	r0, r3
 80046a2:	f7ff fd85 	bl	80041b0 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80046a6:	e00d      	b.n	80046c4 <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2200      	movs	r2, #0
 80046ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 80046b0:	e008      	b.n	80046c4 <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2200      	movs	r2, #0
 80046ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80046be:	e001      	b.n	80046c4 <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80046c0:	2302      	movs	r3, #2
 80046c2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80046c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	3718      	adds	r7, #24
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	bf00      	nop
 80046d0:	40022000 	.word	0x40022000
 80046d4:	40022100 	.word	0x40022100
 80046d8:	40022300 	.word	0x40022300
 80046dc:	58026300 	.word	0x58026300
 80046e0:	fffff0fe 	.word	0xfffff0fe
 80046e4:	08004df9 	.word	0x08004df9
 80046e8:	08004ed1 	.word	0x08004ed1
 80046ec:	08004eed 	.word	0x08004eed

080046f0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b083      	sub	sp, #12
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80046f8:	bf00      	nop
 80046fa:	370c      	adds	r7, #12
 80046fc:	46bd      	mov	sp, r7
 80046fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004702:	4770      	bx	lr

08004704 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004704:	b590      	push	{r4, r7, lr}
 8004706:	b08d      	sub	sp, #52	@ 0x34
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
 800470c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800470e:	2300      	movs	r3, #0
 8004710:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8004714:	2300      	movs	r3, #0
 8004716:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	68db      	ldr	r3, [r3, #12]
 800471c:	4a65      	ldr	r2, [pc, #404]	@ (80048b4 <HAL_ADC_ConfigChannel+0x1b0>)
 800471e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004726:	2b01      	cmp	r3, #1
 8004728:	d101      	bne.n	800472e <HAL_ADC_ConfigChannel+0x2a>
 800472a:	2302      	movs	r3, #2
 800472c:	e2c7      	b.n	8004cbe <HAL_ADC_ConfigChannel+0x5ba>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2201      	movs	r2, #1
 8004732:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4618      	mov	r0, r3
 800473c:	f7ff fd4c 	bl	80041d8 <LL_ADC_REG_IsConversionOngoing>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	f040 82ac 	bne.w	8004ca0 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	2b00      	cmp	r3, #0
 800474e:	db2c      	blt.n	80047aa <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004758:	2b00      	cmp	r3, #0
 800475a:	d108      	bne.n	800476e <HAL_ADC_ConfigChannel+0x6a>
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	0e9b      	lsrs	r3, r3, #26
 8004762:	f003 031f 	and.w	r3, r3, #31
 8004766:	2201      	movs	r2, #1
 8004768:	fa02 f303 	lsl.w	r3, r2, r3
 800476c:	e016      	b.n	800479c <HAL_ADC_ConfigChannel+0x98>
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	fa93 f3a3 	rbit	r3, r3
 800477a:	613b      	str	r3, [r7, #16]
  return result;
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004780:	69bb      	ldr	r3, [r7, #24]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d101      	bne.n	800478a <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8004786:	2320      	movs	r3, #32
 8004788:	e003      	b.n	8004792 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 800478a:	69bb      	ldr	r3, [r7, #24]
 800478c:	fab3 f383 	clz	r3, r3
 8004790:	b2db      	uxtb	r3, r3
 8004792:	f003 031f 	and.w	r3, r3, #31
 8004796:	2201      	movs	r2, #1
 8004798:	fa02 f303 	lsl.w	r3, r2, r3
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	6812      	ldr	r2, [r2, #0]
 80047a0:	69d1      	ldr	r1, [r2, #28]
 80047a2:	687a      	ldr	r2, [r7, #4]
 80047a4:	6812      	ldr	r2, [r2, #0]
 80047a6:	430b      	orrs	r3, r1
 80047a8:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6818      	ldr	r0, [r3, #0]
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	6859      	ldr	r1, [r3, #4]
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	461a      	mov	r2, r3
 80047b8:	f7ff fbe8 	bl	8003f8c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4618      	mov	r0, r3
 80047c2:	f7ff fd09 	bl	80041d8 <LL_ADC_REG_IsConversionOngoing>
 80047c6:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4618      	mov	r0, r3
 80047ce:	f7ff fd16 	bl	80041fe <LL_ADC_INJ_IsConversionOngoing>
 80047d2:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80047d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	f040 80b8 	bne.w	800494c <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80047dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047de:	2b00      	cmp	r3, #0
 80047e0:	f040 80b4 	bne.w	800494c <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6818      	ldr	r0, [r3, #0]
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	6819      	ldr	r1, [r3, #0]
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	461a      	mov	r2, r3
 80047f2:	f7ff fc0a 	bl	800400a <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80047f6:	4b30      	ldr	r3, [pc, #192]	@ (80048b8 <HAL_ADC_ConfigChannel+0x1b4>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80047fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004802:	d10b      	bne.n	800481c <HAL_ADC_ConfigChannel+0x118>
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	695a      	ldr	r2, [r3, #20]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	68db      	ldr	r3, [r3, #12]
 800480e:	089b      	lsrs	r3, r3, #2
 8004810:	f003 0307 	and.w	r3, r3, #7
 8004814:	005b      	lsls	r3, r3, #1
 8004816:	fa02 f303 	lsl.w	r3, r2, r3
 800481a:	e01d      	b.n	8004858 <HAL_ADC_ConfigChannel+0x154>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	68db      	ldr	r3, [r3, #12]
 8004822:	f003 0310 	and.w	r3, r3, #16
 8004826:	2b00      	cmp	r3, #0
 8004828:	d10b      	bne.n	8004842 <HAL_ADC_ConfigChannel+0x13e>
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	695a      	ldr	r2, [r3, #20]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	68db      	ldr	r3, [r3, #12]
 8004834:	089b      	lsrs	r3, r3, #2
 8004836:	f003 0307 	and.w	r3, r3, #7
 800483a:	005b      	lsls	r3, r3, #1
 800483c:	fa02 f303 	lsl.w	r3, r2, r3
 8004840:	e00a      	b.n	8004858 <HAL_ADC_ConfigChannel+0x154>
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	695a      	ldr	r2, [r3, #20]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	68db      	ldr	r3, [r3, #12]
 800484c:	089b      	lsrs	r3, r3, #2
 800484e:	f003 0304 	and.w	r3, r3, #4
 8004852:	005b      	lsls	r3, r3, #1
 8004854:	fa02 f303 	lsl.w	r3, r2, r3
 8004858:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	691b      	ldr	r3, [r3, #16]
 800485e:	2b04      	cmp	r3, #4
 8004860:	d02c      	beq.n	80048bc <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6818      	ldr	r0, [r3, #0]
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	6919      	ldr	r1, [r3, #16]
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	6a3b      	ldr	r3, [r7, #32]
 8004870:	f7ff fb25 	bl	8003ebe <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6818      	ldr	r0, [r3, #0]
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	6919      	ldr	r1, [r3, #16]
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	7e5b      	ldrb	r3, [r3, #25]
 8004880:	2b01      	cmp	r3, #1
 8004882:	d102      	bne.n	800488a <HAL_ADC_ConfigChannel+0x186>
 8004884:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004888:	e000      	b.n	800488c <HAL_ADC_ConfigChannel+0x188>
 800488a:	2300      	movs	r3, #0
 800488c:	461a      	mov	r2, r3
 800488e:	f7ff fb4f 	bl	8003f30 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6818      	ldr	r0, [r3, #0]
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	6919      	ldr	r1, [r3, #16]
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	7e1b      	ldrb	r3, [r3, #24]
 800489e:	2b01      	cmp	r3, #1
 80048a0:	d102      	bne.n	80048a8 <HAL_ADC_ConfigChannel+0x1a4>
 80048a2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80048a6:	e000      	b.n	80048aa <HAL_ADC_ConfigChannel+0x1a6>
 80048a8:	2300      	movs	r3, #0
 80048aa:	461a      	mov	r2, r3
 80048ac:	f7ff fb27 	bl	8003efe <LL_ADC_SetDataRightShift>
 80048b0:	e04c      	b.n	800494c <HAL_ADC_ConfigChannel+0x248>
 80048b2:	bf00      	nop
 80048b4:	47ff0000 	.word	0x47ff0000
 80048b8:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	069b      	lsls	r3, r3, #26
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d107      	bne.n	80048e0 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80048de:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048e6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	069b      	lsls	r3, r3, #26
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d107      	bne.n	8004904 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004902:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800490a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	069b      	lsls	r3, r3, #26
 8004914:	429a      	cmp	r2, r3
 8004916:	d107      	bne.n	8004928 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004926:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800492e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	069b      	lsls	r3, r3, #26
 8004938:	429a      	cmp	r2, r3
 800493a:	d107      	bne.n	800494c <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800494a:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4618      	mov	r0, r3
 8004952:	f7ff fc19 	bl	8004188 <LL_ADC_IsEnabled>
 8004956:	4603      	mov	r3, r0
 8004958:	2b00      	cmp	r3, #0
 800495a:	f040 81aa 	bne.w	8004cb2 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6818      	ldr	r0, [r3, #0]
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	6819      	ldr	r1, [r3, #0]
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	68db      	ldr	r3, [r3, #12]
 800496a:	461a      	mov	r2, r3
 800496c:	f7ff fb78 	bl	8004060 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	4a87      	ldr	r2, [pc, #540]	@ (8004b94 <HAL_ADC_ConfigChannel+0x490>)
 8004976:	4293      	cmp	r3, r2
 8004978:	f040 809a 	bne.w	8004ab0 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681a      	ldr	r2, [r3, #0]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4984      	ldr	r1, [pc, #528]	@ (8004b98 <HAL_ADC_ConfigChannel+0x494>)
 8004986:	428b      	cmp	r3, r1
 8004988:	d147      	bne.n	8004a1a <HAL_ADC_ConfigChannel+0x316>
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4983      	ldr	r1, [pc, #524]	@ (8004b9c <HAL_ADC_ConfigChannel+0x498>)
 8004990:	428b      	cmp	r3, r1
 8004992:	d040      	beq.n	8004a16 <HAL_ADC_ConfigChannel+0x312>
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4981      	ldr	r1, [pc, #516]	@ (8004ba0 <HAL_ADC_ConfigChannel+0x49c>)
 800499a:	428b      	cmp	r3, r1
 800499c:	d039      	beq.n	8004a12 <HAL_ADC_ConfigChannel+0x30e>
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4980      	ldr	r1, [pc, #512]	@ (8004ba4 <HAL_ADC_ConfigChannel+0x4a0>)
 80049a4:	428b      	cmp	r3, r1
 80049a6:	d032      	beq.n	8004a0e <HAL_ADC_ConfigChannel+0x30a>
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	497e      	ldr	r1, [pc, #504]	@ (8004ba8 <HAL_ADC_ConfigChannel+0x4a4>)
 80049ae:	428b      	cmp	r3, r1
 80049b0:	d02b      	beq.n	8004a0a <HAL_ADC_ConfigChannel+0x306>
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	497d      	ldr	r1, [pc, #500]	@ (8004bac <HAL_ADC_ConfigChannel+0x4a8>)
 80049b8:	428b      	cmp	r3, r1
 80049ba:	d024      	beq.n	8004a06 <HAL_ADC_ConfigChannel+0x302>
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	497b      	ldr	r1, [pc, #492]	@ (8004bb0 <HAL_ADC_ConfigChannel+0x4ac>)
 80049c2:	428b      	cmp	r3, r1
 80049c4:	d01d      	beq.n	8004a02 <HAL_ADC_ConfigChannel+0x2fe>
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	497a      	ldr	r1, [pc, #488]	@ (8004bb4 <HAL_ADC_ConfigChannel+0x4b0>)
 80049cc:	428b      	cmp	r3, r1
 80049ce:	d016      	beq.n	80049fe <HAL_ADC_ConfigChannel+0x2fa>
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4978      	ldr	r1, [pc, #480]	@ (8004bb8 <HAL_ADC_ConfigChannel+0x4b4>)
 80049d6:	428b      	cmp	r3, r1
 80049d8:	d00f      	beq.n	80049fa <HAL_ADC_ConfigChannel+0x2f6>
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4977      	ldr	r1, [pc, #476]	@ (8004bbc <HAL_ADC_ConfigChannel+0x4b8>)
 80049e0:	428b      	cmp	r3, r1
 80049e2:	d008      	beq.n	80049f6 <HAL_ADC_ConfigChannel+0x2f2>
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4975      	ldr	r1, [pc, #468]	@ (8004bc0 <HAL_ADC_ConfigChannel+0x4bc>)
 80049ea:	428b      	cmp	r3, r1
 80049ec:	d101      	bne.n	80049f2 <HAL_ADC_ConfigChannel+0x2ee>
 80049ee:	4b75      	ldr	r3, [pc, #468]	@ (8004bc4 <HAL_ADC_ConfigChannel+0x4c0>)
 80049f0:	e05a      	b.n	8004aa8 <HAL_ADC_ConfigChannel+0x3a4>
 80049f2:	2300      	movs	r3, #0
 80049f4:	e058      	b.n	8004aa8 <HAL_ADC_ConfigChannel+0x3a4>
 80049f6:	4b74      	ldr	r3, [pc, #464]	@ (8004bc8 <HAL_ADC_ConfigChannel+0x4c4>)
 80049f8:	e056      	b.n	8004aa8 <HAL_ADC_ConfigChannel+0x3a4>
 80049fa:	4b74      	ldr	r3, [pc, #464]	@ (8004bcc <HAL_ADC_ConfigChannel+0x4c8>)
 80049fc:	e054      	b.n	8004aa8 <HAL_ADC_ConfigChannel+0x3a4>
 80049fe:	4b6e      	ldr	r3, [pc, #440]	@ (8004bb8 <HAL_ADC_ConfigChannel+0x4b4>)
 8004a00:	e052      	b.n	8004aa8 <HAL_ADC_ConfigChannel+0x3a4>
 8004a02:	4b6c      	ldr	r3, [pc, #432]	@ (8004bb4 <HAL_ADC_ConfigChannel+0x4b0>)
 8004a04:	e050      	b.n	8004aa8 <HAL_ADC_ConfigChannel+0x3a4>
 8004a06:	4b72      	ldr	r3, [pc, #456]	@ (8004bd0 <HAL_ADC_ConfigChannel+0x4cc>)
 8004a08:	e04e      	b.n	8004aa8 <HAL_ADC_ConfigChannel+0x3a4>
 8004a0a:	4b72      	ldr	r3, [pc, #456]	@ (8004bd4 <HAL_ADC_ConfigChannel+0x4d0>)
 8004a0c:	e04c      	b.n	8004aa8 <HAL_ADC_ConfigChannel+0x3a4>
 8004a0e:	4b72      	ldr	r3, [pc, #456]	@ (8004bd8 <HAL_ADC_ConfigChannel+0x4d4>)
 8004a10:	e04a      	b.n	8004aa8 <HAL_ADC_ConfigChannel+0x3a4>
 8004a12:	4b72      	ldr	r3, [pc, #456]	@ (8004bdc <HAL_ADC_ConfigChannel+0x4d8>)
 8004a14:	e048      	b.n	8004aa8 <HAL_ADC_ConfigChannel+0x3a4>
 8004a16:	2301      	movs	r3, #1
 8004a18:	e046      	b.n	8004aa8 <HAL_ADC_ConfigChannel+0x3a4>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4970      	ldr	r1, [pc, #448]	@ (8004be0 <HAL_ADC_ConfigChannel+0x4dc>)
 8004a20:	428b      	cmp	r3, r1
 8004a22:	d140      	bne.n	8004aa6 <HAL_ADC_ConfigChannel+0x3a2>
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	495c      	ldr	r1, [pc, #368]	@ (8004b9c <HAL_ADC_ConfigChannel+0x498>)
 8004a2a:	428b      	cmp	r3, r1
 8004a2c:	d039      	beq.n	8004aa2 <HAL_ADC_ConfigChannel+0x39e>
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	495b      	ldr	r1, [pc, #364]	@ (8004ba0 <HAL_ADC_ConfigChannel+0x49c>)
 8004a34:	428b      	cmp	r3, r1
 8004a36:	d032      	beq.n	8004a9e <HAL_ADC_ConfigChannel+0x39a>
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4959      	ldr	r1, [pc, #356]	@ (8004ba4 <HAL_ADC_ConfigChannel+0x4a0>)
 8004a3e:	428b      	cmp	r3, r1
 8004a40:	d02b      	beq.n	8004a9a <HAL_ADC_ConfigChannel+0x396>
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4958      	ldr	r1, [pc, #352]	@ (8004ba8 <HAL_ADC_ConfigChannel+0x4a4>)
 8004a48:	428b      	cmp	r3, r1
 8004a4a:	d024      	beq.n	8004a96 <HAL_ADC_ConfigChannel+0x392>
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4956      	ldr	r1, [pc, #344]	@ (8004bac <HAL_ADC_ConfigChannel+0x4a8>)
 8004a52:	428b      	cmp	r3, r1
 8004a54:	d01d      	beq.n	8004a92 <HAL_ADC_ConfigChannel+0x38e>
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4955      	ldr	r1, [pc, #340]	@ (8004bb0 <HAL_ADC_ConfigChannel+0x4ac>)
 8004a5c:	428b      	cmp	r3, r1
 8004a5e:	d016      	beq.n	8004a8e <HAL_ADC_ConfigChannel+0x38a>
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4953      	ldr	r1, [pc, #332]	@ (8004bb4 <HAL_ADC_ConfigChannel+0x4b0>)
 8004a66:	428b      	cmp	r3, r1
 8004a68:	d00f      	beq.n	8004a8a <HAL_ADC_ConfigChannel+0x386>
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4952      	ldr	r1, [pc, #328]	@ (8004bb8 <HAL_ADC_ConfigChannel+0x4b4>)
 8004a70:	428b      	cmp	r3, r1
 8004a72:	d008      	beq.n	8004a86 <HAL_ADC_ConfigChannel+0x382>
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4951      	ldr	r1, [pc, #324]	@ (8004bc0 <HAL_ADC_ConfigChannel+0x4bc>)
 8004a7a:	428b      	cmp	r3, r1
 8004a7c:	d101      	bne.n	8004a82 <HAL_ADC_ConfigChannel+0x37e>
 8004a7e:	4b51      	ldr	r3, [pc, #324]	@ (8004bc4 <HAL_ADC_ConfigChannel+0x4c0>)
 8004a80:	e012      	b.n	8004aa8 <HAL_ADC_ConfigChannel+0x3a4>
 8004a82:	2300      	movs	r3, #0
 8004a84:	e010      	b.n	8004aa8 <HAL_ADC_ConfigChannel+0x3a4>
 8004a86:	4b51      	ldr	r3, [pc, #324]	@ (8004bcc <HAL_ADC_ConfigChannel+0x4c8>)
 8004a88:	e00e      	b.n	8004aa8 <HAL_ADC_ConfigChannel+0x3a4>
 8004a8a:	4b4b      	ldr	r3, [pc, #300]	@ (8004bb8 <HAL_ADC_ConfigChannel+0x4b4>)
 8004a8c:	e00c      	b.n	8004aa8 <HAL_ADC_ConfigChannel+0x3a4>
 8004a8e:	4b49      	ldr	r3, [pc, #292]	@ (8004bb4 <HAL_ADC_ConfigChannel+0x4b0>)
 8004a90:	e00a      	b.n	8004aa8 <HAL_ADC_ConfigChannel+0x3a4>
 8004a92:	4b4f      	ldr	r3, [pc, #316]	@ (8004bd0 <HAL_ADC_ConfigChannel+0x4cc>)
 8004a94:	e008      	b.n	8004aa8 <HAL_ADC_ConfigChannel+0x3a4>
 8004a96:	4b4f      	ldr	r3, [pc, #316]	@ (8004bd4 <HAL_ADC_ConfigChannel+0x4d0>)
 8004a98:	e006      	b.n	8004aa8 <HAL_ADC_ConfigChannel+0x3a4>
 8004a9a:	4b4f      	ldr	r3, [pc, #316]	@ (8004bd8 <HAL_ADC_ConfigChannel+0x4d4>)
 8004a9c:	e004      	b.n	8004aa8 <HAL_ADC_ConfigChannel+0x3a4>
 8004a9e:	4b4f      	ldr	r3, [pc, #316]	@ (8004bdc <HAL_ADC_ConfigChannel+0x4d8>)
 8004aa0:	e002      	b.n	8004aa8 <HAL_ADC_ConfigChannel+0x3a4>
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e000      	b.n	8004aa8 <HAL_ADC_ConfigChannel+0x3a4>
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	4619      	mov	r1, r3
 8004aaa:	4610      	mov	r0, r2
 8004aac:	f7ff f9d4 	bl	8003e58 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	f280 80fc 	bge.w	8004cb2 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4a36      	ldr	r2, [pc, #216]	@ (8004b98 <HAL_ADC_ConfigChannel+0x494>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d004      	beq.n	8004ace <HAL_ADC_ConfigChannel+0x3ca>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a45      	ldr	r2, [pc, #276]	@ (8004be0 <HAL_ADC_ConfigChannel+0x4dc>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d101      	bne.n	8004ad2 <HAL_ADC_ConfigChannel+0x3ce>
 8004ace:	4b45      	ldr	r3, [pc, #276]	@ (8004be4 <HAL_ADC_ConfigChannel+0x4e0>)
 8004ad0:	e000      	b.n	8004ad4 <HAL_ADC_ConfigChannel+0x3d0>
 8004ad2:	4b45      	ldr	r3, [pc, #276]	@ (8004be8 <HAL_ADC_ConfigChannel+0x4e4>)
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f7ff f9b1 	bl	8003e3c <LL_ADC_GetCommonPathInternalCh>
 8004ada:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a2d      	ldr	r2, [pc, #180]	@ (8004b98 <HAL_ADC_ConfigChannel+0x494>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d004      	beq.n	8004af0 <HAL_ADC_ConfigChannel+0x3ec>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a3d      	ldr	r2, [pc, #244]	@ (8004be0 <HAL_ADC_ConfigChannel+0x4dc>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d10e      	bne.n	8004b0e <HAL_ADC_ConfigChannel+0x40a>
 8004af0:	4829      	ldr	r0, [pc, #164]	@ (8004b98 <HAL_ADC_ConfigChannel+0x494>)
 8004af2:	f7ff fb49 	bl	8004188 <LL_ADC_IsEnabled>
 8004af6:	4604      	mov	r4, r0
 8004af8:	4839      	ldr	r0, [pc, #228]	@ (8004be0 <HAL_ADC_ConfigChannel+0x4dc>)
 8004afa:	f7ff fb45 	bl	8004188 <LL_ADC_IsEnabled>
 8004afe:	4603      	mov	r3, r0
 8004b00:	4323      	orrs	r3, r4
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	bf0c      	ite	eq
 8004b06:	2301      	moveq	r3, #1
 8004b08:	2300      	movne	r3, #0
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	e008      	b.n	8004b20 <HAL_ADC_ConfigChannel+0x41c>
 8004b0e:	4837      	ldr	r0, [pc, #220]	@ (8004bec <HAL_ADC_ConfigChannel+0x4e8>)
 8004b10:	f7ff fb3a 	bl	8004188 <LL_ADC_IsEnabled>
 8004b14:	4603      	mov	r3, r0
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	bf0c      	ite	eq
 8004b1a:	2301      	moveq	r3, #1
 8004b1c:	2300      	movne	r3, #0
 8004b1e:	b2db      	uxtb	r3, r3
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	f000 80b3 	beq.w	8004c8c <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a31      	ldr	r2, [pc, #196]	@ (8004bf0 <HAL_ADC_ConfigChannel+0x4ec>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d165      	bne.n	8004bfc <HAL_ADC_ConfigChannel+0x4f8>
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d160      	bne.n	8004bfc <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a2b      	ldr	r2, [pc, #172]	@ (8004bec <HAL_ADC_ConfigChannel+0x4e8>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	f040 80b6 	bne.w	8004cb2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a13      	ldr	r2, [pc, #76]	@ (8004b98 <HAL_ADC_ConfigChannel+0x494>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d004      	beq.n	8004b5a <HAL_ADC_ConfigChannel+0x456>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a22      	ldr	r2, [pc, #136]	@ (8004be0 <HAL_ADC_ConfigChannel+0x4dc>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d101      	bne.n	8004b5e <HAL_ADC_ConfigChannel+0x45a>
 8004b5a:	4a22      	ldr	r2, [pc, #136]	@ (8004be4 <HAL_ADC_ConfigChannel+0x4e0>)
 8004b5c:	e000      	b.n	8004b60 <HAL_ADC_ConfigChannel+0x45c>
 8004b5e:	4a22      	ldr	r2, [pc, #136]	@ (8004be8 <HAL_ADC_ConfigChannel+0x4e4>)
 8004b60:	69fb      	ldr	r3, [r7, #28]
 8004b62:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004b66:	4619      	mov	r1, r3
 8004b68:	4610      	mov	r0, r2
 8004b6a:	f7ff f954 	bl	8003e16 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004b6e:	4b21      	ldr	r3, [pc, #132]	@ (8004bf4 <HAL_ADC_ConfigChannel+0x4f0>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	099b      	lsrs	r3, r3, #6
 8004b74:	4a20      	ldr	r2, [pc, #128]	@ (8004bf8 <HAL_ADC_ConfigChannel+0x4f4>)
 8004b76:	fba2 2303 	umull	r2, r3, r2, r3
 8004b7a:	099b      	lsrs	r3, r3, #6
 8004b7c:	3301      	adds	r3, #1
 8004b7e:	005b      	lsls	r3, r3, #1
 8004b80:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8004b82:	e002      	b.n	8004b8a <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	3b01      	subs	r3, #1
 8004b88:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d1f9      	bne.n	8004b84 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004b90:	e08f      	b.n	8004cb2 <HAL_ADC_ConfigChannel+0x5ae>
 8004b92:	bf00      	nop
 8004b94:	47ff0000 	.word	0x47ff0000
 8004b98:	40022000 	.word	0x40022000
 8004b9c:	04300002 	.word	0x04300002
 8004ba0:	08600004 	.word	0x08600004
 8004ba4:	0c900008 	.word	0x0c900008
 8004ba8:	10c00010 	.word	0x10c00010
 8004bac:	14f00020 	.word	0x14f00020
 8004bb0:	2a000400 	.word	0x2a000400
 8004bb4:	2e300800 	.word	0x2e300800
 8004bb8:	32601000 	.word	0x32601000
 8004bbc:	43210000 	.word	0x43210000
 8004bc0:	4b840000 	.word	0x4b840000
 8004bc4:	4fb80000 	.word	0x4fb80000
 8004bc8:	47520000 	.word	0x47520000
 8004bcc:	36902000 	.word	0x36902000
 8004bd0:	25b00200 	.word	0x25b00200
 8004bd4:	21800100 	.word	0x21800100
 8004bd8:	1d500080 	.word	0x1d500080
 8004bdc:	19200040 	.word	0x19200040
 8004be0:	40022100 	.word	0x40022100
 8004be4:	40022300 	.word	0x40022300
 8004be8:	58026300 	.word	0x58026300
 8004bec:	58026000 	.word	0x58026000
 8004bf0:	cb840000 	.word	0xcb840000
 8004bf4:	24000000 	.word	0x24000000
 8004bf8:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a31      	ldr	r2, [pc, #196]	@ (8004cc8 <HAL_ADC_ConfigChannel+0x5c4>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d11e      	bne.n	8004c44 <HAL_ADC_ConfigChannel+0x540>
 8004c06:	69fb      	ldr	r3, [r7, #28]
 8004c08:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d119      	bne.n	8004c44 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a2d      	ldr	r2, [pc, #180]	@ (8004ccc <HAL_ADC_ConfigChannel+0x5c8>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d14b      	bne.n	8004cb2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a2c      	ldr	r2, [pc, #176]	@ (8004cd0 <HAL_ADC_ConfigChannel+0x5cc>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d004      	beq.n	8004c2e <HAL_ADC_ConfigChannel+0x52a>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a2a      	ldr	r2, [pc, #168]	@ (8004cd4 <HAL_ADC_ConfigChannel+0x5d0>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d101      	bne.n	8004c32 <HAL_ADC_ConfigChannel+0x52e>
 8004c2e:	4a2a      	ldr	r2, [pc, #168]	@ (8004cd8 <HAL_ADC_ConfigChannel+0x5d4>)
 8004c30:	e000      	b.n	8004c34 <HAL_ADC_ConfigChannel+0x530>
 8004c32:	4a2a      	ldr	r2, [pc, #168]	@ (8004cdc <HAL_ADC_ConfigChannel+0x5d8>)
 8004c34:	69fb      	ldr	r3, [r7, #28]
 8004c36:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c3a:	4619      	mov	r1, r3
 8004c3c:	4610      	mov	r0, r2
 8004c3e:	f7ff f8ea 	bl	8003e16 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004c42:	e036      	b.n	8004cb2 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a25      	ldr	r2, [pc, #148]	@ (8004ce0 <HAL_ADC_ConfigChannel+0x5dc>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d131      	bne.n	8004cb2 <HAL_ADC_ConfigChannel+0x5ae>
 8004c4e:	69fb      	ldr	r3, [r7, #28]
 8004c50:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d12c      	bne.n	8004cb2 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a1b      	ldr	r2, [pc, #108]	@ (8004ccc <HAL_ADC_ConfigChannel+0x5c8>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d127      	bne.n	8004cb2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a1a      	ldr	r2, [pc, #104]	@ (8004cd0 <HAL_ADC_ConfigChannel+0x5cc>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d004      	beq.n	8004c76 <HAL_ADC_ConfigChannel+0x572>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a18      	ldr	r2, [pc, #96]	@ (8004cd4 <HAL_ADC_ConfigChannel+0x5d0>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d101      	bne.n	8004c7a <HAL_ADC_ConfigChannel+0x576>
 8004c76:	4a18      	ldr	r2, [pc, #96]	@ (8004cd8 <HAL_ADC_ConfigChannel+0x5d4>)
 8004c78:	e000      	b.n	8004c7c <HAL_ADC_ConfigChannel+0x578>
 8004c7a:	4a18      	ldr	r2, [pc, #96]	@ (8004cdc <HAL_ADC_ConfigChannel+0x5d8>)
 8004c7c:	69fb      	ldr	r3, [r7, #28]
 8004c7e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004c82:	4619      	mov	r1, r3
 8004c84:	4610      	mov	r0, r2
 8004c86:	f7ff f8c6 	bl	8003e16 <LL_ADC_SetCommonPathInternalCh>
 8004c8a:	e012      	b.n	8004cb2 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c90:	f043 0220 	orr.w	r2, r3, #32
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8004c9e:	e008      	b.n	8004cb2 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ca4:	f043 0220 	orr.w	r2, r3, #32
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8004cac:	2301      	movs	r3, #1
 8004cae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8004cba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	3734      	adds	r7, #52	@ 0x34
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd90      	pop	{r4, r7, pc}
 8004cc6:	bf00      	nop
 8004cc8:	c7520000 	.word	0xc7520000
 8004ccc:	58026000 	.word	0x58026000
 8004cd0:	40022000 	.word	0x40022000
 8004cd4:	40022100 	.word	0x40022100
 8004cd8:	40022300 	.word	0x40022300
 8004cdc:	58026300 	.word	0x58026300
 8004ce0:	cfb80000 	.word	0xcfb80000

08004ce4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b084      	sub	sp, #16
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f7ff fa49 	bl	8004188 <LL_ADC_IsEnabled>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d16e      	bne.n	8004dda <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	689a      	ldr	r2, [r3, #8]
 8004d02:	4b38      	ldr	r3, [pc, #224]	@ (8004de4 <ADC_Enable+0x100>)
 8004d04:	4013      	ands	r3, r2
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d00d      	beq.n	8004d26 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d0e:	f043 0210 	orr.w	r2, r3, #16
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d1a:	f043 0201 	orr.w	r2, r3, #1
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	e05a      	b.n	8004ddc <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f7ff fa18 	bl	8004160 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004d30:	f7ff f822 	bl	8003d78 <HAL_GetTick>
 8004d34:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a2b      	ldr	r2, [pc, #172]	@ (8004de8 <ADC_Enable+0x104>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d004      	beq.n	8004d4a <ADC_Enable+0x66>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a29      	ldr	r2, [pc, #164]	@ (8004dec <ADC_Enable+0x108>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d101      	bne.n	8004d4e <ADC_Enable+0x6a>
 8004d4a:	4b29      	ldr	r3, [pc, #164]	@ (8004df0 <ADC_Enable+0x10c>)
 8004d4c:	e000      	b.n	8004d50 <ADC_Enable+0x6c>
 8004d4e:	4b29      	ldr	r3, [pc, #164]	@ (8004df4 <ADC_Enable+0x110>)
 8004d50:	4618      	mov	r0, r3
 8004d52:	f7ff f9a9 	bl	80040a8 <LL_ADC_GetMultimode>
 8004d56:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a23      	ldr	r2, [pc, #140]	@ (8004dec <ADC_Enable+0x108>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d002      	beq.n	8004d68 <ADC_Enable+0x84>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	e000      	b.n	8004d6a <ADC_Enable+0x86>
 8004d68:	4b1f      	ldr	r3, [pc, #124]	@ (8004de8 <ADC_Enable+0x104>)
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	6812      	ldr	r2, [r2, #0]
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d02c      	beq.n	8004dcc <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d130      	bne.n	8004dda <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004d78:	e028      	b.n	8004dcc <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f7ff fa02 	bl	8004188 <LL_ADC_IsEnabled>
 8004d84:	4603      	mov	r3, r0
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d104      	bne.n	8004d94 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f7ff f9e6 	bl	8004160 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004d94:	f7fe fff0 	bl	8003d78 <HAL_GetTick>
 8004d98:	4602      	mov	r2, r0
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	1ad3      	subs	r3, r2, r3
 8004d9e:	2b02      	cmp	r3, #2
 8004da0:	d914      	bls.n	8004dcc <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f003 0301 	and.w	r3, r3, #1
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d00d      	beq.n	8004dcc <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004db4:	f043 0210 	orr.w	r2, r3, #16
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dc0:	f043 0201 	orr.w	r2, r3, #1
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	e007      	b.n	8004ddc <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 0301 	and.w	r3, r3, #1
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d1cf      	bne.n	8004d7a <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004dda:	2300      	movs	r3, #0
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3710      	adds	r7, #16
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	8000003f 	.word	0x8000003f
 8004de8:	40022000 	.word	0x40022000
 8004dec:	40022100 	.word	0x40022100
 8004df0:	40022300 	.word	0x40022300
 8004df4:	58026300 	.word	0x58026300

08004df8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b084      	sub	sp, #16
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e04:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e0a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d14b      	bne.n	8004eaa <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e16:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 0308 	and.w	r3, r3, #8
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d021      	beq.n	8004e70 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4618      	mov	r0, r3
 8004e32:	f7ff f898 	bl	8003f66 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004e36:	4603      	mov	r3, r0
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d032      	beq.n	8004ea2 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	68db      	ldr	r3, [r3, #12]
 8004e42:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d12b      	bne.n	8004ea2 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e4e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d11f      	bne.n	8004ea2 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e66:	f043 0201 	orr.w	r2, r3, #1
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	655a      	str	r2, [r3, #84]	@ 0x54
 8004e6e:	e018      	b.n	8004ea2 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	68db      	ldr	r3, [r3, #12]
 8004e76:	f003 0303 	and.w	r3, r3, #3
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d111      	bne.n	8004ea2 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e82:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e8e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d105      	bne.n	8004ea2 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e9a:	f043 0201 	orr.w	r2, r3, #1
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004ea2:	68f8      	ldr	r0, [r7, #12]
 8004ea4:	f7fc fdaa 	bl	80019fc <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004ea8:	e00e      	b.n	8004ec8 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eae:	f003 0310 	and.w	r3, r3, #16
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d003      	beq.n	8004ebe <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004eb6:	68f8      	ldr	r0, [r7, #12]
 8004eb8:	f7ff fc1a 	bl	80046f0 <HAL_ADC_ErrorCallback>
}
 8004ebc:	e004      	b.n	8004ec8 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ec2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ec4:	6878      	ldr	r0, [r7, #4]
 8004ec6:	4798      	blx	r3
}
 8004ec8:	bf00      	nop
 8004eca:	3710      	adds	r7, #16
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b084      	sub	sp, #16
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004edc:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004ede:	68f8      	ldr	r0, [r7, #12]
 8004ee0:	f7fc fd6c 	bl	80019bc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004ee4:	bf00      	nop
 8004ee6:	3710      	adds	r7, #16
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}

08004eec <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b084      	sub	sp, #16
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ef8:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004efe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f0a:	f043 0204 	orr.w	r2, r3, #4
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004f12:	68f8      	ldr	r0, [r7, #12]
 8004f14:	f7ff fbec 	bl	80046f0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004f18:	bf00      	nop
 8004f1a:	3710      	adds	r7, #16
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}

08004f20 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b084      	sub	sp, #16
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a7a      	ldr	r2, [pc, #488]	@ (8005118 <ADC_ConfigureBoostMode+0x1f8>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d004      	beq.n	8004f3c <ADC_ConfigureBoostMode+0x1c>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a79      	ldr	r2, [pc, #484]	@ (800511c <ADC_ConfigureBoostMode+0x1fc>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d109      	bne.n	8004f50 <ADC_ConfigureBoostMode+0x30>
 8004f3c:	4b78      	ldr	r3, [pc, #480]	@ (8005120 <ADC_ConfigureBoostMode+0x200>)
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	bf14      	ite	ne
 8004f48:	2301      	movne	r3, #1
 8004f4a:	2300      	moveq	r3, #0
 8004f4c:	b2db      	uxtb	r3, r3
 8004f4e:	e008      	b.n	8004f62 <ADC_ConfigureBoostMode+0x42>
 8004f50:	4b74      	ldr	r3, [pc, #464]	@ (8005124 <ADC_ConfigureBoostMode+0x204>)
 8004f52:	689b      	ldr	r3, [r3, #8]
 8004f54:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	bf14      	ite	ne
 8004f5c:	2301      	movne	r3, #1
 8004f5e:	2300      	moveq	r3, #0
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d01c      	beq.n	8004fa0 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8004f66:	f004 fc57 	bl	8009818 <HAL_RCC_GetHCLKFreq>
 8004f6a:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f74:	d010      	beq.n	8004f98 <ADC_ConfigureBoostMode+0x78>
 8004f76:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f7a:	d873      	bhi.n	8005064 <ADC_ConfigureBoostMode+0x144>
 8004f7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f80:	d002      	beq.n	8004f88 <ADC_ConfigureBoostMode+0x68>
 8004f82:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f86:	d16d      	bne.n	8005064 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	0c1b      	lsrs	r3, r3, #16
 8004f8e:	68fa      	ldr	r2, [r7, #12]
 8004f90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f94:	60fb      	str	r3, [r7, #12]
        break;
 8004f96:	e068      	b.n	800506a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	089b      	lsrs	r3, r3, #2
 8004f9c:	60fb      	str	r3, [r7, #12]
        break;
 8004f9e:	e064      	b.n	800506a <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004fa0:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8004fa4:	f04f 0100 	mov.w	r1, #0
 8004fa8:	f005 fe9c 	bl	800ace4 <HAL_RCCEx_GetPeriphCLKFreq>
 8004fac:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8004fb6:	d051      	beq.n	800505c <ADC_ConfigureBoostMode+0x13c>
 8004fb8:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8004fbc:	d854      	bhi.n	8005068 <ADC_ConfigureBoostMode+0x148>
 8004fbe:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8004fc2:	d047      	beq.n	8005054 <ADC_ConfigureBoostMode+0x134>
 8004fc4:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8004fc8:	d84e      	bhi.n	8005068 <ADC_ConfigureBoostMode+0x148>
 8004fca:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8004fce:	d03d      	beq.n	800504c <ADC_ConfigureBoostMode+0x12c>
 8004fd0:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8004fd4:	d848      	bhi.n	8005068 <ADC_ConfigureBoostMode+0x148>
 8004fd6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004fda:	d033      	beq.n	8005044 <ADC_ConfigureBoostMode+0x124>
 8004fdc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004fe0:	d842      	bhi.n	8005068 <ADC_ConfigureBoostMode+0x148>
 8004fe2:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8004fe6:	d029      	beq.n	800503c <ADC_ConfigureBoostMode+0x11c>
 8004fe8:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8004fec:	d83c      	bhi.n	8005068 <ADC_ConfigureBoostMode+0x148>
 8004fee:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8004ff2:	d01a      	beq.n	800502a <ADC_ConfigureBoostMode+0x10a>
 8004ff4:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8004ff8:	d836      	bhi.n	8005068 <ADC_ConfigureBoostMode+0x148>
 8004ffa:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004ffe:	d014      	beq.n	800502a <ADC_ConfigureBoostMode+0x10a>
 8005000:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005004:	d830      	bhi.n	8005068 <ADC_ConfigureBoostMode+0x148>
 8005006:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800500a:	d00e      	beq.n	800502a <ADC_ConfigureBoostMode+0x10a>
 800500c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005010:	d82a      	bhi.n	8005068 <ADC_ConfigureBoostMode+0x148>
 8005012:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005016:	d008      	beq.n	800502a <ADC_ConfigureBoostMode+0x10a>
 8005018:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800501c:	d824      	bhi.n	8005068 <ADC_ConfigureBoostMode+0x148>
 800501e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005022:	d002      	beq.n	800502a <ADC_ConfigureBoostMode+0x10a>
 8005024:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005028:	d11e      	bne.n	8005068 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	0c9b      	lsrs	r3, r3, #18
 8005030:	005b      	lsls	r3, r3, #1
 8005032:	68fa      	ldr	r2, [r7, #12]
 8005034:	fbb2 f3f3 	udiv	r3, r2, r3
 8005038:	60fb      	str	r3, [r7, #12]
        break;
 800503a:	e016      	b.n	800506a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	091b      	lsrs	r3, r3, #4
 8005040:	60fb      	str	r3, [r7, #12]
        break;
 8005042:	e012      	b.n	800506a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	095b      	lsrs	r3, r3, #5
 8005048:	60fb      	str	r3, [r7, #12]
        break;
 800504a:	e00e      	b.n	800506a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	099b      	lsrs	r3, r3, #6
 8005050:	60fb      	str	r3, [r7, #12]
        break;
 8005052:	e00a      	b.n	800506a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	09db      	lsrs	r3, r3, #7
 8005058:	60fb      	str	r3, [r7, #12]
        break;
 800505a:	e006      	b.n	800506a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	0a1b      	lsrs	r3, r3, #8
 8005060:	60fb      	str	r3, [r7, #12]
        break;
 8005062:	e002      	b.n	800506a <ADC_ConfigureBoostMode+0x14a>
        break;
 8005064:	bf00      	nop
 8005066:	e000      	b.n	800506a <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8005068:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 800506a:	f7fe feb5 	bl	8003dd8 <HAL_GetREVID>
 800506e:	4603      	mov	r3, r0
 8005070:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005074:	4293      	cmp	r3, r2
 8005076:	d815      	bhi.n	80050a4 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	4a2b      	ldr	r2, [pc, #172]	@ (8005128 <ADC_ConfigureBoostMode+0x208>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d908      	bls.n	8005092 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	689a      	ldr	r2, [r3, #8]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800508e:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8005090:	e03e      	b.n	8005110 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	689a      	ldr	r2, [r3, #8]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80050a0:	609a      	str	r2, [r3, #8]
}
 80050a2:	e035      	b.n	8005110 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	085b      	lsrs	r3, r3, #1
 80050a8:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	4a1f      	ldr	r2, [pc, #124]	@ (800512c <ADC_ConfigureBoostMode+0x20c>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d808      	bhi.n	80050c4 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	689a      	ldr	r2, [r3, #8]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80050c0:	609a      	str	r2, [r3, #8]
}
 80050c2:	e025      	b.n	8005110 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	4a1a      	ldr	r2, [pc, #104]	@ (8005130 <ADC_ConfigureBoostMode+0x210>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d80a      	bhi.n	80050e2 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80050de:	609a      	str	r2, [r3, #8]
}
 80050e0:	e016      	b.n	8005110 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	4a13      	ldr	r2, [pc, #76]	@ (8005134 <ADC_ConfigureBoostMode+0x214>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d80a      	bhi.n	8005100 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050fc:	609a      	str	r2, [r3, #8]
}
 80050fe:	e007      	b.n	8005110 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	689a      	ldr	r2, [r3, #8]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800510e:	609a      	str	r2, [r3, #8]
}
 8005110:	bf00      	nop
 8005112:	3710      	adds	r7, #16
 8005114:	46bd      	mov	sp, r7
 8005116:	bd80      	pop	{r7, pc}
 8005118:	40022000 	.word	0x40022000
 800511c:	40022100 	.word	0x40022100
 8005120:	40022300 	.word	0x40022300
 8005124:	58026300 	.word	0x58026300
 8005128:	01312d00 	.word	0x01312d00
 800512c:	005f5e10 	.word	0x005f5e10
 8005130:	00bebc20 	.word	0x00bebc20
 8005134:	017d7840 	.word	0x017d7840

08005138 <__NVIC_SetPriorityGrouping>:
{
 8005138:	b480      	push	{r7}
 800513a:	b085      	sub	sp, #20
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	f003 0307 	and.w	r3, r3, #7
 8005146:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005148:	4b0b      	ldr	r3, [pc, #44]	@ (8005178 <__NVIC_SetPriorityGrouping+0x40>)
 800514a:	68db      	ldr	r3, [r3, #12]
 800514c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800514e:	68ba      	ldr	r2, [r7, #8]
 8005150:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005154:	4013      	ands	r3, r2
 8005156:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005160:	4b06      	ldr	r3, [pc, #24]	@ (800517c <__NVIC_SetPriorityGrouping+0x44>)
 8005162:	4313      	orrs	r3, r2
 8005164:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005166:	4a04      	ldr	r2, [pc, #16]	@ (8005178 <__NVIC_SetPriorityGrouping+0x40>)
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	60d3      	str	r3, [r2, #12]
}
 800516c:	bf00      	nop
 800516e:	3714      	adds	r7, #20
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr
 8005178:	e000ed00 	.word	0xe000ed00
 800517c:	05fa0000 	.word	0x05fa0000

08005180 <__NVIC_GetPriorityGrouping>:
{
 8005180:	b480      	push	{r7}
 8005182:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005184:	4b04      	ldr	r3, [pc, #16]	@ (8005198 <__NVIC_GetPriorityGrouping+0x18>)
 8005186:	68db      	ldr	r3, [r3, #12]
 8005188:	0a1b      	lsrs	r3, r3, #8
 800518a:	f003 0307 	and.w	r3, r3, #7
}
 800518e:	4618      	mov	r0, r3
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr
 8005198:	e000ed00 	.word	0xe000ed00

0800519c <__NVIC_EnableIRQ>:
{
 800519c:	b480      	push	{r7}
 800519e:	b083      	sub	sp, #12
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	4603      	mov	r3, r0
 80051a4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80051a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	db0b      	blt.n	80051c6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80051ae:	88fb      	ldrh	r3, [r7, #6]
 80051b0:	f003 021f 	and.w	r2, r3, #31
 80051b4:	4907      	ldr	r1, [pc, #28]	@ (80051d4 <__NVIC_EnableIRQ+0x38>)
 80051b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051ba:	095b      	lsrs	r3, r3, #5
 80051bc:	2001      	movs	r0, #1
 80051be:	fa00 f202 	lsl.w	r2, r0, r2
 80051c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80051c6:	bf00      	nop
 80051c8:	370c      	adds	r7, #12
 80051ca:	46bd      	mov	sp, r7
 80051cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d0:	4770      	bx	lr
 80051d2:	bf00      	nop
 80051d4:	e000e100 	.word	0xe000e100

080051d8 <__NVIC_SetPriority>:
{
 80051d8:	b480      	push	{r7}
 80051da:	b083      	sub	sp, #12
 80051dc:	af00      	add	r7, sp, #0
 80051de:	4603      	mov	r3, r0
 80051e0:	6039      	str	r1, [r7, #0]
 80051e2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80051e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	db0a      	blt.n	8005202 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	b2da      	uxtb	r2, r3
 80051f0:	490c      	ldr	r1, [pc, #48]	@ (8005224 <__NVIC_SetPriority+0x4c>)
 80051f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051f6:	0112      	lsls	r2, r2, #4
 80051f8:	b2d2      	uxtb	r2, r2
 80051fa:	440b      	add	r3, r1
 80051fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005200:	e00a      	b.n	8005218 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	b2da      	uxtb	r2, r3
 8005206:	4908      	ldr	r1, [pc, #32]	@ (8005228 <__NVIC_SetPriority+0x50>)
 8005208:	88fb      	ldrh	r3, [r7, #6]
 800520a:	f003 030f 	and.w	r3, r3, #15
 800520e:	3b04      	subs	r3, #4
 8005210:	0112      	lsls	r2, r2, #4
 8005212:	b2d2      	uxtb	r2, r2
 8005214:	440b      	add	r3, r1
 8005216:	761a      	strb	r2, [r3, #24]
}
 8005218:	bf00      	nop
 800521a:	370c      	adds	r7, #12
 800521c:	46bd      	mov	sp, r7
 800521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005222:	4770      	bx	lr
 8005224:	e000e100 	.word	0xe000e100
 8005228:	e000ed00 	.word	0xe000ed00

0800522c <NVIC_EncodePriority>:
{
 800522c:	b480      	push	{r7}
 800522e:	b089      	sub	sp, #36	@ 0x24
 8005230:	af00      	add	r7, sp, #0
 8005232:	60f8      	str	r0, [r7, #12]
 8005234:	60b9      	str	r1, [r7, #8]
 8005236:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f003 0307 	and.w	r3, r3, #7
 800523e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005240:	69fb      	ldr	r3, [r7, #28]
 8005242:	f1c3 0307 	rsb	r3, r3, #7
 8005246:	2b04      	cmp	r3, #4
 8005248:	bf28      	it	cs
 800524a:	2304      	movcs	r3, #4
 800524c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800524e:	69fb      	ldr	r3, [r7, #28]
 8005250:	3304      	adds	r3, #4
 8005252:	2b06      	cmp	r3, #6
 8005254:	d902      	bls.n	800525c <NVIC_EncodePriority+0x30>
 8005256:	69fb      	ldr	r3, [r7, #28]
 8005258:	3b03      	subs	r3, #3
 800525a:	e000      	b.n	800525e <NVIC_EncodePriority+0x32>
 800525c:	2300      	movs	r3, #0
 800525e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005260:	f04f 32ff 	mov.w	r2, #4294967295
 8005264:	69bb      	ldr	r3, [r7, #24]
 8005266:	fa02 f303 	lsl.w	r3, r2, r3
 800526a:	43da      	mvns	r2, r3
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	401a      	ands	r2, r3
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005274:	f04f 31ff 	mov.w	r1, #4294967295
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	fa01 f303 	lsl.w	r3, r1, r3
 800527e:	43d9      	mvns	r1, r3
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005284:	4313      	orrs	r3, r2
}
 8005286:	4618      	mov	r0, r3
 8005288:	3724      	adds	r7, #36	@ 0x24
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr
	...

08005294 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b082      	sub	sp, #8
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	3b01      	subs	r3, #1
 80052a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80052a4:	d301      	bcc.n	80052aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80052a6:	2301      	movs	r3, #1
 80052a8:	e00f      	b.n	80052ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80052aa:	4a0a      	ldr	r2, [pc, #40]	@ (80052d4 <SysTick_Config+0x40>)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	3b01      	subs	r3, #1
 80052b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80052b2:	210f      	movs	r1, #15
 80052b4:	f04f 30ff 	mov.w	r0, #4294967295
 80052b8:	f7ff ff8e 	bl	80051d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80052bc:	4b05      	ldr	r3, [pc, #20]	@ (80052d4 <SysTick_Config+0x40>)
 80052be:	2200      	movs	r2, #0
 80052c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80052c2:	4b04      	ldr	r3, [pc, #16]	@ (80052d4 <SysTick_Config+0x40>)
 80052c4:	2207      	movs	r2, #7
 80052c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80052c8:	2300      	movs	r3, #0
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3708      	adds	r7, #8
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}
 80052d2:	bf00      	nop
 80052d4:	e000e010 	.word	0xe000e010

080052d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b082      	sub	sp, #8
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80052e0:	6878      	ldr	r0, [r7, #4]
 80052e2:	f7ff ff29 	bl	8005138 <__NVIC_SetPriorityGrouping>
}
 80052e6:	bf00      	nop
 80052e8:	3708      	adds	r7, #8
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}

080052ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80052ee:	b580      	push	{r7, lr}
 80052f0:	b086      	sub	sp, #24
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	4603      	mov	r3, r0
 80052f6:	60b9      	str	r1, [r7, #8]
 80052f8:	607a      	str	r2, [r7, #4]
 80052fa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80052fc:	f7ff ff40 	bl	8005180 <__NVIC_GetPriorityGrouping>
 8005300:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005302:	687a      	ldr	r2, [r7, #4]
 8005304:	68b9      	ldr	r1, [r7, #8]
 8005306:	6978      	ldr	r0, [r7, #20]
 8005308:	f7ff ff90 	bl	800522c <NVIC_EncodePriority>
 800530c:	4602      	mov	r2, r0
 800530e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005312:	4611      	mov	r1, r2
 8005314:	4618      	mov	r0, r3
 8005316:	f7ff ff5f 	bl	80051d8 <__NVIC_SetPriority>
}
 800531a:	bf00      	nop
 800531c:	3718      	adds	r7, #24
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}

08005322 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005322:	b580      	push	{r7, lr}
 8005324:	b082      	sub	sp, #8
 8005326:	af00      	add	r7, sp, #0
 8005328:	4603      	mov	r3, r0
 800532a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800532c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005330:	4618      	mov	r0, r3
 8005332:	f7ff ff33 	bl	800519c <__NVIC_EnableIRQ>
}
 8005336:	bf00      	nop
 8005338:	3708      	adds	r7, #8
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}

0800533e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800533e:	b580      	push	{r7, lr}
 8005340:	b082      	sub	sp, #8
 8005342:	af00      	add	r7, sp, #0
 8005344:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f7ff ffa4 	bl	8005294 <SysTick_Config>
 800534c:	4603      	mov	r3, r0
}
 800534e:	4618      	mov	r0, r3
 8005350:	3708      	adds	r7, #8
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}
	...

08005358 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8005358:	b480      	push	{r7}
 800535a:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 800535c:	f3bf 8f5f 	dmb	sy
}
 8005360:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8005362:	4b07      	ldr	r3, [pc, #28]	@ (8005380 <HAL_MPU_Disable+0x28>)
 8005364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005366:	4a06      	ldr	r2, [pc, #24]	@ (8005380 <HAL_MPU_Disable+0x28>)
 8005368:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800536c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800536e:	4b05      	ldr	r3, [pc, #20]	@ (8005384 <HAL_MPU_Disable+0x2c>)
 8005370:	2200      	movs	r2, #0
 8005372:	605a      	str	r2, [r3, #4]
}
 8005374:	bf00      	nop
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr
 800537e:	bf00      	nop
 8005380:	e000ed00 	.word	0xe000ed00
 8005384:	e000ed90 	.word	0xe000ed90

08005388 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8005388:	b480      	push	{r7}
 800538a:	b083      	sub	sp, #12
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8005390:	4a0b      	ldr	r2, [pc, #44]	@ (80053c0 <HAL_MPU_Enable+0x38>)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	f043 0301 	orr.w	r3, r3, #1
 8005398:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800539a:	4b0a      	ldr	r3, [pc, #40]	@ (80053c4 <HAL_MPU_Enable+0x3c>)
 800539c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800539e:	4a09      	ldr	r2, [pc, #36]	@ (80053c4 <HAL_MPU_Enable+0x3c>)
 80053a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053a4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80053a6:	f3bf 8f4f 	dsb	sy
}
 80053aa:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80053ac:	f3bf 8f6f 	isb	sy
}
 80053b0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80053b2:	bf00      	nop
 80053b4:	370c      	adds	r7, #12
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr
 80053be:	bf00      	nop
 80053c0:	e000ed90 	.word	0xe000ed90
 80053c4:	e000ed00 	.word	0xe000ed00

080053c8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b083      	sub	sp, #12
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	785a      	ldrb	r2, [r3, #1]
 80053d4:	4b1b      	ldr	r3, [pc, #108]	@ (8005444 <HAL_MPU_ConfigRegion+0x7c>)
 80053d6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80053d8:	4b1a      	ldr	r3, [pc, #104]	@ (8005444 <HAL_MPU_ConfigRegion+0x7c>)
 80053da:	691b      	ldr	r3, [r3, #16]
 80053dc:	4a19      	ldr	r2, [pc, #100]	@ (8005444 <HAL_MPU_ConfigRegion+0x7c>)
 80053de:	f023 0301 	bic.w	r3, r3, #1
 80053e2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80053e4:	4a17      	ldr	r2, [pc, #92]	@ (8005444 <HAL_MPU_ConfigRegion+0x7c>)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	7b1b      	ldrb	r3, [r3, #12]
 80053f0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	7adb      	ldrb	r3, [r3, #11]
 80053f6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80053f8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	7a9b      	ldrb	r3, [r3, #10]
 80053fe:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005400:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	7b5b      	ldrb	r3, [r3, #13]
 8005406:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005408:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	7b9b      	ldrb	r3, [r3, #14]
 800540e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005410:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	7bdb      	ldrb	r3, [r3, #15]
 8005416:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005418:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	7a5b      	ldrb	r3, [r3, #9]
 800541e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005420:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	7a1b      	ldrb	r3, [r3, #8]
 8005426:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005428:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800542a:	687a      	ldr	r2, [r7, #4]
 800542c:	7812      	ldrb	r2, [r2, #0]
 800542e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005430:	4a04      	ldr	r2, [pc, #16]	@ (8005444 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005432:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005434:	6113      	str	r3, [r2, #16]
}
 8005436:	bf00      	nop
 8005438:	370c      	adds	r7, #12
 800543a:	46bd      	mov	sp, r7
 800543c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005440:	4770      	bx	lr
 8005442:	bf00      	nop
 8005444:	e000ed90 	.word	0xe000ed90

08005448 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b082      	sub	sp, #8
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d101      	bne.n	800545a <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e014      	b.n	8005484 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	791b      	ldrb	r3, [r3, #4]
 800545e:	b2db      	uxtb	r3, r3
 8005460:	2b00      	cmp	r3, #0
 8005462:	d105      	bne.n	8005470 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2200      	movs	r2, #0
 8005468:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f7fc fb42 	bl	8001af4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2202      	movs	r2, #2
 8005474:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2200      	movs	r2, #0
 800547a:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2201      	movs	r2, #1
 8005480:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005482:	2300      	movs	r3, #0
}
 8005484:	4618      	mov	r0, r3
 8005486:	3708      	adds	r7, #8
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}

0800548c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b086      	sub	sp, #24
 8005490:	af00      	add	r7, sp, #0
 8005492:	60f8      	str	r0, [r7, #12]
 8005494:	60b9      	str	r1, [r7, #8]
 8005496:	607a      	str	r2, [r7, #4]
 8005498:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d101      	bne.n	80054a4 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e0a2      	b.n	80055ea <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	795b      	ldrb	r3, [r3, #5]
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d101      	bne.n	80054b0 <HAL_DAC_Start_DMA+0x24>
 80054ac:	2302      	movs	r3, #2
 80054ae:	e09c      	b.n	80055ea <HAL_DAC_Start_DMA+0x15e>
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2201      	movs	r2, #1
 80054b4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2202      	movs	r2, #2
 80054ba:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d129      	bne.n	8005516 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	4a4b      	ldr	r2, [pc, #300]	@ (80055f4 <HAL_DAC_Start_DMA+0x168>)
 80054c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	4a4a      	ldr	r2, [pc, #296]	@ (80055f8 <HAL_DAC_Start_DMA+0x16c>)
 80054d0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	689b      	ldr	r3, [r3, #8]
 80054d6:	4a49      	ldr	r2, [pc, #292]	@ (80055fc <HAL_DAC_Start_DMA+0x170>)
 80054d8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80054e8:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80054ea:	6a3b      	ldr	r3, [r7, #32]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d003      	beq.n	80054f8 <HAL_DAC_Start_DMA+0x6c>
 80054f0:	6a3b      	ldr	r3, [r7, #32]
 80054f2:	2b04      	cmp	r3, #4
 80054f4:	d005      	beq.n	8005502 <HAL_DAC_Start_DMA+0x76>
 80054f6:	e009      	b.n	800550c <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	3308      	adds	r3, #8
 80054fe:	613b      	str	r3, [r7, #16]
        break;
 8005500:	e033      	b.n	800556a <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	330c      	adds	r3, #12
 8005508:	613b      	str	r3, [r7, #16]
        break;
 800550a:	e02e      	b.n	800556a <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	3310      	adds	r3, #16
 8005512:	613b      	str	r3, [r7, #16]
        break;
 8005514:	e029      	b.n	800556a <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	68db      	ldr	r3, [r3, #12]
 800551a:	4a39      	ldr	r2, [pc, #228]	@ (8005600 <HAL_DAC_Start_DMA+0x174>)
 800551c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	68db      	ldr	r3, [r3, #12]
 8005522:	4a38      	ldr	r2, [pc, #224]	@ (8005604 <HAL_DAC_Start_DMA+0x178>)
 8005524:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	68db      	ldr	r3, [r3, #12]
 800552a:	4a37      	ldr	r2, [pc, #220]	@ (8005608 <HAL_DAC_Start_DMA+0x17c>)
 800552c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800553c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 800553e:	6a3b      	ldr	r3, [r7, #32]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d003      	beq.n	800554c <HAL_DAC_Start_DMA+0xc0>
 8005544:	6a3b      	ldr	r3, [r7, #32]
 8005546:	2b04      	cmp	r3, #4
 8005548:	d005      	beq.n	8005556 <HAL_DAC_Start_DMA+0xca>
 800554a:	e009      	b.n	8005560 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	3314      	adds	r3, #20
 8005552:	613b      	str	r3, [r7, #16]
        break;
 8005554:	e009      	b.n	800556a <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	3318      	adds	r3, #24
 800555c:	613b      	str	r3, [r7, #16]
        break;
 800555e:	e004      	b.n	800556a <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	331c      	adds	r3, #28
 8005566:	613b      	str	r3, [r7, #16]
        break;
 8005568:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d111      	bne.n	8005594 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800557e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6898      	ldr	r0, [r3, #8]
 8005584:	6879      	ldr	r1, [r7, #4]
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	693a      	ldr	r2, [r7, #16]
 800558a:	f000 fd89 	bl	80060a0 <HAL_DMA_Start_IT>
 800558e:	4603      	mov	r3, r0
 8005590:	75fb      	strb	r3, [r7, #23]
 8005592:	e010      	b.n	80055b6 <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	681a      	ldr	r2, [r3, #0]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80055a2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	68d8      	ldr	r0, [r3, #12]
 80055a8:	6879      	ldr	r1, [r7, #4]
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	693a      	ldr	r2, [r7, #16]
 80055ae:	f000 fd77 	bl	80060a0 <HAL_DMA_Start_IT>
 80055b2:	4603      	mov	r3, r0
 80055b4:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	2200      	movs	r2, #0
 80055ba:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80055bc:	7dfb      	ldrb	r3, [r7, #23]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d10c      	bne.n	80055dc <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	6819      	ldr	r1, [r3, #0]
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	f003 0310 	and.w	r3, r3, #16
 80055ce:	2201      	movs	r2, #1
 80055d0:	409a      	lsls	r2, r3
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	430a      	orrs	r2, r1
 80055d8:	601a      	str	r2, [r3, #0]
 80055da:	e005      	b.n	80055e8 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	691b      	ldr	r3, [r3, #16]
 80055e0:	f043 0204 	orr.w	r2, r3, #4
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80055e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	3718      	adds	r7, #24
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}
 80055f2:	bf00      	nop
 80055f4:	080058d5 	.word	0x080058d5
 80055f8:	080058f7 	.word	0x080058f7
 80055fc:	08005913 	.word	0x08005913
 8005600:	0800597d 	.word	0x0800597d
 8005604:	0800599f 	.word	0x0800599f
 8005608:	080059bb 	.word	0x080059bb

0800560c <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800560c:	b480      	push	{r7}
 800560e:	b083      	sub	sp, #12
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8005614:	bf00      	nop
 8005616:	370c      	adds	r7, #12
 8005618:	46bd      	mov	sp, r7
 800561a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561e:	4770      	bx	lr

08005620 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005620:	b480      	push	{r7}
 8005622:	b083      	sub	sp, #12
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8005628:	bf00      	nop
 800562a:	370c      	adds	r7, #12
 800562c:	46bd      	mov	sp, r7
 800562e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005632:	4770      	bx	lr

08005634 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005634:	b480      	push	{r7}
 8005636:	b083      	sub	sp, #12
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800563c:	bf00      	nop
 800563e:	370c      	adds	r7, #12
 8005640:	46bd      	mov	sp, r7
 8005642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005646:	4770      	bx	lr

08005648 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b08a      	sub	sp, #40	@ 0x28
 800564c:	af00      	add	r7, sp, #0
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	60b9      	str	r1, [r7, #8]
 8005652:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005654:	2300      	movs	r3, #0
 8005656:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d002      	beq.n	8005666 <HAL_DAC_ConfigChannel+0x1e>
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d101      	bne.n	800566a <HAL_DAC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	e12d      	b.n	80058c6 <HAL_DAC_ConfigChannel+0x27e>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	2b04      	cmp	r3, #4
    }
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	795b      	ldrb	r3, [r3, #5]
 8005674:	2b01      	cmp	r3, #1
 8005676:	d101      	bne.n	800567c <HAL_DAC_ConfigChannel+0x34>
 8005678:	2302      	movs	r3, #2
 800567a:	e124      	b.n	80058c6 <HAL_DAC_ConfigChannel+0x27e>
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2201      	movs	r2, #1
 8005680:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2202      	movs	r2, #2
 8005686:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	2b04      	cmp	r3, #4
 800568e:	d17a      	bne.n	8005786 <HAL_DAC_ConfigChannel+0x13e>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005690:	f7fe fb72 	bl	8003d78 <HAL_GetTick>
 8005694:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d13d      	bne.n	8005718 <HAL_DAC_ConfigChannel+0xd0>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800569c:	e018      	b.n	80056d0 <HAL_DAC_ConfigChannel+0x88>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800569e:	f7fe fb6b 	bl	8003d78 <HAL_GetTick>
 80056a2:	4602      	mov	r2, r0
 80056a4:	69fb      	ldr	r3, [r7, #28]
 80056a6:	1ad3      	subs	r3, r2, r3
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d911      	bls.n	80056d0 <HAL_DAC_ConfigChannel+0x88>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80056b2:	4b87      	ldr	r3, [pc, #540]	@ (80058d0 <HAL_DAC_ConfigChannel+0x288>)
 80056b4:	4013      	ands	r3, r2
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d00a      	beq.n	80056d0 <HAL_DAC_ConfigChannel+0x88>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	691b      	ldr	r3, [r3, #16]
 80056be:	f043 0208 	orr.w	r2, r3, #8
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2203      	movs	r2, #3
 80056ca:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80056cc:	2303      	movs	r3, #3
 80056ce:	e0fa      	b.n	80058c6 <HAL_DAC_ConfigChannel+0x27e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80056d6:	4b7e      	ldr	r3, [pc, #504]	@ (80058d0 <HAL_DAC_ConfigChannel+0x288>)
 80056d8:	4013      	ands	r3, r2
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d1df      	bne.n	800569e <HAL_DAC_ConfigChannel+0x56>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	68ba      	ldr	r2, [r7, #8]
 80056e4:	6992      	ldr	r2, [r2, #24]
 80056e6:	641a      	str	r2, [r3, #64]	@ 0x40
 80056e8:	e020      	b.n	800572c <HAL_DAC_ConfigChannel+0xe4>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80056ea:	f7fe fb45 	bl	8003d78 <HAL_GetTick>
 80056ee:	4602      	mov	r2, r0
 80056f0:	69fb      	ldr	r3, [r7, #28]
 80056f2:	1ad3      	subs	r3, r2, r3
 80056f4:	2b01      	cmp	r3, #1
 80056f6:	d90f      	bls.n	8005718 <HAL_DAC_ConfigChannel+0xd0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056fe:	2b00      	cmp	r3, #0
 8005700:	da0a      	bge.n	8005718 <HAL_DAC_ConfigChannel+0xd0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	691b      	ldr	r3, [r3, #16]
 8005706:	f043 0208 	orr.w	r2, r3, #8
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2203      	movs	r2, #3
 8005712:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005714:	2303      	movs	r3, #3
 8005716:	e0d6      	b.n	80058c6 <HAL_DAC_ConfigChannel+0x27e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800571e:	2b00      	cmp	r3, #0
 8005720:	dbe3      	blt.n	80056ea <HAL_DAC_ConfigChannel+0xa2>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	68ba      	ldr	r2, [r7, #8]
 8005728:	6992      	ldr	r2, [r2, #24]
 800572a:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f003 0310 	and.w	r3, r3, #16
 8005738:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800573c:	fa01 f303 	lsl.w	r3, r1, r3
 8005740:	43db      	mvns	r3, r3
 8005742:	ea02 0103 	and.w	r1, r2, r3
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	69da      	ldr	r2, [r3, #28]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	f003 0310 	and.w	r3, r3, #16
 8005750:	409a      	lsls	r2, r3
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	430a      	orrs	r2, r1
 8005758:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	f003 0310 	and.w	r3, r3, #16
 8005766:	21ff      	movs	r1, #255	@ 0xff
 8005768:	fa01 f303 	lsl.w	r3, r1, r3
 800576c:	43db      	mvns	r3, r3
 800576e:	ea02 0103 	and.w	r1, r2, r3
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	6a1a      	ldr	r2, [r3, #32]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f003 0310 	and.w	r3, r3, #16
 800577c:	409a      	lsls	r2, r3
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	430a      	orrs	r2, r1
 8005784:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	691b      	ldr	r3, [r3, #16]
 800578a:	2b01      	cmp	r3, #1
 800578c:	d11d      	bne.n	80057ca <HAL_DAC_ConfigChannel+0x182>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005794:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f003 0310 	and.w	r3, r3, #16
 800579c:	221f      	movs	r2, #31
 800579e:	fa02 f303 	lsl.w	r3, r2, r3
 80057a2:	43db      	mvns	r3, r3
 80057a4:	69ba      	ldr	r2, [r7, #24]
 80057a6:	4013      	ands	r3, r2
 80057a8:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	695b      	ldr	r3, [r3, #20]
 80057ae:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f003 0310 	and.w	r3, r3, #16
 80057b6:	697a      	ldr	r2, [r7, #20]
 80057b8:	fa02 f303 	lsl.w	r3, r2, r3
 80057bc:	69ba      	ldr	r2, [r7, #24]
 80057be:	4313      	orrs	r3, r2
 80057c0:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	69ba      	ldr	r2, [r7, #24]
 80057c8:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057d0:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	f003 0310 	and.w	r3, r3, #16
 80057d8:	2207      	movs	r2, #7
 80057da:	fa02 f303 	lsl.w	r3, r2, r3
 80057de:	43db      	mvns	r3, r3
 80057e0:	69ba      	ldr	r2, [r7, #24]
 80057e2:	4013      	ands	r3, r2
 80057e4:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	68db      	ldr	r3, [r3, #12]
 80057ea:	2b01      	cmp	r3, #1
 80057ec:	d102      	bne.n	80057f4 <HAL_DAC_ConfigChannel+0x1ac>
  {
    connectOnChip = 0x00000000UL;
 80057ee:	2300      	movs	r3, #0
 80057f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80057f2:	e00f      	b.n	8005814 <HAL_DAC_ConfigChannel+0x1cc>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	68db      	ldr	r3, [r3, #12]
 80057f8:	2b02      	cmp	r3, #2
 80057fa:	d102      	bne.n	8005802 <HAL_DAC_ConfigChannel+0x1ba>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80057fc:	2301      	movs	r3, #1
 80057fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8005800:	e008      	b.n	8005814 <HAL_DAC_ConfigChannel+0x1cc>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d102      	bne.n	8005810 <HAL_DAC_ConfigChannel+0x1c8>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800580a:	2301      	movs	r3, #1
 800580c:	627b      	str	r3, [r7, #36]	@ 0x24
 800580e:	e001      	b.n	8005814 <HAL_DAC_ConfigChannel+0x1cc>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005810:	2300      	movs	r3, #0
 8005812:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	689b      	ldr	r3, [r3, #8]
 800581c:	4313      	orrs	r3, r2
 800581e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005820:	4313      	orrs	r3, r2
 8005822:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	f003 0310 	and.w	r3, r3, #16
 800582a:	697a      	ldr	r2, [r7, #20]
 800582c:	fa02 f303 	lsl.w	r3, r2, r3
 8005830:	69ba      	ldr	r2, [r7, #24]
 8005832:	4313      	orrs	r3, r2
 8005834:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	69ba      	ldr	r2, [r7, #24]
 800583c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	6819      	ldr	r1, [r3, #0]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	f003 0310 	and.w	r3, r3, #16
 800584a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800584e:	fa02 f303 	lsl.w	r3, r2, r3
 8005852:	43da      	mvns	r2, r3
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	400a      	ands	r2, r1
 800585a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f003 0310 	and.w	r3, r3, #16
 800586a:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800586e:	fa02 f303 	lsl.w	r3, r2, r3
 8005872:	43db      	mvns	r3, r3
 8005874:	69ba      	ldr	r2, [r7, #24]
 8005876:	4013      	ands	r3, r2
 8005878:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	f003 0310 	and.w	r3, r3, #16
 8005886:	697a      	ldr	r2, [r7, #20]
 8005888:	fa02 f303 	lsl.w	r3, r2, r3
 800588c:	69ba      	ldr	r2, [r7, #24]
 800588e:	4313      	orrs	r3, r2
 8005890:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	69ba      	ldr	r2, [r7, #24]
 8005898:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	6819      	ldr	r1, [r3, #0]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	f003 0310 	and.w	r3, r3, #16
 80058a6:	22c0      	movs	r2, #192	@ 0xc0
 80058a8:	fa02 f303 	lsl.w	r3, r2, r3
 80058ac:	43da      	mvns	r2, r3
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	400a      	ands	r2, r1
 80058b4:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2201      	movs	r2, #1
 80058ba:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2200      	movs	r2, #0
 80058c0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80058c2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3728      	adds	r7, #40	@ 0x28
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}
 80058ce:	bf00      	nop
 80058d0:	20008000 	.word	0x20008000

080058d4 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058e0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80058e2:	68f8      	ldr	r0, [r7, #12]
 80058e4:	f7ff fe92 	bl	800560c <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2201      	movs	r2, #1
 80058ec:	711a      	strb	r2, [r3, #4]
}
 80058ee:	bf00      	nop
 80058f0:	3710      	adds	r7, #16
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}

080058f6 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80058f6:	b580      	push	{r7, lr}
 80058f8:	b084      	sub	sp, #16
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005902:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8005904:	68f8      	ldr	r0, [r7, #12]
 8005906:	f7ff fe8b 	bl	8005620 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800590a:	bf00      	nop
 800590c:	3710      	adds	r7, #16
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}

08005912 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8005912:	b580      	push	{r7, lr}
 8005914:	b084      	sub	sp, #16
 8005916:	af00      	add	r7, sp, #0
 8005918:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800591e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	691b      	ldr	r3, [r3, #16]
 8005924:	f043 0204 	orr.w	r2, r3, #4
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800592c:	68f8      	ldr	r0, [r7, #12]
 800592e:	f7ff fe81 	bl	8005634 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2201      	movs	r2, #1
 8005936:	711a      	strb	r2, [r3, #4]
}
 8005938:	bf00      	nop
 800593a:	3710      	adds	r7, #16
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}

08005940 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005940:	b480      	push	{r7}
 8005942:	b083      	sub	sp, #12
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8005948:	bf00      	nop
 800594a:	370c      	adds	r7, #12
 800594c:	46bd      	mov	sp, r7
 800594e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005952:	4770      	bx	lr

08005954 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005954:	b480      	push	{r7}
 8005956:	b083      	sub	sp, #12
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 800595c:	bf00      	nop
 800595e:	370c      	adds	r7, #12
 8005960:	46bd      	mov	sp, r7
 8005962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005966:	4770      	bx	lr

08005968 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005968:	b480      	push	{r7}
 800596a:	b083      	sub	sp, #12
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8005970:	bf00      	nop
 8005972:	370c      	adds	r7, #12
 8005974:	46bd      	mov	sp, r7
 8005976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597a:	4770      	bx	lr

0800597c <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b084      	sub	sp, #16
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005988:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800598a:	68f8      	ldr	r0, [r7, #12]
 800598c:	f7ff ffd8 	bl	8005940 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2201      	movs	r2, #1
 8005994:	711a      	strb	r2, [r3, #4]
}
 8005996:	bf00      	nop
 8005998:	3710      	adds	r7, #16
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}

0800599e <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800599e:	b580      	push	{r7, lr}
 80059a0:	b084      	sub	sp, #16
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059aa:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80059ac:	68f8      	ldr	r0, [r7, #12]
 80059ae:	f7ff ffd1 	bl	8005954 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80059b2:	bf00      	nop
 80059b4:	3710      	adds	r7, #16
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}

080059ba <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80059ba:	b580      	push	{r7, lr}
 80059bc:	b084      	sub	sp, #16
 80059be:	af00      	add	r7, sp, #0
 80059c0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059c6:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	691b      	ldr	r3, [r3, #16]
 80059cc:	f043 0204 	orr.w	r2, r3, #4
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80059d4:	68f8      	ldr	r0, [r7, #12]
 80059d6:	f7ff ffc7 	bl	8005968 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2201      	movs	r2, #1
 80059de:	711a      	strb	r2, [r3, #4]
}
 80059e0:	bf00      	nop
 80059e2:	3710      	adds	r7, #16
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}

080059e8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b086      	sub	sp, #24
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80059f0:	f7fe f9c2 	bl	8003d78 <HAL_GetTick>
 80059f4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d101      	bne.n	8005a00 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80059fc:	2301      	movs	r3, #1
 80059fe:	e316      	b.n	800602e <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a66      	ldr	r2, [pc, #408]	@ (8005ba0 <HAL_DMA_Init+0x1b8>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d04a      	beq.n	8005aa0 <HAL_DMA_Init+0xb8>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a65      	ldr	r2, [pc, #404]	@ (8005ba4 <HAL_DMA_Init+0x1bc>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d045      	beq.n	8005aa0 <HAL_DMA_Init+0xb8>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a63      	ldr	r2, [pc, #396]	@ (8005ba8 <HAL_DMA_Init+0x1c0>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d040      	beq.n	8005aa0 <HAL_DMA_Init+0xb8>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a62      	ldr	r2, [pc, #392]	@ (8005bac <HAL_DMA_Init+0x1c4>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d03b      	beq.n	8005aa0 <HAL_DMA_Init+0xb8>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a60      	ldr	r2, [pc, #384]	@ (8005bb0 <HAL_DMA_Init+0x1c8>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d036      	beq.n	8005aa0 <HAL_DMA_Init+0xb8>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a5f      	ldr	r2, [pc, #380]	@ (8005bb4 <HAL_DMA_Init+0x1cc>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d031      	beq.n	8005aa0 <HAL_DMA_Init+0xb8>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a5d      	ldr	r2, [pc, #372]	@ (8005bb8 <HAL_DMA_Init+0x1d0>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d02c      	beq.n	8005aa0 <HAL_DMA_Init+0xb8>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a5c      	ldr	r2, [pc, #368]	@ (8005bbc <HAL_DMA_Init+0x1d4>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d027      	beq.n	8005aa0 <HAL_DMA_Init+0xb8>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a5a      	ldr	r2, [pc, #360]	@ (8005bc0 <HAL_DMA_Init+0x1d8>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d022      	beq.n	8005aa0 <HAL_DMA_Init+0xb8>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a59      	ldr	r2, [pc, #356]	@ (8005bc4 <HAL_DMA_Init+0x1dc>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d01d      	beq.n	8005aa0 <HAL_DMA_Init+0xb8>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4a57      	ldr	r2, [pc, #348]	@ (8005bc8 <HAL_DMA_Init+0x1e0>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d018      	beq.n	8005aa0 <HAL_DMA_Init+0xb8>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a56      	ldr	r2, [pc, #344]	@ (8005bcc <HAL_DMA_Init+0x1e4>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d013      	beq.n	8005aa0 <HAL_DMA_Init+0xb8>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a54      	ldr	r2, [pc, #336]	@ (8005bd0 <HAL_DMA_Init+0x1e8>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d00e      	beq.n	8005aa0 <HAL_DMA_Init+0xb8>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4a53      	ldr	r2, [pc, #332]	@ (8005bd4 <HAL_DMA_Init+0x1ec>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d009      	beq.n	8005aa0 <HAL_DMA_Init+0xb8>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a51      	ldr	r2, [pc, #324]	@ (8005bd8 <HAL_DMA_Init+0x1f0>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d004      	beq.n	8005aa0 <HAL_DMA_Init+0xb8>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a50      	ldr	r2, [pc, #320]	@ (8005bdc <HAL_DMA_Init+0x1f4>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d101      	bne.n	8005aa4 <HAL_DMA_Init+0xbc>
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	e000      	b.n	8005aa6 <HAL_DMA_Init+0xbe>
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	f000 813b 	beq.w	8005d22 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2202      	movs	r2, #2
 8005ab0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a37      	ldr	r2, [pc, #220]	@ (8005ba0 <HAL_DMA_Init+0x1b8>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d04a      	beq.n	8005b5c <HAL_DMA_Init+0x174>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a36      	ldr	r2, [pc, #216]	@ (8005ba4 <HAL_DMA_Init+0x1bc>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d045      	beq.n	8005b5c <HAL_DMA_Init+0x174>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a34      	ldr	r2, [pc, #208]	@ (8005ba8 <HAL_DMA_Init+0x1c0>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d040      	beq.n	8005b5c <HAL_DMA_Init+0x174>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a33      	ldr	r2, [pc, #204]	@ (8005bac <HAL_DMA_Init+0x1c4>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d03b      	beq.n	8005b5c <HAL_DMA_Init+0x174>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a31      	ldr	r2, [pc, #196]	@ (8005bb0 <HAL_DMA_Init+0x1c8>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d036      	beq.n	8005b5c <HAL_DMA_Init+0x174>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a30      	ldr	r2, [pc, #192]	@ (8005bb4 <HAL_DMA_Init+0x1cc>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d031      	beq.n	8005b5c <HAL_DMA_Init+0x174>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a2e      	ldr	r2, [pc, #184]	@ (8005bb8 <HAL_DMA_Init+0x1d0>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d02c      	beq.n	8005b5c <HAL_DMA_Init+0x174>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a2d      	ldr	r2, [pc, #180]	@ (8005bbc <HAL_DMA_Init+0x1d4>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d027      	beq.n	8005b5c <HAL_DMA_Init+0x174>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a2b      	ldr	r2, [pc, #172]	@ (8005bc0 <HAL_DMA_Init+0x1d8>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d022      	beq.n	8005b5c <HAL_DMA_Init+0x174>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a2a      	ldr	r2, [pc, #168]	@ (8005bc4 <HAL_DMA_Init+0x1dc>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d01d      	beq.n	8005b5c <HAL_DMA_Init+0x174>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a28      	ldr	r2, [pc, #160]	@ (8005bc8 <HAL_DMA_Init+0x1e0>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d018      	beq.n	8005b5c <HAL_DMA_Init+0x174>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a27      	ldr	r2, [pc, #156]	@ (8005bcc <HAL_DMA_Init+0x1e4>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d013      	beq.n	8005b5c <HAL_DMA_Init+0x174>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a25      	ldr	r2, [pc, #148]	@ (8005bd0 <HAL_DMA_Init+0x1e8>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d00e      	beq.n	8005b5c <HAL_DMA_Init+0x174>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a24      	ldr	r2, [pc, #144]	@ (8005bd4 <HAL_DMA_Init+0x1ec>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d009      	beq.n	8005b5c <HAL_DMA_Init+0x174>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a22      	ldr	r2, [pc, #136]	@ (8005bd8 <HAL_DMA_Init+0x1f0>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d004      	beq.n	8005b5c <HAL_DMA_Init+0x174>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a21      	ldr	r2, [pc, #132]	@ (8005bdc <HAL_DMA_Init+0x1f4>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d108      	bne.n	8005b6e <HAL_DMA_Init+0x186>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f022 0201 	bic.w	r2, r2, #1
 8005b6a:	601a      	str	r2, [r3, #0]
 8005b6c:	e007      	b.n	8005b7e <HAL_DMA_Init+0x196>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f022 0201 	bic.w	r2, r2, #1
 8005b7c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005b7e:	e02f      	b.n	8005be0 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005b80:	f7fe f8fa 	bl	8003d78 <HAL_GetTick>
 8005b84:	4602      	mov	r2, r0
 8005b86:	693b      	ldr	r3, [r7, #16]
 8005b88:	1ad3      	subs	r3, r2, r3
 8005b8a:	2b05      	cmp	r3, #5
 8005b8c:	d928      	bls.n	8005be0 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2220      	movs	r2, #32
 8005b92:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2203      	movs	r2, #3
 8005b98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	e246      	b.n	800602e <HAL_DMA_Init+0x646>
 8005ba0:	40020010 	.word	0x40020010
 8005ba4:	40020028 	.word	0x40020028
 8005ba8:	40020040 	.word	0x40020040
 8005bac:	40020058 	.word	0x40020058
 8005bb0:	40020070 	.word	0x40020070
 8005bb4:	40020088 	.word	0x40020088
 8005bb8:	400200a0 	.word	0x400200a0
 8005bbc:	400200b8 	.word	0x400200b8
 8005bc0:	40020410 	.word	0x40020410
 8005bc4:	40020428 	.word	0x40020428
 8005bc8:	40020440 	.word	0x40020440
 8005bcc:	40020458 	.word	0x40020458
 8005bd0:	40020470 	.word	0x40020470
 8005bd4:	40020488 	.word	0x40020488
 8005bd8:	400204a0 	.word	0x400204a0
 8005bdc:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f003 0301 	and.w	r3, r3, #1
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d1c8      	bne.n	8005b80 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005bf6:	697a      	ldr	r2, [r7, #20]
 8005bf8:	4b83      	ldr	r3, [pc, #524]	@ (8005e08 <HAL_DMA_Init+0x420>)
 8005bfa:	4013      	ands	r3, r2
 8005bfc:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8005c06:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	691b      	ldr	r3, [r3, #16]
 8005c0c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c12:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	699b      	ldr	r3, [r3, #24]
 8005c18:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c1e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6a1b      	ldr	r3, [r3, #32]
 8005c24:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8005c26:	697a      	ldr	r2, [r7, #20]
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c30:	2b04      	cmp	r3, #4
 8005c32:	d107      	bne.n	8005c44 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	697a      	ldr	r2, [r7, #20]
 8005c40:	4313      	orrs	r3, r2
 8005c42:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005c44:	4b71      	ldr	r3, [pc, #452]	@ (8005e0c <HAL_DMA_Init+0x424>)
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	4b71      	ldr	r3, [pc, #452]	@ (8005e10 <HAL_DMA_Init+0x428>)
 8005c4a:	4013      	ands	r3, r2
 8005c4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c50:	d328      	bcc.n	8005ca4 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	2b28      	cmp	r3, #40	@ 0x28
 8005c58:	d903      	bls.n	8005c62 <HAL_DMA_Init+0x27a>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	2b2e      	cmp	r3, #46	@ 0x2e
 8005c60:	d917      	bls.n	8005c92 <HAL_DMA_Init+0x2aa>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	2b3e      	cmp	r3, #62	@ 0x3e
 8005c68:	d903      	bls.n	8005c72 <HAL_DMA_Init+0x28a>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	2b42      	cmp	r3, #66	@ 0x42
 8005c70:	d90f      	bls.n	8005c92 <HAL_DMA_Init+0x2aa>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	685b      	ldr	r3, [r3, #4]
 8005c76:	2b46      	cmp	r3, #70	@ 0x46
 8005c78:	d903      	bls.n	8005c82 <HAL_DMA_Init+0x29a>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	2b48      	cmp	r3, #72	@ 0x48
 8005c80:	d907      	bls.n	8005c92 <HAL_DMA_Init+0x2aa>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	2b4e      	cmp	r3, #78	@ 0x4e
 8005c88:	d905      	bls.n	8005c96 <HAL_DMA_Init+0x2ae>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	2b52      	cmp	r3, #82	@ 0x52
 8005c90:	d801      	bhi.n	8005c96 <HAL_DMA_Init+0x2ae>
 8005c92:	2301      	movs	r3, #1
 8005c94:	e000      	b.n	8005c98 <HAL_DMA_Init+0x2b0>
 8005c96:	2300      	movs	r3, #0
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d003      	beq.n	8005ca4 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ca2:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	697a      	ldr	r2, [r7, #20]
 8005caa:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	695b      	ldr	r3, [r3, #20]
 8005cb2:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	f023 0307 	bic.w	r3, r3, #7
 8005cba:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cc0:	697a      	ldr	r2, [r7, #20]
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cca:	2b04      	cmp	r3, #4
 8005ccc:	d117      	bne.n	8005cfe <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cd2:	697a      	ldr	r2, [r7, #20]
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d00e      	beq.n	8005cfe <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f001 fdcf 	bl	8007884 <DMA_CheckFifoParam>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d008      	beq.n	8005cfe <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2240      	movs	r2, #64	@ 0x40
 8005cf0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2201      	movs	r2, #1
 8005cf6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e197      	b.n	800602e <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	697a      	ldr	r2, [r7, #20]
 8005d04:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f001 fd0a 	bl	8007720 <DMA_CalcBaseAndBitshift>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d14:	f003 031f 	and.w	r3, r3, #31
 8005d18:	223f      	movs	r2, #63	@ 0x3f
 8005d1a:	409a      	lsls	r2, r3
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	609a      	str	r2, [r3, #8]
 8005d20:	e0cd      	b.n	8005ebe <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a3b      	ldr	r2, [pc, #236]	@ (8005e14 <HAL_DMA_Init+0x42c>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d022      	beq.n	8005d72 <HAL_DMA_Init+0x38a>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a39      	ldr	r2, [pc, #228]	@ (8005e18 <HAL_DMA_Init+0x430>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d01d      	beq.n	8005d72 <HAL_DMA_Init+0x38a>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a38      	ldr	r2, [pc, #224]	@ (8005e1c <HAL_DMA_Init+0x434>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d018      	beq.n	8005d72 <HAL_DMA_Init+0x38a>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a36      	ldr	r2, [pc, #216]	@ (8005e20 <HAL_DMA_Init+0x438>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d013      	beq.n	8005d72 <HAL_DMA_Init+0x38a>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a35      	ldr	r2, [pc, #212]	@ (8005e24 <HAL_DMA_Init+0x43c>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d00e      	beq.n	8005d72 <HAL_DMA_Init+0x38a>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a33      	ldr	r2, [pc, #204]	@ (8005e28 <HAL_DMA_Init+0x440>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d009      	beq.n	8005d72 <HAL_DMA_Init+0x38a>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4a32      	ldr	r2, [pc, #200]	@ (8005e2c <HAL_DMA_Init+0x444>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d004      	beq.n	8005d72 <HAL_DMA_Init+0x38a>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a30      	ldr	r2, [pc, #192]	@ (8005e30 <HAL_DMA_Init+0x448>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d101      	bne.n	8005d76 <HAL_DMA_Init+0x38e>
 8005d72:	2301      	movs	r3, #1
 8005d74:	e000      	b.n	8005d78 <HAL_DMA_Init+0x390>
 8005d76:	2300      	movs	r3, #0
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	f000 8097 	beq.w	8005eac <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a24      	ldr	r2, [pc, #144]	@ (8005e14 <HAL_DMA_Init+0x42c>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d021      	beq.n	8005dcc <HAL_DMA_Init+0x3e4>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a22      	ldr	r2, [pc, #136]	@ (8005e18 <HAL_DMA_Init+0x430>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d01c      	beq.n	8005dcc <HAL_DMA_Init+0x3e4>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a21      	ldr	r2, [pc, #132]	@ (8005e1c <HAL_DMA_Init+0x434>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d017      	beq.n	8005dcc <HAL_DMA_Init+0x3e4>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a1f      	ldr	r2, [pc, #124]	@ (8005e20 <HAL_DMA_Init+0x438>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d012      	beq.n	8005dcc <HAL_DMA_Init+0x3e4>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a1e      	ldr	r2, [pc, #120]	@ (8005e24 <HAL_DMA_Init+0x43c>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d00d      	beq.n	8005dcc <HAL_DMA_Init+0x3e4>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a1c      	ldr	r2, [pc, #112]	@ (8005e28 <HAL_DMA_Init+0x440>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d008      	beq.n	8005dcc <HAL_DMA_Init+0x3e4>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a1b      	ldr	r2, [pc, #108]	@ (8005e2c <HAL_DMA_Init+0x444>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d003      	beq.n	8005dcc <HAL_DMA_Init+0x3e4>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4a19      	ldr	r2, [pc, #100]	@ (8005e30 <HAL_DMA_Init+0x448>)
 8005dca:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2202      	movs	r2, #2
 8005dd0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8005de4:	697a      	ldr	r2, [r7, #20]
 8005de6:	4b13      	ldr	r3, [pc, #76]	@ (8005e34 <HAL_DMA_Init+0x44c>)
 8005de8:	4013      	ands	r3, r2
 8005dea:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	2b40      	cmp	r3, #64	@ 0x40
 8005df2:	d021      	beq.n	8005e38 <HAL_DMA_Init+0x450>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	689b      	ldr	r3, [r3, #8]
 8005df8:	2b80      	cmp	r3, #128	@ 0x80
 8005dfa:	d102      	bne.n	8005e02 <HAL_DMA_Init+0x41a>
 8005dfc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005e00:	e01b      	b.n	8005e3a <HAL_DMA_Init+0x452>
 8005e02:	2300      	movs	r3, #0
 8005e04:	e019      	b.n	8005e3a <HAL_DMA_Init+0x452>
 8005e06:	bf00      	nop
 8005e08:	fe10803f 	.word	0xfe10803f
 8005e0c:	5c001000 	.word	0x5c001000
 8005e10:	ffff0000 	.word	0xffff0000
 8005e14:	58025408 	.word	0x58025408
 8005e18:	5802541c 	.word	0x5802541c
 8005e1c:	58025430 	.word	0x58025430
 8005e20:	58025444 	.word	0x58025444
 8005e24:	58025458 	.word	0x58025458
 8005e28:	5802546c 	.word	0x5802546c
 8005e2c:	58025480 	.word	0x58025480
 8005e30:	58025494 	.word	0x58025494
 8005e34:	fffe000f 	.word	0xfffe000f
 8005e38:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005e3a:	687a      	ldr	r2, [r7, #4]
 8005e3c:	68d2      	ldr	r2, [r2, #12]
 8005e3e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005e40:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	691b      	ldr	r3, [r3, #16]
 8005e46:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005e48:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	695b      	ldr	r3, [r3, #20]
 8005e4e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005e50:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	699b      	ldr	r3, [r3, #24]
 8005e56:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005e58:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	69db      	ldr	r3, [r3, #28]
 8005e5e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005e60:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6a1b      	ldr	r3, [r3, #32]
 8005e66:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005e68:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005e6a:	697a      	ldr	r2, [r7, #20]
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	697a      	ldr	r2, [r7, #20]
 8005e76:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	461a      	mov	r2, r3
 8005e7e:	4b6e      	ldr	r3, [pc, #440]	@ (8006038 <HAL_DMA_Init+0x650>)
 8005e80:	4413      	add	r3, r2
 8005e82:	4a6e      	ldr	r2, [pc, #440]	@ (800603c <HAL_DMA_Init+0x654>)
 8005e84:	fba2 2303 	umull	r2, r3, r2, r3
 8005e88:	091b      	lsrs	r3, r3, #4
 8005e8a:	009a      	lsls	r2, r3, #2
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005e90:	6878      	ldr	r0, [r7, #4]
 8005e92:	f001 fc45 	bl	8007720 <DMA_CalcBaseAndBitshift>
 8005e96:	4603      	mov	r3, r0
 8005e98:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e9e:	f003 031f 	and.w	r3, r3, #31
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	409a      	lsls	r2, r3
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	605a      	str	r2, [r3, #4]
 8005eaa:	e008      	b.n	8005ebe <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2240      	movs	r2, #64	@ 0x40
 8005eb0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2203      	movs	r2, #3
 8005eb6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	e0b7      	b.n	800602e <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4a5f      	ldr	r2, [pc, #380]	@ (8006040 <HAL_DMA_Init+0x658>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d072      	beq.n	8005fae <HAL_DMA_Init+0x5c6>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4a5d      	ldr	r2, [pc, #372]	@ (8006044 <HAL_DMA_Init+0x65c>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d06d      	beq.n	8005fae <HAL_DMA_Init+0x5c6>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4a5c      	ldr	r2, [pc, #368]	@ (8006048 <HAL_DMA_Init+0x660>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d068      	beq.n	8005fae <HAL_DMA_Init+0x5c6>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4a5a      	ldr	r2, [pc, #360]	@ (800604c <HAL_DMA_Init+0x664>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d063      	beq.n	8005fae <HAL_DMA_Init+0x5c6>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4a59      	ldr	r2, [pc, #356]	@ (8006050 <HAL_DMA_Init+0x668>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d05e      	beq.n	8005fae <HAL_DMA_Init+0x5c6>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	4a57      	ldr	r2, [pc, #348]	@ (8006054 <HAL_DMA_Init+0x66c>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d059      	beq.n	8005fae <HAL_DMA_Init+0x5c6>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4a56      	ldr	r2, [pc, #344]	@ (8006058 <HAL_DMA_Init+0x670>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d054      	beq.n	8005fae <HAL_DMA_Init+0x5c6>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a54      	ldr	r2, [pc, #336]	@ (800605c <HAL_DMA_Init+0x674>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d04f      	beq.n	8005fae <HAL_DMA_Init+0x5c6>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	4a53      	ldr	r2, [pc, #332]	@ (8006060 <HAL_DMA_Init+0x678>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d04a      	beq.n	8005fae <HAL_DMA_Init+0x5c6>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a51      	ldr	r2, [pc, #324]	@ (8006064 <HAL_DMA_Init+0x67c>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d045      	beq.n	8005fae <HAL_DMA_Init+0x5c6>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a50      	ldr	r2, [pc, #320]	@ (8006068 <HAL_DMA_Init+0x680>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d040      	beq.n	8005fae <HAL_DMA_Init+0x5c6>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a4e      	ldr	r2, [pc, #312]	@ (800606c <HAL_DMA_Init+0x684>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d03b      	beq.n	8005fae <HAL_DMA_Init+0x5c6>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a4d      	ldr	r2, [pc, #308]	@ (8006070 <HAL_DMA_Init+0x688>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d036      	beq.n	8005fae <HAL_DMA_Init+0x5c6>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a4b      	ldr	r2, [pc, #300]	@ (8006074 <HAL_DMA_Init+0x68c>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d031      	beq.n	8005fae <HAL_DMA_Init+0x5c6>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a4a      	ldr	r2, [pc, #296]	@ (8006078 <HAL_DMA_Init+0x690>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d02c      	beq.n	8005fae <HAL_DMA_Init+0x5c6>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a48      	ldr	r2, [pc, #288]	@ (800607c <HAL_DMA_Init+0x694>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d027      	beq.n	8005fae <HAL_DMA_Init+0x5c6>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4a47      	ldr	r2, [pc, #284]	@ (8006080 <HAL_DMA_Init+0x698>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d022      	beq.n	8005fae <HAL_DMA_Init+0x5c6>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a45      	ldr	r2, [pc, #276]	@ (8006084 <HAL_DMA_Init+0x69c>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d01d      	beq.n	8005fae <HAL_DMA_Init+0x5c6>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a44      	ldr	r2, [pc, #272]	@ (8006088 <HAL_DMA_Init+0x6a0>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d018      	beq.n	8005fae <HAL_DMA_Init+0x5c6>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a42      	ldr	r2, [pc, #264]	@ (800608c <HAL_DMA_Init+0x6a4>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d013      	beq.n	8005fae <HAL_DMA_Init+0x5c6>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a41      	ldr	r2, [pc, #260]	@ (8006090 <HAL_DMA_Init+0x6a8>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d00e      	beq.n	8005fae <HAL_DMA_Init+0x5c6>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a3f      	ldr	r2, [pc, #252]	@ (8006094 <HAL_DMA_Init+0x6ac>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d009      	beq.n	8005fae <HAL_DMA_Init+0x5c6>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a3e      	ldr	r2, [pc, #248]	@ (8006098 <HAL_DMA_Init+0x6b0>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d004      	beq.n	8005fae <HAL_DMA_Init+0x5c6>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a3c      	ldr	r2, [pc, #240]	@ (800609c <HAL_DMA_Init+0x6b4>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d101      	bne.n	8005fb2 <HAL_DMA_Init+0x5ca>
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e000      	b.n	8005fb4 <HAL_DMA_Init+0x5cc>
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d032      	beq.n	800601e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005fb8:	6878      	ldr	r0, [r7, #4]
 8005fba:	f001 fcdf 	bl	800797c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	2b80      	cmp	r3, #128	@ 0x80
 8005fc4:	d102      	bne.n	8005fcc <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	685a      	ldr	r2, [r3, #4]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fd4:	b2d2      	uxtb	r2, r2
 8005fd6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005fdc:	687a      	ldr	r2, [r7, #4]
 8005fde:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005fe0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d010      	beq.n	800600c <HAL_DMA_Init+0x624>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	2b08      	cmp	r3, #8
 8005ff0:	d80c      	bhi.n	800600c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f001 fd5c 	bl	8007ab0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006004:	687a      	ldr	r2, [r7, #4]
 8006006:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006008:	605a      	str	r2, [r3, #4]
 800600a:	e008      	b.n	800601e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2200      	movs	r2, #0
 8006010:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2200      	movs	r2, #0
 8006016:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2200      	movs	r2, #0
 800601c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2200      	movs	r2, #0
 8006022:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2201      	movs	r2, #1
 8006028:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800602c:	2300      	movs	r3, #0
}
 800602e:	4618      	mov	r0, r3
 8006030:	3718      	adds	r7, #24
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}
 8006036:	bf00      	nop
 8006038:	a7fdabf8 	.word	0xa7fdabf8
 800603c:	cccccccd 	.word	0xcccccccd
 8006040:	40020010 	.word	0x40020010
 8006044:	40020028 	.word	0x40020028
 8006048:	40020040 	.word	0x40020040
 800604c:	40020058 	.word	0x40020058
 8006050:	40020070 	.word	0x40020070
 8006054:	40020088 	.word	0x40020088
 8006058:	400200a0 	.word	0x400200a0
 800605c:	400200b8 	.word	0x400200b8
 8006060:	40020410 	.word	0x40020410
 8006064:	40020428 	.word	0x40020428
 8006068:	40020440 	.word	0x40020440
 800606c:	40020458 	.word	0x40020458
 8006070:	40020470 	.word	0x40020470
 8006074:	40020488 	.word	0x40020488
 8006078:	400204a0 	.word	0x400204a0
 800607c:	400204b8 	.word	0x400204b8
 8006080:	58025408 	.word	0x58025408
 8006084:	5802541c 	.word	0x5802541c
 8006088:	58025430 	.word	0x58025430
 800608c:	58025444 	.word	0x58025444
 8006090:	58025458 	.word	0x58025458
 8006094:	5802546c 	.word	0x5802546c
 8006098:	58025480 	.word	0x58025480
 800609c:	58025494 	.word	0x58025494

080060a0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b086      	sub	sp, #24
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	60f8      	str	r0, [r7, #12]
 80060a8:	60b9      	str	r1, [r7, #8]
 80060aa:	607a      	str	r2, [r7, #4]
 80060ac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80060ae:	2300      	movs	r3, #0
 80060b0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d101      	bne.n	80060bc <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80060b8:	2301      	movs	r3, #1
 80060ba:	e226      	b.n	800650a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80060c2:	2b01      	cmp	r3, #1
 80060c4:	d101      	bne.n	80060ca <HAL_DMA_Start_IT+0x2a>
 80060c6:	2302      	movs	r3, #2
 80060c8:	e21f      	b.n	800650a <HAL_DMA_Start_IT+0x46a>
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2201      	movs	r2, #1
 80060ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80060d8:	b2db      	uxtb	r3, r3
 80060da:	2b01      	cmp	r3, #1
 80060dc:	f040 820a 	bne.w	80064f4 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2202      	movs	r2, #2
 80060e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	2200      	movs	r2, #0
 80060ec:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a68      	ldr	r2, [pc, #416]	@ (8006294 <HAL_DMA_Start_IT+0x1f4>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d04a      	beq.n	800618e <HAL_DMA_Start_IT+0xee>
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a66      	ldr	r2, [pc, #408]	@ (8006298 <HAL_DMA_Start_IT+0x1f8>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d045      	beq.n	800618e <HAL_DMA_Start_IT+0xee>
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a65      	ldr	r2, [pc, #404]	@ (800629c <HAL_DMA_Start_IT+0x1fc>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d040      	beq.n	800618e <HAL_DMA_Start_IT+0xee>
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a63      	ldr	r2, [pc, #396]	@ (80062a0 <HAL_DMA_Start_IT+0x200>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d03b      	beq.n	800618e <HAL_DMA_Start_IT+0xee>
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a62      	ldr	r2, [pc, #392]	@ (80062a4 <HAL_DMA_Start_IT+0x204>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d036      	beq.n	800618e <HAL_DMA_Start_IT+0xee>
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a60      	ldr	r2, [pc, #384]	@ (80062a8 <HAL_DMA_Start_IT+0x208>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d031      	beq.n	800618e <HAL_DMA_Start_IT+0xee>
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a5f      	ldr	r2, [pc, #380]	@ (80062ac <HAL_DMA_Start_IT+0x20c>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d02c      	beq.n	800618e <HAL_DMA_Start_IT+0xee>
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a5d      	ldr	r2, [pc, #372]	@ (80062b0 <HAL_DMA_Start_IT+0x210>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d027      	beq.n	800618e <HAL_DMA_Start_IT+0xee>
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a5c      	ldr	r2, [pc, #368]	@ (80062b4 <HAL_DMA_Start_IT+0x214>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d022      	beq.n	800618e <HAL_DMA_Start_IT+0xee>
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4a5a      	ldr	r2, [pc, #360]	@ (80062b8 <HAL_DMA_Start_IT+0x218>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d01d      	beq.n	800618e <HAL_DMA_Start_IT+0xee>
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4a59      	ldr	r2, [pc, #356]	@ (80062bc <HAL_DMA_Start_IT+0x21c>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d018      	beq.n	800618e <HAL_DMA_Start_IT+0xee>
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a57      	ldr	r2, [pc, #348]	@ (80062c0 <HAL_DMA_Start_IT+0x220>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d013      	beq.n	800618e <HAL_DMA_Start_IT+0xee>
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a56      	ldr	r2, [pc, #344]	@ (80062c4 <HAL_DMA_Start_IT+0x224>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d00e      	beq.n	800618e <HAL_DMA_Start_IT+0xee>
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a54      	ldr	r2, [pc, #336]	@ (80062c8 <HAL_DMA_Start_IT+0x228>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d009      	beq.n	800618e <HAL_DMA_Start_IT+0xee>
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a53      	ldr	r2, [pc, #332]	@ (80062cc <HAL_DMA_Start_IT+0x22c>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d004      	beq.n	800618e <HAL_DMA_Start_IT+0xee>
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a51      	ldr	r2, [pc, #324]	@ (80062d0 <HAL_DMA_Start_IT+0x230>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d108      	bne.n	80061a0 <HAL_DMA_Start_IT+0x100>
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	681a      	ldr	r2, [r3, #0]
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f022 0201 	bic.w	r2, r2, #1
 800619c:	601a      	str	r2, [r3, #0]
 800619e:	e007      	b.n	80061b0 <HAL_DMA_Start_IT+0x110>
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	681a      	ldr	r2, [r3, #0]
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f022 0201 	bic.w	r2, r2, #1
 80061ae:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	687a      	ldr	r2, [r7, #4]
 80061b4:	68b9      	ldr	r1, [r7, #8]
 80061b6:	68f8      	ldr	r0, [r7, #12]
 80061b8:	f001 f906 	bl	80073c8 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a34      	ldr	r2, [pc, #208]	@ (8006294 <HAL_DMA_Start_IT+0x1f4>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d04a      	beq.n	800625c <HAL_DMA_Start_IT+0x1bc>
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a33      	ldr	r2, [pc, #204]	@ (8006298 <HAL_DMA_Start_IT+0x1f8>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d045      	beq.n	800625c <HAL_DMA_Start_IT+0x1bc>
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a31      	ldr	r2, [pc, #196]	@ (800629c <HAL_DMA_Start_IT+0x1fc>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d040      	beq.n	800625c <HAL_DMA_Start_IT+0x1bc>
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a30      	ldr	r2, [pc, #192]	@ (80062a0 <HAL_DMA_Start_IT+0x200>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d03b      	beq.n	800625c <HAL_DMA_Start_IT+0x1bc>
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a2e      	ldr	r2, [pc, #184]	@ (80062a4 <HAL_DMA_Start_IT+0x204>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d036      	beq.n	800625c <HAL_DMA_Start_IT+0x1bc>
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a2d      	ldr	r2, [pc, #180]	@ (80062a8 <HAL_DMA_Start_IT+0x208>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d031      	beq.n	800625c <HAL_DMA_Start_IT+0x1bc>
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a2b      	ldr	r2, [pc, #172]	@ (80062ac <HAL_DMA_Start_IT+0x20c>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d02c      	beq.n	800625c <HAL_DMA_Start_IT+0x1bc>
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a2a      	ldr	r2, [pc, #168]	@ (80062b0 <HAL_DMA_Start_IT+0x210>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d027      	beq.n	800625c <HAL_DMA_Start_IT+0x1bc>
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a28      	ldr	r2, [pc, #160]	@ (80062b4 <HAL_DMA_Start_IT+0x214>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d022      	beq.n	800625c <HAL_DMA_Start_IT+0x1bc>
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4a27      	ldr	r2, [pc, #156]	@ (80062b8 <HAL_DMA_Start_IT+0x218>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d01d      	beq.n	800625c <HAL_DMA_Start_IT+0x1bc>
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a25      	ldr	r2, [pc, #148]	@ (80062bc <HAL_DMA_Start_IT+0x21c>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d018      	beq.n	800625c <HAL_DMA_Start_IT+0x1bc>
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4a24      	ldr	r2, [pc, #144]	@ (80062c0 <HAL_DMA_Start_IT+0x220>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d013      	beq.n	800625c <HAL_DMA_Start_IT+0x1bc>
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a22      	ldr	r2, [pc, #136]	@ (80062c4 <HAL_DMA_Start_IT+0x224>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d00e      	beq.n	800625c <HAL_DMA_Start_IT+0x1bc>
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a21      	ldr	r2, [pc, #132]	@ (80062c8 <HAL_DMA_Start_IT+0x228>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d009      	beq.n	800625c <HAL_DMA_Start_IT+0x1bc>
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a1f      	ldr	r2, [pc, #124]	@ (80062cc <HAL_DMA_Start_IT+0x22c>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d004      	beq.n	800625c <HAL_DMA_Start_IT+0x1bc>
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a1e      	ldr	r2, [pc, #120]	@ (80062d0 <HAL_DMA_Start_IT+0x230>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d101      	bne.n	8006260 <HAL_DMA_Start_IT+0x1c0>
 800625c:	2301      	movs	r3, #1
 800625e:	e000      	b.n	8006262 <HAL_DMA_Start_IT+0x1c2>
 8006260:	2300      	movs	r3, #0
 8006262:	2b00      	cmp	r3, #0
 8006264:	d036      	beq.n	80062d4 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f023 021e 	bic.w	r2, r3, #30
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f042 0216 	orr.w	r2, r2, #22
 8006278:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800627e:	2b00      	cmp	r3, #0
 8006280:	d03e      	beq.n	8006300 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	681a      	ldr	r2, [r3, #0]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f042 0208 	orr.w	r2, r2, #8
 8006290:	601a      	str	r2, [r3, #0]
 8006292:	e035      	b.n	8006300 <HAL_DMA_Start_IT+0x260>
 8006294:	40020010 	.word	0x40020010
 8006298:	40020028 	.word	0x40020028
 800629c:	40020040 	.word	0x40020040
 80062a0:	40020058 	.word	0x40020058
 80062a4:	40020070 	.word	0x40020070
 80062a8:	40020088 	.word	0x40020088
 80062ac:	400200a0 	.word	0x400200a0
 80062b0:	400200b8 	.word	0x400200b8
 80062b4:	40020410 	.word	0x40020410
 80062b8:	40020428 	.word	0x40020428
 80062bc:	40020440 	.word	0x40020440
 80062c0:	40020458 	.word	0x40020458
 80062c4:	40020470 	.word	0x40020470
 80062c8:	40020488 	.word	0x40020488
 80062cc:	400204a0 	.word	0x400204a0
 80062d0:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f023 020e 	bic.w	r2, r3, #14
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f042 020a 	orr.w	r2, r2, #10
 80062e6:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d007      	beq.n	8006300 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	681a      	ldr	r2, [r3, #0]
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f042 0204 	orr.w	r2, r2, #4
 80062fe:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a83      	ldr	r2, [pc, #524]	@ (8006514 <HAL_DMA_Start_IT+0x474>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d072      	beq.n	80063f0 <HAL_DMA_Start_IT+0x350>
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a82      	ldr	r2, [pc, #520]	@ (8006518 <HAL_DMA_Start_IT+0x478>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d06d      	beq.n	80063f0 <HAL_DMA_Start_IT+0x350>
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a80      	ldr	r2, [pc, #512]	@ (800651c <HAL_DMA_Start_IT+0x47c>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d068      	beq.n	80063f0 <HAL_DMA_Start_IT+0x350>
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a7f      	ldr	r2, [pc, #508]	@ (8006520 <HAL_DMA_Start_IT+0x480>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d063      	beq.n	80063f0 <HAL_DMA_Start_IT+0x350>
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a7d      	ldr	r2, [pc, #500]	@ (8006524 <HAL_DMA_Start_IT+0x484>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d05e      	beq.n	80063f0 <HAL_DMA_Start_IT+0x350>
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a7c      	ldr	r2, [pc, #496]	@ (8006528 <HAL_DMA_Start_IT+0x488>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d059      	beq.n	80063f0 <HAL_DMA_Start_IT+0x350>
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a7a      	ldr	r2, [pc, #488]	@ (800652c <HAL_DMA_Start_IT+0x48c>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d054      	beq.n	80063f0 <HAL_DMA_Start_IT+0x350>
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a79      	ldr	r2, [pc, #484]	@ (8006530 <HAL_DMA_Start_IT+0x490>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d04f      	beq.n	80063f0 <HAL_DMA_Start_IT+0x350>
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a77      	ldr	r2, [pc, #476]	@ (8006534 <HAL_DMA_Start_IT+0x494>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d04a      	beq.n	80063f0 <HAL_DMA_Start_IT+0x350>
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a76      	ldr	r2, [pc, #472]	@ (8006538 <HAL_DMA_Start_IT+0x498>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d045      	beq.n	80063f0 <HAL_DMA_Start_IT+0x350>
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a74      	ldr	r2, [pc, #464]	@ (800653c <HAL_DMA_Start_IT+0x49c>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d040      	beq.n	80063f0 <HAL_DMA_Start_IT+0x350>
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a73      	ldr	r2, [pc, #460]	@ (8006540 <HAL_DMA_Start_IT+0x4a0>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d03b      	beq.n	80063f0 <HAL_DMA_Start_IT+0x350>
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a71      	ldr	r2, [pc, #452]	@ (8006544 <HAL_DMA_Start_IT+0x4a4>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d036      	beq.n	80063f0 <HAL_DMA_Start_IT+0x350>
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a70      	ldr	r2, [pc, #448]	@ (8006548 <HAL_DMA_Start_IT+0x4a8>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d031      	beq.n	80063f0 <HAL_DMA_Start_IT+0x350>
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a6e      	ldr	r2, [pc, #440]	@ (800654c <HAL_DMA_Start_IT+0x4ac>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d02c      	beq.n	80063f0 <HAL_DMA_Start_IT+0x350>
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a6d      	ldr	r2, [pc, #436]	@ (8006550 <HAL_DMA_Start_IT+0x4b0>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d027      	beq.n	80063f0 <HAL_DMA_Start_IT+0x350>
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a6b      	ldr	r2, [pc, #428]	@ (8006554 <HAL_DMA_Start_IT+0x4b4>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d022      	beq.n	80063f0 <HAL_DMA_Start_IT+0x350>
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a6a      	ldr	r2, [pc, #424]	@ (8006558 <HAL_DMA_Start_IT+0x4b8>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d01d      	beq.n	80063f0 <HAL_DMA_Start_IT+0x350>
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a68      	ldr	r2, [pc, #416]	@ (800655c <HAL_DMA_Start_IT+0x4bc>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d018      	beq.n	80063f0 <HAL_DMA_Start_IT+0x350>
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a67      	ldr	r2, [pc, #412]	@ (8006560 <HAL_DMA_Start_IT+0x4c0>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d013      	beq.n	80063f0 <HAL_DMA_Start_IT+0x350>
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a65      	ldr	r2, [pc, #404]	@ (8006564 <HAL_DMA_Start_IT+0x4c4>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d00e      	beq.n	80063f0 <HAL_DMA_Start_IT+0x350>
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a64      	ldr	r2, [pc, #400]	@ (8006568 <HAL_DMA_Start_IT+0x4c8>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d009      	beq.n	80063f0 <HAL_DMA_Start_IT+0x350>
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a62      	ldr	r2, [pc, #392]	@ (800656c <HAL_DMA_Start_IT+0x4cc>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d004      	beq.n	80063f0 <HAL_DMA_Start_IT+0x350>
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a61      	ldr	r2, [pc, #388]	@ (8006570 <HAL_DMA_Start_IT+0x4d0>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d101      	bne.n	80063f4 <HAL_DMA_Start_IT+0x354>
 80063f0:	2301      	movs	r3, #1
 80063f2:	e000      	b.n	80063f6 <HAL_DMA_Start_IT+0x356>
 80063f4:	2300      	movs	r3, #0
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d01a      	beq.n	8006430 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006404:	2b00      	cmp	r3, #0
 8006406:	d007      	beq.n	8006418 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006412:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006416:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800641c:	2b00      	cmp	r3, #0
 800641e:	d007      	beq.n	8006430 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006424:	681a      	ldr	r2, [r3, #0]
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800642a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800642e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a37      	ldr	r2, [pc, #220]	@ (8006514 <HAL_DMA_Start_IT+0x474>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d04a      	beq.n	80064d0 <HAL_DMA_Start_IT+0x430>
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4a36      	ldr	r2, [pc, #216]	@ (8006518 <HAL_DMA_Start_IT+0x478>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d045      	beq.n	80064d0 <HAL_DMA_Start_IT+0x430>
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4a34      	ldr	r2, [pc, #208]	@ (800651c <HAL_DMA_Start_IT+0x47c>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d040      	beq.n	80064d0 <HAL_DMA_Start_IT+0x430>
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4a33      	ldr	r2, [pc, #204]	@ (8006520 <HAL_DMA_Start_IT+0x480>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d03b      	beq.n	80064d0 <HAL_DMA_Start_IT+0x430>
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4a31      	ldr	r2, [pc, #196]	@ (8006524 <HAL_DMA_Start_IT+0x484>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d036      	beq.n	80064d0 <HAL_DMA_Start_IT+0x430>
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a30      	ldr	r2, [pc, #192]	@ (8006528 <HAL_DMA_Start_IT+0x488>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d031      	beq.n	80064d0 <HAL_DMA_Start_IT+0x430>
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a2e      	ldr	r2, [pc, #184]	@ (800652c <HAL_DMA_Start_IT+0x48c>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d02c      	beq.n	80064d0 <HAL_DMA_Start_IT+0x430>
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a2d      	ldr	r2, [pc, #180]	@ (8006530 <HAL_DMA_Start_IT+0x490>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d027      	beq.n	80064d0 <HAL_DMA_Start_IT+0x430>
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4a2b      	ldr	r2, [pc, #172]	@ (8006534 <HAL_DMA_Start_IT+0x494>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d022      	beq.n	80064d0 <HAL_DMA_Start_IT+0x430>
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a2a      	ldr	r2, [pc, #168]	@ (8006538 <HAL_DMA_Start_IT+0x498>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d01d      	beq.n	80064d0 <HAL_DMA_Start_IT+0x430>
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4a28      	ldr	r2, [pc, #160]	@ (800653c <HAL_DMA_Start_IT+0x49c>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d018      	beq.n	80064d0 <HAL_DMA_Start_IT+0x430>
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4a27      	ldr	r2, [pc, #156]	@ (8006540 <HAL_DMA_Start_IT+0x4a0>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d013      	beq.n	80064d0 <HAL_DMA_Start_IT+0x430>
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	4a25      	ldr	r2, [pc, #148]	@ (8006544 <HAL_DMA_Start_IT+0x4a4>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d00e      	beq.n	80064d0 <HAL_DMA_Start_IT+0x430>
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a24      	ldr	r2, [pc, #144]	@ (8006548 <HAL_DMA_Start_IT+0x4a8>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d009      	beq.n	80064d0 <HAL_DMA_Start_IT+0x430>
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a22      	ldr	r2, [pc, #136]	@ (800654c <HAL_DMA_Start_IT+0x4ac>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d004      	beq.n	80064d0 <HAL_DMA_Start_IT+0x430>
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a21      	ldr	r2, [pc, #132]	@ (8006550 <HAL_DMA_Start_IT+0x4b0>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d108      	bne.n	80064e2 <HAL_DMA_Start_IT+0x442>
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	681a      	ldr	r2, [r3, #0]
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f042 0201 	orr.w	r2, r2, #1
 80064de:	601a      	str	r2, [r3, #0]
 80064e0:	e012      	b.n	8006508 <HAL_DMA_Start_IT+0x468>
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	681a      	ldr	r2, [r3, #0]
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f042 0201 	orr.w	r2, r2, #1
 80064f0:	601a      	str	r2, [r3, #0]
 80064f2:	e009      	b.n	8006508 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80064fa:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2200      	movs	r2, #0
 8006500:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8006504:	2301      	movs	r3, #1
 8006506:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006508:	7dfb      	ldrb	r3, [r7, #23]
}
 800650a:	4618      	mov	r0, r3
 800650c:	3718      	adds	r7, #24
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
 8006512:	bf00      	nop
 8006514:	40020010 	.word	0x40020010
 8006518:	40020028 	.word	0x40020028
 800651c:	40020040 	.word	0x40020040
 8006520:	40020058 	.word	0x40020058
 8006524:	40020070 	.word	0x40020070
 8006528:	40020088 	.word	0x40020088
 800652c:	400200a0 	.word	0x400200a0
 8006530:	400200b8 	.word	0x400200b8
 8006534:	40020410 	.word	0x40020410
 8006538:	40020428 	.word	0x40020428
 800653c:	40020440 	.word	0x40020440
 8006540:	40020458 	.word	0x40020458
 8006544:	40020470 	.word	0x40020470
 8006548:	40020488 	.word	0x40020488
 800654c:	400204a0 	.word	0x400204a0
 8006550:	400204b8 	.word	0x400204b8
 8006554:	58025408 	.word	0x58025408
 8006558:	5802541c 	.word	0x5802541c
 800655c:	58025430 	.word	0x58025430
 8006560:	58025444 	.word	0x58025444
 8006564:	58025458 	.word	0x58025458
 8006568:	5802546c 	.word	0x5802546c
 800656c:	58025480 	.word	0x58025480
 8006570:	58025494 	.word	0x58025494

08006574 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b08a      	sub	sp, #40	@ 0x28
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800657c:	2300      	movs	r3, #0
 800657e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006580:	4b67      	ldr	r3, [pc, #412]	@ (8006720 <HAL_DMA_IRQHandler+0x1ac>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a67      	ldr	r2, [pc, #412]	@ (8006724 <HAL_DMA_IRQHandler+0x1b0>)
 8006586:	fba2 2303 	umull	r2, r3, r2, r3
 800658a:	0a9b      	lsrs	r3, r3, #10
 800658c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006592:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006598:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800659a:	6a3b      	ldr	r3, [r7, #32]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80065a0:	69fb      	ldr	r3, [r7, #28]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	4a5f      	ldr	r2, [pc, #380]	@ (8006728 <HAL_DMA_IRQHandler+0x1b4>)
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d04a      	beq.n	8006646 <HAL_DMA_IRQHandler+0xd2>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a5d      	ldr	r2, [pc, #372]	@ (800672c <HAL_DMA_IRQHandler+0x1b8>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d045      	beq.n	8006646 <HAL_DMA_IRQHandler+0xd2>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4a5c      	ldr	r2, [pc, #368]	@ (8006730 <HAL_DMA_IRQHandler+0x1bc>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d040      	beq.n	8006646 <HAL_DMA_IRQHandler+0xd2>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4a5a      	ldr	r2, [pc, #360]	@ (8006734 <HAL_DMA_IRQHandler+0x1c0>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d03b      	beq.n	8006646 <HAL_DMA_IRQHandler+0xd2>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	4a59      	ldr	r2, [pc, #356]	@ (8006738 <HAL_DMA_IRQHandler+0x1c4>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d036      	beq.n	8006646 <HAL_DMA_IRQHandler+0xd2>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	4a57      	ldr	r2, [pc, #348]	@ (800673c <HAL_DMA_IRQHandler+0x1c8>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d031      	beq.n	8006646 <HAL_DMA_IRQHandler+0xd2>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4a56      	ldr	r2, [pc, #344]	@ (8006740 <HAL_DMA_IRQHandler+0x1cc>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d02c      	beq.n	8006646 <HAL_DMA_IRQHandler+0xd2>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a54      	ldr	r2, [pc, #336]	@ (8006744 <HAL_DMA_IRQHandler+0x1d0>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d027      	beq.n	8006646 <HAL_DMA_IRQHandler+0xd2>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a53      	ldr	r2, [pc, #332]	@ (8006748 <HAL_DMA_IRQHandler+0x1d4>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d022      	beq.n	8006646 <HAL_DMA_IRQHandler+0xd2>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4a51      	ldr	r2, [pc, #324]	@ (800674c <HAL_DMA_IRQHandler+0x1d8>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d01d      	beq.n	8006646 <HAL_DMA_IRQHandler+0xd2>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4a50      	ldr	r2, [pc, #320]	@ (8006750 <HAL_DMA_IRQHandler+0x1dc>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d018      	beq.n	8006646 <HAL_DMA_IRQHandler+0xd2>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4a4e      	ldr	r2, [pc, #312]	@ (8006754 <HAL_DMA_IRQHandler+0x1e0>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d013      	beq.n	8006646 <HAL_DMA_IRQHandler+0xd2>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a4d      	ldr	r2, [pc, #308]	@ (8006758 <HAL_DMA_IRQHandler+0x1e4>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d00e      	beq.n	8006646 <HAL_DMA_IRQHandler+0xd2>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4a4b      	ldr	r2, [pc, #300]	@ (800675c <HAL_DMA_IRQHandler+0x1e8>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d009      	beq.n	8006646 <HAL_DMA_IRQHandler+0xd2>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a4a      	ldr	r2, [pc, #296]	@ (8006760 <HAL_DMA_IRQHandler+0x1ec>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d004      	beq.n	8006646 <HAL_DMA_IRQHandler+0xd2>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a48      	ldr	r2, [pc, #288]	@ (8006764 <HAL_DMA_IRQHandler+0x1f0>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d101      	bne.n	800664a <HAL_DMA_IRQHandler+0xd6>
 8006646:	2301      	movs	r3, #1
 8006648:	e000      	b.n	800664c <HAL_DMA_IRQHandler+0xd8>
 800664a:	2300      	movs	r3, #0
 800664c:	2b00      	cmp	r3, #0
 800664e:	f000 842b 	beq.w	8006ea8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006656:	f003 031f 	and.w	r3, r3, #31
 800665a:	2208      	movs	r2, #8
 800665c:	409a      	lsls	r2, r3
 800665e:	69bb      	ldr	r3, [r7, #24]
 8006660:	4013      	ands	r3, r2
 8006662:	2b00      	cmp	r3, #0
 8006664:	f000 80a2 	beq.w	80067ac <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a2e      	ldr	r2, [pc, #184]	@ (8006728 <HAL_DMA_IRQHandler+0x1b4>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d04a      	beq.n	8006708 <HAL_DMA_IRQHandler+0x194>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a2d      	ldr	r2, [pc, #180]	@ (800672c <HAL_DMA_IRQHandler+0x1b8>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d045      	beq.n	8006708 <HAL_DMA_IRQHandler+0x194>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a2b      	ldr	r2, [pc, #172]	@ (8006730 <HAL_DMA_IRQHandler+0x1bc>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d040      	beq.n	8006708 <HAL_DMA_IRQHandler+0x194>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a2a      	ldr	r2, [pc, #168]	@ (8006734 <HAL_DMA_IRQHandler+0x1c0>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d03b      	beq.n	8006708 <HAL_DMA_IRQHandler+0x194>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a28      	ldr	r2, [pc, #160]	@ (8006738 <HAL_DMA_IRQHandler+0x1c4>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d036      	beq.n	8006708 <HAL_DMA_IRQHandler+0x194>
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4a27      	ldr	r2, [pc, #156]	@ (800673c <HAL_DMA_IRQHandler+0x1c8>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d031      	beq.n	8006708 <HAL_DMA_IRQHandler+0x194>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4a25      	ldr	r2, [pc, #148]	@ (8006740 <HAL_DMA_IRQHandler+0x1cc>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d02c      	beq.n	8006708 <HAL_DMA_IRQHandler+0x194>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4a24      	ldr	r2, [pc, #144]	@ (8006744 <HAL_DMA_IRQHandler+0x1d0>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d027      	beq.n	8006708 <HAL_DMA_IRQHandler+0x194>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a22      	ldr	r2, [pc, #136]	@ (8006748 <HAL_DMA_IRQHandler+0x1d4>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d022      	beq.n	8006708 <HAL_DMA_IRQHandler+0x194>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a21      	ldr	r2, [pc, #132]	@ (800674c <HAL_DMA_IRQHandler+0x1d8>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d01d      	beq.n	8006708 <HAL_DMA_IRQHandler+0x194>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4a1f      	ldr	r2, [pc, #124]	@ (8006750 <HAL_DMA_IRQHandler+0x1dc>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d018      	beq.n	8006708 <HAL_DMA_IRQHandler+0x194>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a1e      	ldr	r2, [pc, #120]	@ (8006754 <HAL_DMA_IRQHandler+0x1e0>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d013      	beq.n	8006708 <HAL_DMA_IRQHandler+0x194>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	4a1c      	ldr	r2, [pc, #112]	@ (8006758 <HAL_DMA_IRQHandler+0x1e4>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d00e      	beq.n	8006708 <HAL_DMA_IRQHandler+0x194>
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	4a1b      	ldr	r2, [pc, #108]	@ (800675c <HAL_DMA_IRQHandler+0x1e8>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d009      	beq.n	8006708 <HAL_DMA_IRQHandler+0x194>
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	4a19      	ldr	r2, [pc, #100]	@ (8006760 <HAL_DMA_IRQHandler+0x1ec>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d004      	beq.n	8006708 <HAL_DMA_IRQHandler+0x194>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	4a18      	ldr	r2, [pc, #96]	@ (8006764 <HAL_DMA_IRQHandler+0x1f0>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d12f      	bne.n	8006768 <HAL_DMA_IRQHandler+0x1f4>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f003 0304 	and.w	r3, r3, #4
 8006712:	2b00      	cmp	r3, #0
 8006714:	bf14      	ite	ne
 8006716:	2301      	movne	r3, #1
 8006718:	2300      	moveq	r3, #0
 800671a:	b2db      	uxtb	r3, r3
 800671c:	e02e      	b.n	800677c <HAL_DMA_IRQHandler+0x208>
 800671e:	bf00      	nop
 8006720:	24000000 	.word	0x24000000
 8006724:	1b4e81b5 	.word	0x1b4e81b5
 8006728:	40020010 	.word	0x40020010
 800672c:	40020028 	.word	0x40020028
 8006730:	40020040 	.word	0x40020040
 8006734:	40020058 	.word	0x40020058
 8006738:	40020070 	.word	0x40020070
 800673c:	40020088 	.word	0x40020088
 8006740:	400200a0 	.word	0x400200a0
 8006744:	400200b8 	.word	0x400200b8
 8006748:	40020410 	.word	0x40020410
 800674c:	40020428 	.word	0x40020428
 8006750:	40020440 	.word	0x40020440
 8006754:	40020458 	.word	0x40020458
 8006758:	40020470 	.word	0x40020470
 800675c:	40020488 	.word	0x40020488
 8006760:	400204a0 	.word	0x400204a0
 8006764:	400204b8 	.word	0x400204b8
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f003 0308 	and.w	r3, r3, #8
 8006772:	2b00      	cmp	r3, #0
 8006774:	bf14      	ite	ne
 8006776:	2301      	movne	r3, #1
 8006778:	2300      	moveq	r3, #0
 800677a:	b2db      	uxtb	r3, r3
 800677c:	2b00      	cmp	r3, #0
 800677e:	d015      	beq.n	80067ac <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	681a      	ldr	r2, [r3, #0]
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f022 0204 	bic.w	r2, r2, #4
 800678e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006794:	f003 031f 	and.w	r3, r3, #31
 8006798:	2208      	movs	r2, #8
 800679a:	409a      	lsls	r2, r3
 800679c:	6a3b      	ldr	r3, [r7, #32]
 800679e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067a4:	f043 0201 	orr.w	r2, r3, #1
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067b0:	f003 031f 	and.w	r3, r3, #31
 80067b4:	69ba      	ldr	r2, [r7, #24]
 80067b6:	fa22 f303 	lsr.w	r3, r2, r3
 80067ba:	f003 0301 	and.w	r3, r3, #1
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d06e      	beq.n	80068a0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a69      	ldr	r2, [pc, #420]	@ (800696c <HAL_DMA_IRQHandler+0x3f8>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d04a      	beq.n	8006862 <HAL_DMA_IRQHandler+0x2ee>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a67      	ldr	r2, [pc, #412]	@ (8006970 <HAL_DMA_IRQHandler+0x3fc>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d045      	beq.n	8006862 <HAL_DMA_IRQHandler+0x2ee>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a66      	ldr	r2, [pc, #408]	@ (8006974 <HAL_DMA_IRQHandler+0x400>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d040      	beq.n	8006862 <HAL_DMA_IRQHandler+0x2ee>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a64      	ldr	r2, [pc, #400]	@ (8006978 <HAL_DMA_IRQHandler+0x404>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d03b      	beq.n	8006862 <HAL_DMA_IRQHandler+0x2ee>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a63      	ldr	r2, [pc, #396]	@ (800697c <HAL_DMA_IRQHandler+0x408>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d036      	beq.n	8006862 <HAL_DMA_IRQHandler+0x2ee>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a61      	ldr	r2, [pc, #388]	@ (8006980 <HAL_DMA_IRQHandler+0x40c>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d031      	beq.n	8006862 <HAL_DMA_IRQHandler+0x2ee>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a60      	ldr	r2, [pc, #384]	@ (8006984 <HAL_DMA_IRQHandler+0x410>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d02c      	beq.n	8006862 <HAL_DMA_IRQHandler+0x2ee>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a5e      	ldr	r2, [pc, #376]	@ (8006988 <HAL_DMA_IRQHandler+0x414>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d027      	beq.n	8006862 <HAL_DMA_IRQHandler+0x2ee>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a5d      	ldr	r2, [pc, #372]	@ (800698c <HAL_DMA_IRQHandler+0x418>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d022      	beq.n	8006862 <HAL_DMA_IRQHandler+0x2ee>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a5b      	ldr	r2, [pc, #364]	@ (8006990 <HAL_DMA_IRQHandler+0x41c>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d01d      	beq.n	8006862 <HAL_DMA_IRQHandler+0x2ee>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a5a      	ldr	r2, [pc, #360]	@ (8006994 <HAL_DMA_IRQHandler+0x420>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d018      	beq.n	8006862 <HAL_DMA_IRQHandler+0x2ee>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a58      	ldr	r2, [pc, #352]	@ (8006998 <HAL_DMA_IRQHandler+0x424>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d013      	beq.n	8006862 <HAL_DMA_IRQHandler+0x2ee>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a57      	ldr	r2, [pc, #348]	@ (800699c <HAL_DMA_IRQHandler+0x428>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d00e      	beq.n	8006862 <HAL_DMA_IRQHandler+0x2ee>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a55      	ldr	r2, [pc, #340]	@ (80069a0 <HAL_DMA_IRQHandler+0x42c>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d009      	beq.n	8006862 <HAL_DMA_IRQHandler+0x2ee>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a54      	ldr	r2, [pc, #336]	@ (80069a4 <HAL_DMA_IRQHandler+0x430>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d004      	beq.n	8006862 <HAL_DMA_IRQHandler+0x2ee>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a52      	ldr	r2, [pc, #328]	@ (80069a8 <HAL_DMA_IRQHandler+0x434>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d10a      	bne.n	8006878 <HAL_DMA_IRQHandler+0x304>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	695b      	ldr	r3, [r3, #20]
 8006868:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800686c:	2b00      	cmp	r3, #0
 800686e:	bf14      	ite	ne
 8006870:	2301      	movne	r3, #1
 8006872:	2300      	moveq	r3, #0
 8006874:	b2db      	uxtb	r3, r3
 8006876:	e003      	b.n	8006880 <HAL_DMA_IRQHandler+0x30c>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	2300      	movs	r3, #0
 8006880:	2b00      	cmp	r3, #0
 8006882:	d00d      	beq.n	80068a0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006888:	f003 031f 	and.w	r3, r3, #31
 800688c:	2201      	movs	r2, #1
 800688e:	409a      	lsls	r2, r3
 8006890:	6a3b      	ldr	r3, [r7, #32]
 8006892:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006898:	f043 0202 	orr.w	r2, r3, #2
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068a4:	f003 031f 	and.w	r3, r3, #31
 80068a8:	2204      	movs	r2, #4
 80068aa:	409a      	lsls	r2, r3
 80068ac:	69bb      	ldr	r3, [r7, #24]
 80068ae:	4013      	ands	r3, r2
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	f000 808f 	beq.w	80069d4 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4a2c      	ldr	r2, [pc, #176]	@ (800696c <HAL_DMA_IRQHandler+0x3f8>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d04a      	beq.n	8006956 <HAL_DMA_IRQHandler+0x3e2>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a2a      	ldr	r2, [pc, #168]	@ (8006970 <HAL_DMA_IRQHandler+0x3fc>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d045      	beq.n	8006956 <HAL_DMA_IRQHandler+0x3e2>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a29      	ldr	r2, [pc, #164]	@ (8006974 <HAL_DMA_IRQHandler+0x400>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d040      	beq.n	8006956 <HAL_DMA_IRQHandler+0x3e2>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a27      	ldr	r2, [pc, #156]	@ (8006978 <HAL_DMA_IRQHandler+0x404>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d03b      	beq.n	8006956 <HAL_DMA_IRQHandler+0x3e2>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a26      	ldr	r2, [pc, #152]	@ (800697c <HAL_DMA_IRQHandler+0x408>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d036      	beq.n	8006956 <HAL_DMA_IRQHandler+0x3e2>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a24      	ldr	r2, [pc, #144]	@ (8006980 <HAL_DMA_IRQHandler+0x40c>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d031      	beq.n	8006956 <HAL_DMA_IRQHandler+0x3e2>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a23      	ldr	r2, [pc, #140]	@ (8006984 <HAL_DMA_IRQHandler+0x410>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d02c      	beq.n	8006956 <HAL_DMA_IRQHandler+0x3e2>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a21      	ldr	r2, [pc, #132]	@ (8006988 <HAL_DMA_IRQHandler+0x414>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d027      	beq.n	8006956 <HAL_DMA_IRQHandler+0x3e2>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a20      	ldr	r2, [pc, #128]	@ (800698c <HAL_DMA_IRQHandler+0x418>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d022      	beq.n	8006956 <HAL_DMA_IRQHandler+0x3e2>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a1e      	ldr	r2, [pc, #120]	@ (8006990 <HAL_DMA_IRQHandler+0x41c>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d01d      	beq.n	8006956 <HAL_DMA_IRQHandler+0x3e2>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a1d      	ldr	r2, [pc, #116]	@ (8006994 <HAL_DMA_IRQHandler+0x420>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d018      	beq.n	8006956 <HAL_DMA_IRQHandler+0x3e2>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a1b      	ldr	r2, [pc, #108]	@ (8006998 <HAL_DMA_IRQHandler+0x424>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d013      	beq.n	8006956 <HAL_DMA_IRQHandler+0x3e2>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a1a      	ldr	r2, [pc, #104]	@ (800699c <HAL_DMA_IRQHandler+0x428>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d00e      	beq.n	8006956 <HAL_DMA_IRQHandler+0x3e2>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4a18      	ldr	r2, [pc, #96]	@ (80069a0 <HAL_DMA_IRQHandler+0x42c>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d009      	beq.n	8006956 <HAL_DMA_IRQHandler+0x3e2>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4a17      	ldr	r2, [pc, #92]	@ (80069a4 <HAL_DMA_IRQHandler+0x430>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d004      	beq.n	8006956 <HAL_DMA_IRQHandler+0x3e2>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a15      	ldr	r2, [pc, #84]	@ (80069a8 <HAL_DMA_IRQHandler+0x434>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d12a      	bne.n	80069ac <HAL_DMA_IRQHandler+0x438>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f003 0302 	and.w	r3, r3, #2
 8006960:	2b00      	cmp	r3, #0
 8006962:	bf14      	ite	ne
 8006964:	2301      	movne	r3, #1
 8006966:	2300      	moveq	r3, #0
 8006968:	b2db      	uxtb	r3, r3
 800696a:	e023      	b.n	80069b4 <HAL_DMA_IRQHandler+0x440>
 800696c:	40020010 	.word	0x40020010
 8006970:	40020028 	.word	0x40020028
 8006974:	40020040 	.word	0x40020040
 8006978:	40020058 	.word	0x40020058
 800697c:	40020070 	.word	0x40020070
 8006980:	40020088 	.word	0x40020088
 8006984:	400200a0 	.word	0x400200a0
 8006988:	400200b8 	.word	0x400200b8
 800698c:	40020410 	.word	0x40020410
 8006990:	40020428 	.word	0x40020428
 8006994:	40020440 	.word	0x40020440
 8006998:	40020458 	.word	0x40020458
 800699c:	40020470 	.word	0x40020470
 80069a0:	40020488 	.word	0x40020488
 80069a4:	400204a0 	.word	0x400204a0
 80069a8:	400204b8 	.word	0x400204b8
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	2300      	movs	r3, #0
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d00d      	beq.n	80069d4 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069bc:	f003 031f 	and.w	r3, r3, #31
 80069c0:	2204      	movs	r2, #4
 80069c2:	409a      	lsls	r2, r3
 80069c4:	6a3b      	ldr	r3, [r7, #32]
 80069c6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069cc:	f043 0204 	orr.w	r2, r3, #4
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069d8:	f003 031f 	and.w	r3, r3, #31
 80069dc:	2210      	movs	r2, #16
 80069de:	409a      	lsls	r2, r3
 80069e0:	69bb      	ldr	r3, [r7, #24]
 80069e2:	4013      	ands	r3, r2
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	f000 80a6 	beq.w	8006b36 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4a85      	ldr	r2, [pc, #532]	@ (8006c04 <HAL_DMA_IRQHandler+0x690>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d04a      	beq.n	8006a8a <HAL_DMA_IRQHandler+0x516>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	4a83      	ldr	r2, [pc, #524]	@ (8006c08 <HAL_DMA_IRQHandler+0x694>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d045      	beq.n	8006a8a <HAL_DMA_IRQHandler+0x516>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4a82      	ldr	r2, [pc, #520]	@ (8006c0c <HAL_DMA_IRQHandler+0x698>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d040      	beq.n	8006a8a <HAL_DMA_IRQHandler+0x516>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4a80      	ldr	r2, [pc, #512]	@ (8006c10 <HAL_DMA_IRQHandler+0x69c>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d03b      	beq.n	8006a8a <HAL_DMA_IRQHandler+0x516>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4a7f      	ldr	r2, [pc, #508]	@ (8006c14 <HAL_DMA_IRQHandler+0x6a0>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d036      	beq.n	8006a8a <HAL_DMA_IRQHandler+0x516>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4a7d      	ldr	r2, [pc, #500]	@ (8006c18 <HAL_DMA_IRQHandler+0x6a4>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d031      	beq.n	8006a8a <HAL_DMA_IRQHandler+0x516>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a7c      	ldr	r2, [pc, #496]	@ (8006c1c <HAL_DMA_IRQHandler+0x6a8>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d02c      	beq.n	8006a8a <HAL_DMA_IRQHandler+0x516>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4a7a      	ldr	r2, [pc, #488]	@ (8006c20 <HAL_DMA_IRQHandler+0x6ac>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d027      	beq.n	8006a8a <HAL_DMA_IRQHandler+0x516>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a79      	ldr	r2, [pc, #484]	@ (8006c24 <HAL_DMA_IRQHandler+0x6b0>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d022      	beq.n	8006a8a <HAL_DMA_IRQHandler+0x516>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4a77      	ldr	r2, [pc, #476]	@ (8006c28 <HAL_DMA_IRQHandler+0x6b4>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d01d      	beq.n	8006a8a <HAL_DMA_IRQHandler+0x516>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4a76      	ldr	r2, [pc, #472]	@ (8006c2c <HAL_DMA_IRQHandler+0x6b8>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d018      	beq.n	8006a8a <HAL_DMA_IRQHandler+0x516>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a74      	ldr	r2, [pc, #464]	@ (8006c30 <HAL_DMA_IRQHandler+0x6bc>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d013      	beq.n	8006a8a <HAL_DMA_IRQHandler+0x516>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a73      	ldr	r2, [pc, #460]	@ (8006c34 <HAL_DMA_IRQHandler+0x6c0>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d00e      	beq.n	8006a8a <HAL_DMA_IRQHandler+0x516>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a71      	ldr	r2, [pc, #452]	@ (8006c38 <HAL_DMA_IRQHandler+0x6c4>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d009      	beq.n	8006a8a <HAL_DMA_IRQHandler+0x516>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a70      	ldr	r2, [pc, #448]	@ (8006c3c <HAL_DMA_IRQHandler+0x6c8>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d004      	beq.n	8006a8a <HAL_DMA_IRQHandler+0x516>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4a6e      	ldr	r2, [pc, #440]	@ (8006c40 <HAL_DMA_IRQHandler+0x6cc>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d10a      	bne.n	8006aa0 <HAL_DMA_IRQHandler+0x52c>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f003 0308 	and.w	r3, r3, #8
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	bf14      	ite	ne
 8006a98:	2301      	movne	r3, #1
 8006a9a:	2300      	moveq	r3, #0
 8006a9c:	b2db      	uxtb	r3, r3
 8006a9e:	e009      	b.n	8006ab4 <HAL_DMA_IRQHandler+0x540>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f003 0304 	and.w	r3, r3, #4
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	bf14      	ite	ne
 8006aae:	2301      	movne	r3, #1
 8006ab0:	2300      	moveq	r3, #0
 8006ab2:	b2db      	uxtb	r3, r3
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d03e      	beq.n	8006b36 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006abc:	f003 031f 	and.w	r3, r3, #31
 8006ac0:	2210      	movs	r2, #16
 8006ac2:	409a      	lsls	r2, r3
 8006ac4:	6a3b      	ldr	r3, [r7, #32]
 8006ac6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d018      	beq.n	8006b08 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d108      	bne.n	8006af6 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d024      	beq.n	8006b36 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006af0:	6878      	ldr	r0, [r7, #4]
 8006af2:	4798      	blx	r3
 8006af4:	e01f      	b.n	8006b36 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d01b      	beq.n	8006b36 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	4798      	blx	r3
 8006b06:	e016      	b.n	8006b36 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d107      	bne.n	8006b26 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	681a      	ldr	r2, [r3, #0]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f022 0208 	bic.w	r2, r2, #8
 8006b24:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d003      	beq.n	8006b36 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b3a:	f003 031f 	and.w	r3, r3, #31
 8006b3e:	2220      	movs	r2, #32
 8006b40:	409a      	lsls	r2, r3
 8006b42:	69bb      	ldr	r3, [r7, #24]
 8006b44:	4013      	ands	r3, r2
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	f000 8110 	beq.w	8006d6c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a2c      	ldr	r2, [pc, #176]	@ (8006c04 <HAL_DMA_IRQHandler+0x690>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d04a      	beq.n	8006bec <HAL_DMA_IRQHandler+0x678>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	4a2b      	ldr	r2, [pc, #172]	@ (8006c08 <HAL_DMA_IRQHandler+0x694>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d045      	beq.n	8006bec <HAL_DMA_IRQHandler+0x678>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a29      	ldr	r2, [pc, #164]	@ (8006c0c <HAL_DMA_IRQHandler+0x698>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d040      	beq.n	8006bec <HAL_DMA_IRQHandler+0x678>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	4a28      	ldr	r2, [pc, #160]	@ (8006c10 <HAL_DMA_IRQHandler+0x69c>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d03b      	beq.n	8006bec <HAL_DMA_IRQHandler+0x678>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	4a26      	ldr	r2, [pc, #152]	@ (8006c14 <HAL_DMA_IRQHandler+0x6a0>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d036      	beq.n	8006bec <HAL_DMA_IRQHandler+0x678>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4a25      	ldr	r2, [pc, #148]	@ (8006c18 <HAL_DMA_IRQHandler+0x6a4>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d031      	beq.n	8006bec <HAL_DMA_IRQHandler+0x678>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a23      	ldr	r2, [pc, #140]	@ (8006c1c <HAL_DMA_IRQHandler+0x6a8>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d02c      	beq.n	8006bec <HAL_DMA_IRQHandler+0x678>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a22      	ldr	r2, [pc, #136]	@ (8006c20 <HAL_DMA_IRQHandler+0x6ac>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d027      	beq.n	8006bec <HAL_DMA_IRQHandler+0x678>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a20      	ldr	r2, [pc, #128]	@ (8006c24 <HAL_DMA_IRQHandler+0x6b0>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d022      	beq.n	8006bec <HAL_DMA_IRQHandler+0x678>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4a1f      	ldr	r2, [pc, #124]	@ (8006c28 <HAL_DMA_IRQHandler+0x6b4>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d01d      	beq.n	8006bec <HAL_DMA_IRQHandler+0x678>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4a1d      	ldr	r2, [pc, #116]	@ (8006c2c <HAL_DMA_IRQHandler+0x6b8>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d018      	beq.n	8006bec <HAL_DMA_IRQHandler+0x678>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a1c      	ldr	r2, [pc, #112]	@ (8006c30 <HAL_DMA_IRQHandler+0x6bc>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d013      	beq.n	8006bec <HAL_DMA_IRQHandler+0x678>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a1a      	ldr	r2, [pc, #104]	@ (8006c34 <HAL_DMA_IRQHandler+0x6c0>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d00e      	beq.n	8006bec <HAL_DMA_IRQHandler+0x678>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4a19      	ldr	r2, [pc, #100]	@ (8006c38 <HAL_DMA_IRQHandler+0x6c4>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d009      	beq.n	8006bec <HAL_DMA_IRQHandler+0x678>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4a17      	ldr	r2, [pc, #92]	@ (8006c3c <HAL_DMA_IRQHandler+0x6c8>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d004      	beq.n	8006bec <HAL_DMA_IRQHandler+0x678>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4a16      	ldr	r2, [pc, #88]	@ (8006c40 <HAL_DMA_IRQHandler+0x6cc>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d12b      	bne.n	8006c44 <HAL_DMA_IRQHandler+0x6d0>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f003 0310 	and.w	r3, r3, #16
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	bf14      	ite	ne
 8006bfa:	2301      	movne	r3, #1
 8006bfc:	2300      	moveq	r3, #0
 8006bfe:	b2db      	uxtb	r3, r3
 8006c00:	e02a      	b.n	8006c58 <HAL_DMA_IRQHandler+0x6e4>
 8006c02:	bf00      	nop
 8006c04:	40020010 	.word	0x40020010
 8006c08:	40020028 	.word	0x40020028
 8006c0c:	40020040 	.word	0x40020040
 8006c10:	40020058 	.word	0x40020058
 8006c14:	40020070 	.word	0x40020070
 8006c18:	40020088 	.word	0x40020088
 8006c1c:	400200a0 	.word	0x400200a0
 8006c20:	400200b8 	.word	0x400200b8
 8006c24:	40020410 	.word	0x40020410
 8006c28:	40020428 	.word	0x40020428
 8006c2c:	40020440 	.word	0x40020440
 8006c30:	40020458 	.word	0x40020458
 8006c34:	40020470 	.word	0x40020470
 8006c38:	40020488 	.word	0x40020488
 8006c3c:	400204a0 	.word	0x400204a0
 8006c40:	400204b8 	.word	0x400204b8
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f003 0302 	and.w	r3, r3, #2
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	bf14      	ite	ne
 8006c52:	2301      	movne	r3, #1
 8006c54:	2300      	moveq	r3, #0
 8006c56:	b2db      	uxtb	r3, r3
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	f000 8087 	beq.w	8006d6c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c62:	f003 031f 	and.w	r3, r3, #31
 8006c66:	2220      	movs	r2, #32
 8006c68:	409a      	lsls	r2, r3
 8006c6a:	6a3b      	ldr	r3, [r7, #32]
 8006c6c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006c74:	b2db      	uxtb	r3, r3
 8006c76:	2b04      	cmp	r3, #4
 8006c78:	d139      	bne.n	8006cee <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	681a      	ldr	r2, [r3, #0]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f022 0216 	bic.w	r2, r2, #22
 8006c88:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	695a      	ldr	r2, [r3, #20]
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006c98:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d103      	bne.n	8006caa <HAL_DMA_IRQHandler+0x736>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d007      	beq.n	8006cba <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	681a      	ldr	r2, [r3, #0]
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f022 0208 	bic.w	r2, r2, #8
 8006cb8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cbe:	f003 031f 	and.w	r3, r3, #31
 8006cc2:	223f      	movs	r2, #63	@ 0x3f
 8006cc4:	409a      	lsls	r2, r3
 8006cc6:	6a3b      	ldr	r3, [r7, #32]
 8006cc8:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2201      	movs	r2, #1
 8006cce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	f000 834a 	beq.w	8007378 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ce8:	6878      	ldr	r0, [r7, #4]
 8006cea:	4798      	blx	r3
          }
          return;
 8006cec:	e344      	b.n	8007378 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d018      	beq.n	8006d2e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d108      	bne.n	8006d1c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d02c      	beq.n	8006d6c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d16:	6878      	ldr	r0, [r7, #4]
 8006d18:	4798      	blx	r3
 8006d1a:	e027      	b.n	8006d6c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d023      	beq.n	8006d6c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d28:	6878      	ldr	r0, [r7, #4]
 8006d2a:	4798      	blx	r3
 8006d2c:	e01e      	b.n	8006d6c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d10f      	bne.n	8006d5c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	681a      	ldr	r2, [r3, #0]
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f022 0210 	bic.w	r2, r2, #16
 8006d4a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2201      	movs	r2, #1
 8006d50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2200      	movs	r2, #0
 8006d58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d003      	beq.n	8006d6c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d68:	6878      	ldr	r0, [r7, #4]
 8006d6a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	f000 8306 	beq.w	8007382 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d7a:	f003 0301 	and.w	r3, r3, #1
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	f000 8088 	beq.w	8006e94 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2204      	movs	r2, #4
 8006d88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4a7a      	ldr	r2, [pc, #488]	@ (8006f7c <HAL_DMA_IRQHandler+0xa08>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d04a      	beq.n	8006e2c <HAL_DMA_IRQHandler+0x8b8>
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4a79      	ldr	r2, [pc, #484]	@ (8006f80 <HAL_DMA_IRQHandler+0xa0c>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d045      	beq.n	8006e2c <HAL_DMA_IRQHandler+0x8b8>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4a77      	ldr	r2, [pc, #476]	@ (8006f84 <HAL_DMA_IRQHandler+0xa10>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d040      	beq.n	8006e2c <HAL_DMA_IRQHandler+0x8b8>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a76      	ldr	r2, [pc, #472]	@ (8006f88 <HAL_DMA_IRQHandler+0xa14>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d03b      	beq.n	8006e2c <HAL_DMA_IRQHandler+0x8b8>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4a74      	ldr	r2, [pc, #464]	@ (8006f8c <HAL_DMA_IRQHandler+0xa18>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d036      	beq.n	8006e2c <HAL_DMA_IRQHandler+0x8b8>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4a73      	ldr	r2, [pc, #460]	@ (8006f90 <HAL_DMA_IRQHandler+0xa1c>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d031      	beq.n	8006e2c <HAL_DMA_IRQHandler+0x8b8>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a71      	ldr	r2, [pc, #452]	@ (8006f94 <HAL_DMA_IRQHandler+0xa20>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d02c      	beq.n	8006e2c <HAL_DMA_IRQHandler+0x8b8>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4a70      	ldr	r2, [pc, #448]	@ (8006f98 <HAL_DMA_IRQHandler+0xa24>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d027      	beq.n	8006e2c <HAL_DMA_IRQHandler+0x8b8>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a6e      	ldr	r2, [pc, #440]	@ (8006f9c <HAL_DMA_IRQHandler+0xa28>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d022      	beq.n	8006e2c <HAL_DMA_IRQHandler+0x8b8>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a6d      	ldr	r2, [pc, #436]	@ (8006fa0 <HAL_DMA_IRQHandler+0xa2c>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d01d      	beq.n	8006e2c <HAL_DMA_IRQHandler+0x8b8>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a6b      	ldr	r2, [pc, #428]	@ (8006fa4 <HAL_DMA_IRQHandler+0xa30>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d018      	beq.n	8006e2c <HAL_DMA_IRQHandler+0x8b8>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4a6a      	ldr	r2, [pc, #424]	@ (8006fa8 <HAL_DMA_IRQHandler+0xa34>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d013      	beq.n	8006e2c <HAL_DMA_IRQHandler+0x8b8>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a68      	ldr	r2, [pc, #416]	@ (8006fac <HAL_DMA_IRQHandler+0xa38>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d00e      	beq.n	8006e2c <HAL_DMA_IRQHandler+0x8b8>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4a67      	ldr	r2, [pc, #412]	@ (8006fb0 <HAL_DMA_IRQHandler+0xa3c>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d009      	beq.n	8006e2c <HAL_DMA_IRQHandler+0x8b8>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a65      	ldr	r2, [pc, #404]	@ (8006fb4 <HAL_DMA_IRQHandler+0xa40>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d004      	beq.n	8006e2c <HAL_DMA_IRQHandler+0x8b8>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4a64      	ldr	r2, [pc, #400]	@ (8006fb8 <HAL_DMA_IRQHandler+0xa44>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d108      	bne.n	8006e3e <HAL_DMA_IRQHandler+0x8ca>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f022 0201 	bic.w	r2, r2, #1
 8006e3a:	601a      	str	r2, [r3, #0]
 8006e3c:	e007      	b.n	8006e4e <HAL_DMA_IRQHandler+0x8da>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f022 0201 	bic.w	r2, r2, #1
 8006e4c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	3301      	adds	r3, #1
 8006e52:	60fb      	str	r3, [r7, #12]
 8006e54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e56:	429a      	cmp	r2, r3
 8006e58:	d307      	bcc.n	8006e6a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f003 0301 	and.w	r3, r3, #1
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d1f2      	bne.n	8006e4e <HAL_DMA_IRQHandler+0x8da>
 8006e68:	e000      	b.n	8006e6c <HAL_DMA_IRQHandler+0x8f8>
            break;
 8006e6a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f003 0301 	and.w	r3, r3, #1
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d004      	beq.n	8006e84 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2203      	movs	r2, #3
 8006e7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8006e82:	e003      	b.n	8006e8c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2201      	movs	r2, #1
 8006e88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2200      	movs	r2, #0
 8006e90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	f000 8272 	beq.w	8007382 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	4798      	blx	r3
 8006ea6:	e26c      	b.n	8007382 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4a43      	ldr	r2, [pc, #268]	@ (8006fbc <HAL_DMA_IRQHandler+0xa48>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d022      	beq.n	8006ef8 <HAL_DMA_IRQHandler+0x984>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	4a42      	ldr	r2, [pc, #264]	@ (8006fc0 <HAL_DMA_IRQHandler+0xa4c>)
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d01d      	beq.n	8006ef8 <HAL_DMA_IRQHandler+0x984>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	4a40      	ldr	r2, [pc, #256]	@ (8006fc4 <HAL_DMA_IRQHandler+0xa50>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d018      	beq.n	8006ef8 <HAL_DMA_IRQHandler+0x984>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4a3f      	ldr	r2, [pc, #252]	@ (8006fc8 <HAL_DMA_IRQHandler+0xa54>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d013      	beq.n	8006ef8 <HAL_DMA_IRQHandler+0x984>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	4a3d      	ldr	r2, [pc, #244]	@ (8006fcc <HAL_DMA_IRQHandler+0xa58>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d00e      	beq.n	8006ef8 <HAL_DMA_IRQHandler+0x984>
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	4a3c      	ldr	r2, [pc, #240]	@ (8006fd0 <HAL_DMA_IRQHandler+0xa5c>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d009      	beq.n	8006ef8 <HAL_DMA_IRQHandler+0x984>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	4a3a      	ldr	r2, [pc, #232]	@ (8006fd4 <HAL_DMA_IRQHandler+0xa60>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d004      	beq.n	8006ef8 <HAL_DMA_IRQHandler+0x984>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	4a39      	ldr	r2, [pc, #228]	@ (8006fd8 <HAL_DMA_IRQHandler+0xa64>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d101      	bne.n	8006efc <HAL_DMA_IRQHandler+0x988>
 8006ef8:	2301      	movs	r3, #1
 8006efa:	e000      	b.n	8006efe <HAL_DMA_IRQHandler+0x98a>
 8006efc:	2300      	movs	r3, #0
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	f000 823f 	beq.w	8007382 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f10:	f003 031f 	and.w	r3, r3, #31
 8006f14:	2204      	movs	r2, #4
 8006f16:	409a      	lsls	r2, r3
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	4013      	ands	r3, r2
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	f000 80cd 	beq.w	80070bc <HAL_DMA_IRQHandler+0xb48>
 8006f22:	693b      	ldr	r3, [r7, #16]
 8006f24:	f003 0304 	and.w	r3, r3, #4
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	f000 80c7 	beq.w	80070bc <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f32:	f003 031f 	and.w	r3, r3, #31
 8006f36:	2204      	movs	r2, #4
 8006f38:	409a      	lsls	r2, r3
 8006f3a:	69fb      	ldr	r3, [r7, #28]
 8006f3c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006f3e:	693b      	ldr	r3, [r7, #16]
 8006f40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d049      	beq.n	8006fdc <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d109      	bne.n	8006f66 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	f000 8210 	beq.w	800737c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006f64:	e20a      	b.n	800737c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	f000 8206 	beq.w	800737c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f74:	6878      	ldr	r0, [r7, #4]
 8006f76:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006f78:	e200      	b.n	800737c <HAL_DMA_IRQHandler+0xe08>
 8006f7a:	bf00      	nop
 8006f7c:	40020010 	.word	0x40020010
 8006f80:	40020028 	.word	0x40020028
 8006f84:	40020040 	.word	0x40020040
 8006f88:	40020058 	.word	0x40020058
 8006f8c:	40020070 	.word	0x40020070
 8006f90:	40020088 	.word	0x40020088
 8006f94:	400200a0 	.word	0x400200a0
 8006f98:	400200b8 	.word	0x400200b8
 8006f9c:	40020410 	.word	0x40020410
 8006fa0:	40020428 	.word	0x40020428
 8006fa4:	40020440 	.word	0x40020440
 8006fa8:	40020458 	.word	0x40020458
 8006fac:	40020470 	.word	0x40020470
 8006fb0:	40020488 	.word	0x40020488
 8006fb4:	400204a0 	.word	0x400204a0
 8006fb8:	400204b8 	.word	0x400204b8
 8006fbc:	58025408 	.word	0x58025408
 8006fc0:	5802541c 	.word	0x5802541c
 8006fc4:	58025430 	.word	0x58025430
 8006fc8:	58025444 	.word	0x58025444
 8006fcc:	58025458 	.word	0x58025458
 8006fd0:	5802546c 	.word	0x5802546c
 8006fd4:	58025480 	.word	0x58025480
 8006fd8:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	f003 0320 	and.w	r3, r3, #32
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d160      	bne.n	80070a8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4a7f      	ldr	r2, [pc, #508]	@ (80071e8 <HAL_DMA_IRQHandler+0xc74>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d04a      	beq.n	8007086 <HAL_DMA_IRQHandler+0xb12>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a7d      	ldr	r2, [pc, #500]	@ (80071ec <HAL_DMA_IRQHandler+0xc78>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d045      	beq.n	8007086 <HAL_DMA_IRQHandler+0xb12>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a7c      	ldr	r2, [pc, #496]	@ (80071f0 <HAL_DMA_IRQHandler+0xc7c>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d040      	beq.n	8007086 <HAL_DMA_IRQHandler+0xb12>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4a7a      	ldr	r2, [pc, #488]	@ (80071f4 <HAL_DMA_IRQHandler+0xc80>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d03b      	beq.n	8007086 <HAL_DMA_IRQHandler+0xb12>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a79      	ldr	r2, [pc, #484]	@ (80071f8 <HAL_DMA_IRQHandler+0xc84>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d036      	beq.n	8007086 <HAL_DMA_IRQHandler+0xb12>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a77      	ldr	r2, [pc, #476]	@ (80071fc <HAL_DMA_IRQHandler+0xc88>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d031      	beq.n	8007086 <HAL_DMA_IRQHandler+0xb12>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4a76      	ldr	r2, [pc, #472]	@ (8007200 <HAL_DMA_IRQHandler+0xc8c>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d02c      	beq.n	8007086 <HAL_DMA_IRQHandler+0xb12>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a74      	ldr	r2, [pc, #464]	@ (8007204 <HAL_DMA_IRQHandler+0xc90>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d027      	beq.n	8007086 <HAL_DMA_IRQHandler+0xb12>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a73      	ldr	r2, [pc, #460]	@ (8007208 <HAL_DMA_IRQHandler+0xc94>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d022      	beq.n	8007086 <HAL_DMA_IRQHandler+0xb12>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	4a71      	ldr	r2, [pc, #452]	@ (800720c <HAL_DMA_IRQHandler+0xc98>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d01d      	beq.n	8007086 <HAL_DMA_IRQHandler+0xb12>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	4a70      	ldr	r2, [pc, #448]	@ (8007210 <HAL_DMA_IRQHandler+0xc9c>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d018      	beq.n	8007086 <HAL_DMA_IRQHandler+0xb12>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a6e      	ldr	r2, [pc, #440]	@ (8007214 <HAL_DMA_IRQHandler+0xca0>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d013      	beq.n	8007086 <HAL_DMA_IRQHandler+0xb12>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4a6d      	ldr	r2, [pc, #436]	@ (8007218 <HAL_DMA_IRQHandler+0xca4>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d00e      	beq.n	8007086 <HAL_DMA_IRQHandler+0xb12>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4a6b      	ldr	r2, [pc, #428]	@ (800721c <HAL_DMA_IRQHandler+0xca8>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d009      	beq.n	8007086 <HAL_DMA_IRQHandler+0xb12>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a6a      	ldr	r2, [pc, #424]	@ (8007220 <HAL_DMA_IRQHandler+0xcac>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d004      	beq.n	8007086 <HAL_DMA_IRQHandler+0xb12>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4a68      	ldr	r2, [pc, #416]	@ (8007224 <HAL_DMA_IRQHandler+0xcb0>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d108      	bne.n	8007098 <HAL_DMA_IRQHandler+0xb24>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	681a      	ldr	r2, [r3, #0]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f022 0208 	bic.w	r2, r2, #8
 8007094:	601a      	str	r2, [r3, #0]
 8007096:	e007      	b.n	80070a8 <HAL_DMA_IRQHandler+0xb34>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	681a      	ldr	r2, [r3, #0]
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f022 0204 	bic.w	r2, r2, #4
 80070a6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	f000 8165 	beq.w	800737c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80070ba:	e15f      	b.n	800737c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070c0:	f003 031f 	and.w	r3, r3, #31
 80070c4:	2202      	movs	r2, #2
 80070c6:	409a      	lsls	r2, r3
 80070c8:	697b      	ldr	r3, [r7, #20]
 80070ca:	4013      	ands	r3, r2
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	f000 80c5 	beq.w	800725c <HAL_DMA_IRQHandler+0xce8>
 80070d2:	693b      	ldr	r3, [r7, #16]
 80070d4:	f003 0302 	and.w	r3, r3, #2
 80070d8:	2b00      	cmp	r3, #0
 80070da:	f000 80bf 	beq.w	800725c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070e2:	f003 031f 	and.w	r3, r3, #31
 80070e6:	2202      	movs	r2, #2
 80070e8:	409a      	lsls	r2, r3
 80070ea:	69fb      	ldr	r3, [r7, #28]
 80070ec:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80070ee:	693b      	ldr	r3, [r7, #16]
 80070f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d018      	beq.n	800712a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80070f8:	693b      	ldr	r3, [r7, #16]
 80070fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d109      	bne.n	8007116 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007106:	2b00      	cmp	r3, #0
 8007108:	f000 813a 	beq.w	8007380 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007110:	6878      	ldr	r0, [r7, #4]
 8007112:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007114:	e134      	b.n	8007380 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800711a:	2b00      	cmp	r3, #0
 800711c:	f000 8130 	beq.w	8007380 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007128:	e12a      	b.n	8007380 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800712a:	693b      	ldr	r3, [r7, #16]
 800712c:	f003 0320 	and.w	r3, r3, #32
 8007130:	2b00      	cmp	r3, #0
 8007132:	f040 8089 	bne.w	8007248 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a2b      	ldr	r2, [pc, #172]	@ (80071e8 <HAL_DMA_IRQHandler+0xc74>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d04a      	beq.n	80071d6 <HAL_DMA_IRQHandler+0xc62>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a29      	ldr	r2, [pc, #164]	@ (80071ec <HAL_DMA_IRQHandler+0xc78>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d045      	beq.n	80071d6 <HAL_DMA_IRQHandler+0xc62>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	4a28      	ldr	r2, [pc, #160]	@ (80071f0 <HAL_DMA_IRQHandler+0xc7c>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d040      	beq.n	80071d6 <HAL_DMA_IRQHandler+0xc62>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4a26      	ldr	r2, [pc, #152]	@ (80071f4 <HAL_DMA_IRQHandler+0xc80>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d03b      	beq.n	80071d6 <HAL_DMA_IRQHandler+0xc62>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4a25      	ldr	r2, [pc, #148]	@ (80071f8 <HAL_DMA_IRQHandler+0xc84>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d036      	beq.n	80071d6 <HAL_DMA_IRQHandler+0xc62>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a23      	ldr	r2, [pc, #140]	@ (80071fc <HAL_DMA_IRQHandler+0xc88>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d031      	beq.n	80071d6 <HAL_DMA_IRQHandler+0xc62>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4a22      	ldr	r2, [pc, #136]	@ (8007200 <HAL_DMA_IRQHandler+0xc8c>)
 8007178:	4293      	cmp	r3, r2
 800717a:	d02c      	beq.n	80071d6 <HAL_DMA_IRQHandler+0xc62>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4a20      	ldr	r2, [pc, #128]	@ (8007204 <HAL_DMA_IRQHandler+0xc90>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d027      	beq.n	80071d6 <HAL_DMA_IRQHandler+0xc62>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a1f      	ldr	r2, [pc, #124]	@ (8007208 <HAL_DMA_IRQHandler+0xc94>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d022      	beq.n	80071d6 <HAL_DMA_IRQHandler+0xc62>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	4a1d      	ldr	r2, [pc, #116]	@ (800720c <HAL_DMA_IRQHandler+0xc98>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d01d      	beq.n	80071d6 <HAL_DMA_IRQHandler+0xc62>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	4a1c      	ldr	r2, [pc, #112]	@ (8007210 <HAL_DMA_IRQHandler+0xc9c>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d018      	beq.n	80071d6 <HAL_DMA_IRQHandler+0xc62>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4a1a      	ldr	r2, [pc, #104]	@ (8007214 <HAL_DMA_IRQHandler+0xca0>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d013      	beq.n	80071d6 <HAL_DMA_IRQHandler+0xc62>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4a19      	ldr	r2, [pc, #100]	@ (8007218 <HAL_DMA_IRQHandler+0xca4>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d00e      	beq.n	80071d6 <HAL_DMA_IRQHandler+0xc62>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	4a17      	ldr	r2, [pc, #92]	@ (800721c <HAL_DMA_IRQHandler+0xca8>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d009      	beq.n	80071d6 <HAL_DMA_IRQHandler+0xc62>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	4a16      	ldr	r2, [pc, #88]	@ (8007220 <HAL_DMA_IRQHandler+0xcac>)
 80071c8:	4293      	cmp	r3, r2
 80071ca:	d004      	beq.n	80071d6 <HAL_DMA_IRQHandler+0xc62>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4a14      	ldr	r2, [pc, #80]	@ (8007224 <HAL_DMA_IRQHandler+0xcb0>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d128      	bne.n	8007228 <HAL_DMA_IRQHandler+0xcb4>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	681a      	ldr	r2, [r3, #0]
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f022 0214 	bic.w	r2, r2, #20
 80071e4:	601a      	str	r2, [r3, #0]
 80071e6:	e027      	b.n	8007238 <HAL_DMA_IRQHandler+0xcc4>
 80071e8:	40020010 	.word	0x40020010
 80071ec:	40020028 	.word	0x40020028
 80071f0:	40020040 	.word	0x40020040
 80071f4:	40020058 	.word	0x40020058
 80071f8:	40020070 	.word	0x40020070
 80071fc:	40020088 	.word	0x40020088
 8007200:	400200a0 	.word	0x400200a0
 8007204:	400200b8 	.word	0x400200b8
 8007208:	40020410 	.word	0x40020410
 800720c:	40020428 	.word	0x40020428
 8007210:	40020440 	.word	0x40020440
 8007214:	40020458 	.word	0x40020458
 8007218:	40020470 	.word	0x40020470
 800721c:	40020488 	.word	0x40020488
 8007220:	400204a0 	.word	0x400204a0
 8007224:	400204b8 	.word	0x400204b8
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	681a      	ldr	r2, [r3, #0]
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f022 020a 	bic.w	r2, r2, #10
 8007236:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2201      	movs	r2, #1
 800723c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2200      	movs	r2, #0
 8007244:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800724c:	2b00      	cmp	r3, #0
 800724e:	f000 8097 	beq.w	8007380 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800725a:	e091      	b.n	8007380 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007260:	f003 031f 	and.w	r3, r3, #31
 8007264:	2208      	movs	r2, #8
 8007266:	409a      	lsls	r2, r3
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	4013      	ands	r3, r2
 800726c:	2b00      	cmp	r3, #0
 800726e:	f000 8088 	beq.w	8007382 <HAL_DMA_IRQHandler+0xe0e>
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	f003 0308 	and.w	r3, r3, #8
 8007278:	2b00      	cmp	r3, #0
 800727a:	f000 8082 	beq.w	8007382 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4a41      	ldr	r2, [pc, #260]	@ (8007388 <HAL_DMA_IRQHandler+0xe14>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d04a      	beq.n	800731e <HAL_DMA_IRQHandler+0xdaa>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	4a3f      	ldr	r2, [pc, #252]	@ (800738c <HAL_DMA_IRQHandler+0xe18>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d045      	beq.n	800731e <HAL_DMA_IRQHandler+0xdaa>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	4a3e      	ldr	r2, [pc, #248]	@ (8007390 <HAL_DMA_IRQHandler+0xe1c>)
 8007298:	4293      	cmp	r3, r2
 800729a:	d040      	beq.n	800731e <HAL_DMA_IRQHandler+0xdaa>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4a3c      	ldr	r2, [pc, #240]	@ (8007394 <HAL_DMA_IRQHandler+0xe20>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d03b      	beq.n	800731e <HAL_DMA_IRQHandler+0xdaa>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	4a3b      	ldr	r2, [pc, #236]	@ (8007398 <HAL_DMA_IRQHandler+0xe24>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d036      	beq.n	800731e <HAL_DMA_IRQHandler+0xdaa>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	4a39      	ldr	r2, [pc, #228]	@ (800739c <HAL_DMA_IRQHandler+0xe28>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d031      	beq.n	800731e <HAL_DMA_IRQHandler+0xdaa>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4a38      	ldr	r2, [pc, #224]	@ (80073a0 <HAL_DMA_IRQHandler+0xe2c>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d02c      	beq.n	800731e <HAL_DMA_IRQHandler+0xdaa>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a36      	ldr	r2, [pc, #216]	@ (80073a4 <HAL_DMA_IRQHandler+0xe30>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d027      	beq.n	800731e <HAL_DMA_IRQHandler+0xdaa>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a35      	ldr	r2, [pc, #212]	@ (80073a8 <HAL_DMA_IRQHandler+0xe34>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d022      	beq.n	800731e <HAL_DMA_IRQHandler+0xdaa>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a33      	ldr	r2, [pc, #204]	@ (80073ac <HAL_DMA_IRQHandler+0xe38>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d01d      	beq.n	800731e <HAL_DMA_IRQHandler+0xdaa>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4a32      	ldr	r2, [pc, #200]	@ (80073b0 <HAL_DMA_IRQHandler+0xe3c>)
 80072e8:	4293      	cmp	r3, r2
 80072ea:	d018      	beq.n	800731e <HAL_DMA_IRQHandler+0xdaa>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4a30      	ldr	r2, [pc, #192]	@ (80073b4 <HAL_DMA_IRQHandler+0xe40>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d013      	beq.n	800731e <HAL_DMA_IRQHandler+0xdaa>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4a2f      	ldr	r2, [pc, #188]	@ (80073b8 <HAL_DMA_IRQHandler+0xe44>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d00e      	beq.n	800731e <HAL_DMA_IRQHandler+0xdaa>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4a2d      	ldr	r2, [pc, #180]	@ (80073bc <HAL_DMA_IRQHandler+0xe48>)
 8007306:	4293      	cmp	r3, r2
 8007308:	d009      	beq.n	800731e <HAL_DMA_IRQHandler+0xdaa>
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	4a2c      	ldr	r2, [pc, #176]	@ (80073c0 <HAL_DMA_IRQHandler+0xe4c>)
 8007310:	4293      	cmp	r3, r2
 8007312:	d004      	beq.n	800731e <HAL_DMA_IRQHandler+0xdaa>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	4a2a      	ldr	r2, [pc, #168]	@ (80073c4 <HAL_DMA_IRQHandler+0xe50>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d108      	bne.n	8007330 <HAL_DMA_IRQHandler+0xdbc>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	681a      	ldr	r2, [r3, #0]
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f022 021c 	bic.w	r2, r2, #28
 800732c:	601a      	str	r2, [r3, #0]
 800732e:	e007      	b.n	8007340 <HAL_DMA_IRQHandler+0xdcc>
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	681a      	ldr	r2, [r3, #0]
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f022 020e 	bic.w	r2, r2, #14
 800733e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007344:	f003 031f 	and.w	r3, r3, #31
 8007348:	2201      	movs	r2, #1
 800734a:	409a      	lsls	r2, r3
 800734c:	69fb      	ldr	r3, [r7, #28]
 800734e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2201      	movs	r2, #1
 8007354:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2201      	movs	r2, #1
 800735a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2200      	movs	r2, #0
 8007362:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800736a:	2b00      	cmp	r3, #0
 800736c:	d009      	beq.n	8007382 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	4798      	blx	r3
 8007376:	e004      	b.n	8007382 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8007378:	bf00      	nop
 800737a:	e002      	b.n	8007382 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800737c:	bf00      	nop
 800737e:	e000      	b.n	8007382 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007380:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007382:	3728      	adds	r7, #40	@ 0x28
 8007384:	46bd      	mov	sp, r7
 8007386:	bd80      	pop	{r7, pc}
 8007388:	40020010 	.word	0x40020010
 800738c:	40020028 	.word	0x40020028
 8007390:	40020040 	.word	0x40020040
 8007394:	40020058 	.word	0x40020058
 8007398:	40020070 	.word	0x40020070
 800739c:	40020088 	.word	0x40020088
 80073a0:	400200a0 	.word	0x400200a0
 80073a4:	400200b8 	.word	0x400200b8
 80073a8:	40020410 	.word	0x40020410
 80073ac:	40020428 	.word	0x40020428
 80073b0:	40020440 	.word	0x40020440
 80073b4:	40020458 	.word	0x40020458
 80073b8:	40020470 	.word	0x40020470
 80073bc:	40020488 	.word	0x40020488
 80073c0:	400204a0 	.word	0x400204a0
 80073c4:	400204b8 	.word	0x400204b8

080073c8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80073c8:	b480      	push	{r7}
 80073ca:	b087      	sub	sp, #28
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	60f8      	str	r0, [r7, #12]
 80073d0:	60b9      	str	r1, [r7, #8]
 80073d2:	607a      	str	r2, [r7, #4]
 80073d4:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073da:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073e0:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4a7f      	ldr	r2, [pc, #508]	@ (80075e4 <DMA_SetConfig+0x21c>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d072      	beq.n	80074d2 <DMA_SetConfig+0x10a>
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a7d      	ldr	r2, [pc, #500]	@ (80075e8 <DMA_SetConfig+0x220>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d06d      	beq.n	80074d2 <DMA_SetConfig+0x10a>
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a7c      	ldr	r2, [pc, #496]	@ (80075ec <DMA_SetConfig+0x224>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d068      	beq.n	80074d2 <DMA_SetConfig+0x10a>
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a7a      	ldr	r2, [pc, #488]	@ (80075f0 <DMA_SetConfig+0x228>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d063      	beq.n	80074d2 <DMA_SetConfig+0x10a>
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a79      	ldr	r2, [pc, #484]	@ (80075f4 <DMA_SetConfig+0x22c>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d05e      	beq.n	80074d2 <DMA_SetConfig+0x10a>
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a77      	ldr	r2, [pc, #476]	@ (80075f8 <DMA_SetConfig+0x230>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d059      	beq.n	80074d2 <DMA_SetConfig+0x10a>
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a76      	ldr	r2, [pc, #472]	@ (80075fc <DMA_SetConfig+0x234>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d054      	beq.n	80074d2 <DMA_SetConfig+0x10a>
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4a74      	ldr	r2, [pc, #464]	@ (8007600 <DMA_SetConfig+0x238>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d04f      	beq.n	80074d2 <DMA_SetConfig+0x10a>
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a73      	ldr	r2, [pc, #460]	@ (8007604 <DMA_SetConfig+0x23c>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d04a      	beq.n	80074d2 <DMA_SetConfig+0x10a>
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a71      	ldr	r2, [pc, #452]	@ (8007608 <DMA_SetConfig+0x240>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d045      	beq.n	80074d2 <DMA_SetConfig+0x10a>
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4a70      	ldr	r2, [pc, #448]	@ (800760c <DMA_SetConfig+0x244>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d040      	beq.n	80074d2 <DMA_SetConfig+0x10a>
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a6e      	ldr	r2, [pc, #440]	@ (8007610 <DMA_SetConfig+0x248>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d03b      	beq.n	80074d2 <DMA_SetConfig+0x10a>
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4a6d      	ldr	r2, [pc, #436]	@ (8007614 <DMA_SetConfig+0x24c>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d036      	beq.n	80074d2 <DMA_SetConfig+0x10a>
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a6b      	ldr	r2, [pc, #428]	@ (8007618 <DMA_SetConfig+0x250>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d031      	beq.n	80074d2 <DMA_SetConfig+0x10a>
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	4a6a      	ldr	r2, [pc, #424]	@ (800761c <DMA_SetConfig+0x254>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d02c      	beq.n	80074d2 <DMA_SetConfig+0x10a>
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a68      	ldr	r2, [pc, #416]	@ (8007620 <DMA_SetConfig+0x258>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d027      	beq.n	80074d2 <DMA_SetConfig+0x10a>
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4a67      	ldr	r2, [pc, #412]	@ (8007624 <DMA_SetConfig+0x25c>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d022      	beq.n	80074d2 <DMA_SetConfig+0x10a>
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a65      	ldr	r2, [pc, #404]	@ (8007628 <DMA_SetConfig+0x260>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d01d      	beq.n	80074d2 <DMA_SetConfig+0x10a>
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a64      	ldr	r2, [pc, #400]	@ (800762c <DMA_SetConfig+0x264>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d018      	beq.n	80074d2 <DMA_SetConfig+0x10a>
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a62      	ldr	r2, [pc, #392]	@ (8007630 <DMA_SetConfig+0x268>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d013      	beq.n	80074d2 <DMA_SetConfig+0x10a>
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	4a61      	ldr	r2, [pc, #388]	@ (8007634 <DMA_SetConfig+0x26c>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d00e      	beq.n	80074d2 <DMA_SetConfig+0x10a>
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	4a5f      	ldr	r2, [pc, #380]	@ (8007638 <DMA_SetConfig+0x270>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d009      	beq.n	80074d2 <DMA_SetConfig+0x10a>
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	4a5e      	ldr	r2, [pc, #376]	@ (800763c <DMA_SetConfig+0x274>)
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d004      	beq.n	80074d2 <DMA_SetConfig+0x10a>
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a5c      	ldr	r2, [pc, #368]	@ (8007640 <DMA_SetConfig+0x278>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d101      	bne.n	80074d6 <DMA_SetConfig+0x10e>
 80074d2:	2301      	movs	r3, #1
 80074d4:	e000      	b.n	80074d8 <DMA_SetConfig+0x110>
 80074d6:	2300      	movs	r3, #0
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d00d      	beq.n	80074f8 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80074e0:	68fa      	ldr	r2, [r7, #12]
 80074e2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80074e4:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d004      	beq.n	80074f8 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074f2:	68fa      	ldr	r2, [r7, #12]
 80074f4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80074f6:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a39      	ldr	r2, [pc, #228]	@ (80075e4 <DMA_SetConfig+0x21c>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d04a      	beq.n	8007598 <DMA_SetConfig+0x1d0>
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	4a38      	ldr	r2, [pc, #224]	@ (80075e8 <DMA_SetConfig+0x220>)
 8007508:	4293      	cmp	r3, r2
 800750a:	d045      	beq.n	8007598 <DMA_SetConfig+0x1d0>
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	4a36      	ldr	r2, [pc, #216]	@ (80075ec <DMA_SetConfig+0x224>)
 8007512:	4293      	cmp	r3, r2
 8007514:	d040      	beq.n	8007598 <DMA_SetConfig+0x1d0>
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	4a35      	ldr	r2, [pc, #212]	@ (80075f0 <DMA_SetConfig+0x228>)
 800751c:	4293      	cmp	r3, r2
 800751e:	d03b      	beq.n	8007598 <DMA_SetConfig+0x1d0>
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	4a33      	ldr	r2, [pc, #204]	@ (80075f4 <DMA_SetConfig+0x22c>)
 8007526:	4293      	cmp	r3, r2
 8007528:	d036      	beq.n	8007598 <DMA_SetConfig+0x1d0>
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4a32      	ldr	r2, [pc, #200]	@ (80075f8 <DMA_SetConfig+0x230>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d031      	beq.n	8007598 <DMA_SetConfig+0x1d0>
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4a30      	ldr	r2, [pc, #192]	@ (80075fc <DMA_SetConfig+0x234>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d02c      	beq.n	8007598 <DMA_SetConfig+0x1d0>
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	4a2f      	ldr	r2, [pc, #188]	@ (8007600 <DMA_SetConfig+0x238>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d027      	beq.n	8007598 <DMA_SetConfig+0x1d0>
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	4a2d      	ldr	r2, [pc, #180]	@ (8007604 <DMA_SetConfig+0x23c>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d022      	beq.n	8007598 <DMA_SetConfig+0x1d0>
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	4a2c      	ldr	r2, [pc, #176]	@ (8007608 <DMA_SetConfig+0x240>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d01d      	beq.n	8007598 <DMA_SetConfig+0x1d0>
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	4a2a      	ldr	r2, [pc, #168]	@ (800760c <DMA_SetConfig+0x244>)
 8007562:	4293      	cmp	r3, r2
 8007564:	d018      	beq.n	8007598 <DMA_SetConfig+0x1d0>
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	4a29      	ldr	r2, [pc, #164]	@ (8007610 <DMA_SetConfig+0x248>)
 800756c:	4293      	cmp	r3, r2
 800756e:	d013      	beq.n	8007598 <DMA_SetConfig+0x1d0>
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	4a27      	ldr	r2, [pc, #156]	@ (8007614 <DMA_SetConfig+0x24c>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d00e      	beq.n	8007598 <DMA_SetConfig+0x1d0>
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	4a26      	ldr	r2, [pc, #152]	@ (8007618 <DMA_SetConfig+0x250>)
 8007580:	4293      	cmp	r3, r2
 8007582:	d009      	beq.n	8007598 <DMA_SetConfig+0x1d0>
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4a24      	ldr	r2, [pc, #144]	@ (800761c <DMA_SetConfig+0x254>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d004      	beq.n	8007598 <DMA_SetConfig+0x1d0>
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	4a23      	ldr	r2, [pc, #140]	@ (8007620 <DMA_SetConfig+0x258>)
 8007594:	4293      	cmp	r3, r2
 8007596:	d101      	bne.n	800759c <DMA_SetConfig+0x1d4>
 8007598:	2301      	movs	r3, #1
 800759a:	e000      	b.n	800759e <DMA_SetConfig+0x1d6>
 800759c:	2300      	movs	r3, #0
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d059      	beq.n	8007656 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80075a6:	f003 031f 	and.w	r3, r3, #31
 80075aa:	223f      	movs	r2, #63	@ 0x3f
 80075ac:	409a      	lsls	r2, r3
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	681a      	ldr	r2, [r3, #0]
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80075c0:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	683a      	ldr	r2, [r7, #0]
 80075c8:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	689b      	ldr	r3, [r3, #8]
 80075ce:	2b40      	cmp	r3, #64	@ 0x40
 80075d0:	d138      	bne.n	8007644 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	687a      	ldr	r2, [r7, #4]
 80075d8:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	68ba      	ldr	r2, [r7, #8]
 80075e0:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80075e2:	e086      	b.n	80076f2 <DMA_SetConfig+0x32a>
 80075e4:	40020010 	.word	0x40020010
 80075e8:	40020028 	.word	0x40020028
 80075ec:	40020040 	.word	0x40020040
 80075f0:	40020058 	.word	0x40020058
 80075f4:	40020070 	.word	0x40020070
 80075f8:	40020088 	.word	0x40020088
 80075fc:	400200a0 	.word	0x400200a0
 8007600:	400200b8 	.word	0x400200b8
 8007604:	40020410 	.word	0x40020410
 8007608:	40020428 	.word	0x40020428
 800760c:	40020440 	.word	0x40020440
 8007610:	40020458 	.word	0x40020458
 8007614:	40020470 	.word	0x40020470
 8007618:	40020488 	.word	0x40020488
 800761c:	400204a0 	.word	0x400204a0
 8007620:	400204b8 	.word	0x400204b8
 8007624:	58025408 	.word	0x58025408
 8007628:	5802541c 	.word	0x5802541c
 800762c:	58025430 	.word	0x58025430
 8007630:	58025444 	.word	0x58025444
 8007634:	58025458 	.word	0x58025458
 8007638:	5802546c 	.word	0x5802546c
 800763c:	58025480 	.word	0x58025480
 8007640:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	68ba      	ldr	r2, [r7, #8]
 800764a:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	687a      	ldr	r2, [r7, #4]
 8007652:	60da      	str	r2, [r3, #12]
}
 8007654:	e04d      	b.n	80076f2 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	4a29      	ldr	r2, [pc, #164]	@ (8007700 <DMA_SetConfig+0x338>)
 800765c:	4293      	cmp	r3, r2
 800765e:	d022      	beq.n	80076a6 <DMA_SetConfig+0x2de>
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	4a27      	ldr	r2, [pc, #156]	@ (8007704 <DMA_SetConfig+0x33c>)
 8007666:	4293      	cmp	r3, r2
 8007668:	d01d      	beq.n	80076a6 <DMA_SetConfig+0x2de>
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	4a26      	ldr	r2, [pc, #152]	@ (8007708 <DMA_SetConfig+0x340>)
 8007670:	4293      	cmp	r3, r2
 8007672:	d018      	beq.n	80076a6 <DMA_SetConfig+0x2de>
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	4a24      	ldr	r2, [pc, #144]	@ (800770c <DMA_SetConfig+0x344>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d013      	beq.n	80076a6 <DMA_SetConfig+0x2de>
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	4a23      	ldr	r2, [pc, #140]	@ (8007710 <DMA_SetConfig+0x348>)
 8007684:	4293      	cmp	r3, r2
 8007686:	d00e      	beq.n	80076a6 <DMA_SetConfig+0x2de>
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	4a21      	ldr	r2, [pc, #132]	@ (8007714 <DMA_SetConfig+0x34c>)
 800768e:	4293      	cmp	r3, r2
 8007690:	d009      	beq.n	80076a6 <DMA_SetConfig+0x2de>
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	4a20      	ldr	r2, [pc, #128]	@ (8007718 <DMA_SetConfig+0x350>)
 8007698:	4293      	cmp	r3, r2
 800769a:	d004      	beq.n	80076a6 <DMA_SetConfig+0x2de>
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	4a1e      	ldr	r2, [pc, #120]	@ (800771c <DMA_SetConfig+0x354>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d101      	bne.n	80076aa <DMA_SetConfig+0x2e2>
 80076a6:	2301      	movs	r3, #1
 80076a8:	e000      	b.n	80076ac <DMA_SetConfig+0x2e4>
 80076aa:	2300      	movs	r3, #0
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d020      	beq.n	80076f2 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80076b4:	f003 031f 	and.w	r3, r3, #31
 80076b8:	2201      	movs	r2, #1
 80076ba:	409a      	lsls	r2, r3
 80076bc:	693b      	ldr	r3, [r7, #16]
 80076be:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	683a      	ldr	r2, [r7, #0]
 80076c6:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	689b      	ldr	r3, [r3, #8]
 80076cc:	2b40      	cmp	r3, #64	@ 0x40
 80076ce:	d108      	bne.n	80076e2 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	687a      	ldr	r2, [r7, #4]
 80076d6:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	68ba      	ldr	r2, [r7, #8]
 80076de:	60da      	str	r2, [r3, #12]
}
 80076e0:	e007      	b.n	80076f2 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	68ba      	ldr	r2, [r7, #8]
 80076e8:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	687a      	ldr	r2, [r7, #4]
 80076f0:	60da      	str	r2, [r3, #12]
}
 80076f2:	bf00      	nop
 80076f4:	371c      	adds	r7, #28
 80076f6:	46bd      	mov	sp, r7
 80076f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fc:	4770      	bx	lr
 80076fe:	bf00      	nop
 8007700:	58025408 	.word	0x58025408
 8007704:	5802541c 	.word	0x5802541c
 8007708:	58025430 	.word	0x58025430
 800770c:	58025444 	.word	0x58025444
 8007710:	58025458 	.word	0x58025458
 8007714:	5802546c 	.word	0x5802546c
 8007718:	58025480 	.word	0x58025480
 800771c:	58025494 	.word	0x58025494

08007720 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007720:	b480      	push	{r7}
 8007722:	b085      	sub	sp, #20
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	4a42      	ldr	r2, [pc, #264]	@ (8007838 <DMA_CalcBaseAndBitshift+0x118>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d04a      	beq.n	80077c8 <DMA_CalcBaseAndBitshift+0xa8>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	4a41      	ldr	r2, [pc, #260]	@ (800783c <DMA_CalcBaseAndBitshift+0x11c>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d045      	beq.n	80077c8 <DMA_CalcBaseAndBitshift+0xa8>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	4a3f      	ldr	r2, [pc, #252]	@ (8007840 <DMA_CalcBaseAndBitshift+0x120>)
 8007742:	4293      	cmp	r3, r2
 8007744:	d040      	beq.n	80077c8 <DMA_CalcBaseAndBitshift+0xa8>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	4a3e      	ldr	r2, [pc, #248]	@ (8007844 <DMA_CalcBaseAndBitshift+0x124>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d03b      	beq.n	80077c8 <DMA_CalcBaseAndBitshift+0xa8>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	4a3c      	ldr	r2, [pc, #240]	@ (8007848 <DMA_CalcBaseAndBitshift+0x128>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d036      	beq.n	80077c8 <DMA_CalcBaseAndBitshift+0xa8>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	4a3b      	ldr	r2, [pc, #236]	@ (800784c <DMA_CalcBaseAndBitshift+0x12c>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d031      	beq.n	80077c8 <DMA_CalcBaseAndBitshift+0xa8>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4a39      	ldr	r2, [pc, #228]	@ (8007850 <DMA_CalcBaseAndBitshift+0x130>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d02c      	beq.n	80077c8 <DMA_CalcBaseAndBitshift+0xa8>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	4a38      	ldr	r2, [pc, #224]	@ (8007854 <DMA_CalcBaseAndBitshift+0x134>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d027      	beq.n	80077c8 <DMA_CalcBaseAndBitshift+0xa8>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a36      	ldr	r2, [pc, #216]	@ (8007858 <DMA_CalcBaseAndBitshift+0x138>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d022      	beq.n	80077c8 <DMA_CalcBaseAndBitshift+0xa8>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4a35      	ldr	r2, [pc, #212]	@ (800785c <DMA_CalcBaseAndBitshift+0x13c>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d01d      	beq.n	80077c8 <DMA_CalcBaseAndBitshift+0xa8>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a33      	ldr	r2, [pc, #204]	@ (8007860 <DMA_CalcBaseAndBitshift+0x140>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d018      	beq.n	80077c8 <DMA_CalcBaseAndBitshift+0xa8>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4a32      	ldr	r2, [pc, #200]	@ (8007864 <DMA_CalcBaseAndBitshift+0x144>)
 800779c:	4293      	cmp	r3, r2
 800779e:	d013      	beq.n	80077c8 <DMA_CalcBaseAndBitshift+0xa8>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	4a30      	ldr	r2, [pc, #192]	@ (8007868 <DMA_CalcBaseAndBitshift+0x148>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d00e      	beq.n	80077c8 <DMA_CalcBaseAndBitshift+0xa8>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	4a2f      	ldr	r2, [pc, #188]	@ (800786c <DMA_CalcBaseAndBitshift+0x14c>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d009      	beq.n	80077c8 <DMA_CalcBaseAndBitshift+0xa8>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	4a2d      	ldr	r2, [pc, #180]	@ (8007870 <DMA_CalcBaseAndBitshift+0x150>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d004      	beq.n	80077c8 <DMA_CalcBaseAndBitshift+0xa8>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4a2c      	ldr	r2, [pc, #176]	@ (8007874 <DMA_CalcBaseAndBitshift+0x154>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d101      	bne.n	80077cc <DMA_CalcBaseAndBitshift+0xac>
 80077c8:	2301      	movs	r3, #1
 80077ca:	e000      	b.n	80077ce <DMA_CalcBaseAndBitshift+0xae>
 80077cc:	2300      	movs	r3, #0
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d024      	beq.n	800781c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	b2db      	uxtb	r3, r3
 80077d8:	3b10      	subs	r3, #16
 80077da:	4a27      	ldr	r2, [pc, #156]	@ (8007878 <DMA_CalcBaseAndBitshift+0x158>)
 80077dc:	fba2 2303 	umull	r2, r3, r2, r3
 80077e0:	091b      	lsrs	r3, r3, #4
 80077e2:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	f003 0307 	and.w	r3, r3, #7
 80077ea:	4a24      	ldr	r2, [pc, #144]	@ (800787c <DMA_CalcBaseAndBitshift+0x15c>)
 80077ec:	5cd3      	ldrb	r3, [r2, r3]
 80077ee:	461a      	mov	r2, r3
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	2b03      	cmp	r3, #3
 80077f8:	d908      	bls.n	800780c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	461a      	mov	r2, r3
 8007800:	4b1f      	ldr	r3, [pc, #124]	@ (8007880 <DMA_CalcBaseAndBitshift+0x160>)
 8007802:	4013      	ands	r3, r2
 8007804:	1d1a      	adds	r2, r3, #4
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	659a      	str	r2, [r3, #88]	@ 0x58
 800780a:	e00d      	b.n	8007828 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	461a      	mov	r2, r3
 8007812:	4b1b      	ldr	r3, [pc, #108]	@ (8007880 <DMA_CalcBaseAndBitshift+0x160>)
 8007814:	4013      	ands	r3, r2
 8007816:	687a      	ldr	r2, [r7, #4]
 8007818:	6593      	str	r3, [r2, #88]	@ 0x58
 800781a:	e005      	b.n	8007828 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800782c:	4618      	mov	r0, r3
 800782e:	3714      	adds	r7, #20
 8007830:	46bd      	mov	sp, r7
 8007832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007836:	4770      	bx	lr
 8007838:	40020010 	.word	0x40020010
 800783c:	40020028 	.word	0x40020028
 8007840:	40020040 	.word	0x40020040
 8007844:	40020058 	.word	0x40020058
 8007848:	40020070 	.word	0x40020070
 800784c:	40020088 	.word	0x40020088
 8007850:	400200a0 	.word	0x400200a0
 8007854:	400200b8 	.word	0x400200b8
 8007858:	40020410 	.word	0x40020410
 800785c:	40020428 	.word	0x40020428
 8007860:	40020440 	.word	0x40020440
 8007864:	40020458 	.word	0x40020458
 8007868:	40020470 	.word	0x40020470
 800786c:	40020488 	.word	0x40020488
 8007870:	400204a0 	.word	0x400204a0
 8007874:	400204b8 	.word	0x400204b8
 8007878:	aaaaaaab 	.word	0xaaaaaaab
 800787c:	08013fdc 	.word	0x08013fdc
 8007880:	fffffc00 	.word	0xfffffc00

08007884 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8007884:	b480      	push	{r7}
 8007886:	b085      	sub	sp, #20
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800788c:	2300      	movs	r3, #0
 800788e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	699b      	ldr	r3, [r3, #24]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d120      	bne.n	80078da <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800789c:	2b03      	cmp	r3, #3
 800789e:	d858      	bhi.n	8007952 <DMA_CheckFifoParam+0xce>
 80078a0:	a201      	add	r2, pc, #4	@ (adr r2, 80078a8 <DMA_CheckFifoParam+0x24>)
 80078a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078a6:	bf00      	nop
 80078a8:	080078b9 	.word	0x080078b9
 80078ac:	080078cb 	.word	0x080078cb
 80078b0:	080078b9 	.word	0x080078b9
 80078b4:	08007953 	.word	0x08007953
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d048      	beq.n	8007956 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80078c4:	2301      	movs	r3, #1
 80078c6:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80078c8:	e045      	b.n	8007956 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078ce:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80078d2:	d142      	bne.n	800795a <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80078d4:	2301      	movs	r3, #1
 80078d6:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80078d8:	e03f      	b.n	800795a <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	699b      	ldr	r3, [r3, #24]
 80078de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80078e2:	d123      	bne.n	800792c <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078e8:	2b03      	cmp	r3, #3
 80078ea:	d838      	bhi.n	800795e <DMA_CheckFifoParam+0xda>
 80078ec:	a201      	add	r2, pc, #4	@ (adr r2, 80078f4 <DMA_CheckFifoParam+0x70>)
 80078ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078f2:	bf00      	nop
 80078f4:	08007905 	.word	0x08007905
 80078f8:	0800790b 	.word	0x0800790b
 80078fc:	08007905 	.word	0x08007905
 8007900:	0800791d 	.word	0x0800791d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8007904:	2301      	movs	r3, #1
 8007906:	73fb      	strb	r3, [r7, #15]
        break;
 8007908:	e030      	b.n	800796c <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800790e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007912:	2b00      	cmp	r3, #0
 8007914:	d025      	beq.n	8007962 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8007916:	2301      	movs	r3, #1
 8007918:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800791a:	e022      	b.n	8007962 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007920:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007924:	d11f      	bne.n	8007966 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8007926:	2301      	movs	r3, #1
 8007928:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800792a:	e01c      	b.n	8007966 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007930:	2b02      	cmp	r3, #2
 8007932:	d902      	bls.n	800793a <DMA_CheckFifoParam+0xb6>
 8007934:	2b03      	cmp	r3, #3
 8007936:	d003      	beq.n	8007940 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8007938:	e018      	b.n	800796c <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800793a:	2301      	movs	r3, #1
 800793c:	73fb      	strb	r3, [r7, #15]
        break;
 800793e:	e015      	b.n	800796c <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007944:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007948:	2b00      	cmp	r3, #0
 800794a:	d00e      	beq.n	800796a <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800794c:	2301      	movs	r3, #1
 800794e:	73fb      	strb	r3, [r7, #15]
    break;
 8007950:	e00b      	b.n	800796a <DMA_CheckFifoParam+0xe6>
        break;
 8007952:	bf00      	nop
 8007954:	e00a      	b.n	800796c <DMA_CheckFifoParam+0xe8>
        break;
 8007956:	bf00      	nop
 8007958:	e008      	b.n	800796c <DMA_CheckFifoParam+0xe8>
        break;
 800795a:	bf00      	nop
 800795c:	e006      	b.n	800796c <DMA_CheckFifoParam+0xe8>
        break;
 800795e:	bf00      	nop
 8007960:	e004      	b.n	800796c <DMA_CheckFifoParam+0xe8>
        break;
 8007962:	bf00      	nop
 8007964:	e002      	b.n	800796c <DMA_CheckFifoParam+0xe8>
        break;
 8007966:	bf00      	nop
 8007968:	e000      	b.n	800796c <DMA_CheckFifoParam+0xe8>
    break;
 800796a:	bf00      	nop
    }
  }

  return status;
 800796c:	7bfb      	ldrb	r3, [r7, #15]
}
 800796e:	4618      	mov	r0, r3
 8007970:	3714      	adds	r7, #20
 8007972:	46bd      	mov	sp, r7
 8007974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007978:	4770      	bx	lr
 800797a:	bf00      	nop

0800797c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800797c:	b480      	push	{r7}
 800797e:	b085      	sub	sp, #20
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	4a38      	ldr	r2, [pc, #224]	@ (8007a70 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d022      	beq.n	80079da <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4a36      	ldr	r2, [pc, #216]	@ (8007a74 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d01d      	beq.n	80079da <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4a35      	ldr	r2, [pc, #212]	@ (8007a78 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d018      	beq.n	80079da <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	4a33      	ldr	r2, [pc, #204]	@ (8007a7c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d013      	beq.n	80079da <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4a32      	ldr	r2, [pc, #200]	@ (8007a80 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d00e      	beq.n	80079da <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4a30      	ldr	r2, [pc, #192]	@ (8007a84 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d009      	beq.n	80079da <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4a2f      	ldr	r2, [pc, #188]	@ (8007a88 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d004      	beq.n	80079da <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	4a2d      	ldr	r2, [pc, #180]	@ (8007a8c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d101      	bne.n	80079de <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80079da:	2301      	movs	r3, #1
 80079dc:	e000      	b.n	80079e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80079de:	2300      	movs	r3, #0
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d01a      	beq.n	8007a1a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	b2db      	uxtb	r3, r3
 80079ea:	3b08      	subs	r3, #8
 80079ec:	4a28      	ldr	r2, [pc, #160]	@ (8007a90 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80079ee:	fba2 2303 	umull	r2, r3, r2, r3
 80079f2:	091b      	lsrs	r3, r3, #4
 80079f4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80079f6:	68fa      	ldr	r2, [r7, #12]
 80079f8:	4b26      	ldr	r3, [pc, #152]	@ (8007a94 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80079fa:	4413      	add	r3, r2
 80079fc:	009b      	lsls	r3, r3, #2
 80079fe:	461a      	mov	r2, r3
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	4a24      	ldr	r2, [pc, #144]	@ (8007a98 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8007a08:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	f003 031f 	and.w	r3, r3, #31
 8007a10:	2201      	movs	r2, #1
 8007a12:	409a      	lsls	r2, r3
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8007a18:	e024      	b.n	8007a64 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	b2db      	uxtb	r3, r3
 8007a20:	3b10      	subs	r3, #16
 8007a22:	4a1e      	ldr	r2, [pc, #120]	@ (8007a9c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8007a24:	fba2 2303 	umull	r2, r3, r2, r3
 8007a28:	091b      	lsrs	r3, r3, #4
 8007a2a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	4a1c      	ldr	r2, [pc, #112]	@ (8007aa0 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d806      	bhi.n	8007a42 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	4a1b      	ldr	r2, [pc, #108]	@ (8007aa4 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	d902      	bls.n	8007a42 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	3308      	adds	r3, #8
 8007a40:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8007a42:	68fa      	ldr	r2, [r7, #12]
 8007a44:	4b18      	ldr	r3, [pc, #96]	@ (8007aa8 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8007a46:	4413      	add	r3, r2
 8007a48:	009b      	lsls	r3, r3, #2
 8007a4a:	461a      	mov	r2, r3
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	4a16      	ldr	r2, [pc, #88]	@ (8007aac <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8007a54:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	f003 031f 	and.w	r3, r3, #31
 8007a5c:	2201      	movs	r2, #1
 8007a5e:	409a      	lsls	r2, r3
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007a64:	bf00      	nop
 8007a66:	3714      	adds	r7, #20
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6e:	4770      	bx	lr
 8007a70:	58025408 	.word	0x58025408
 8007a74:	5802541c 	.word	0x5802541c
 8007a78:	58025430 	.word	0x58025430
 8007a7c:	58025444 	.word	0x58025444
 8007a80:	58025458 	.word	0x58025458
 8007a84:	5802546c 	.word	0x5802546c
 8007a88:	58025480 	.word	0x58025480
 8007a8c:	58025494 	.word	0x58025494
 8007a90:	cccccccd 	.word	0xcccccccd
 8007a94:	16009600 	.word	0x16009600
 8007a98:	58025880 	.word	0x58025880
 8007a9c:	aaaaaaab 	.word	0xaaaaaaab
 8007aa0:	400204b8 	.word	0x400204b8
 8007aa4:	4002040f 	.word	0x4002040f
 8007aa8:	10008200 	.word	0x10008200
 8007aac:	40020880 	.word	0x40020880

08007ab0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b085      	sub	sp, #20
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	685b      	ldr	r3, [r3, #4]
 8007abc:	b2db      	uxtb	r3, r3
 8007abe:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d04a      	beq.n	8007b5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	2b08      	cmp	r3, #8
 8007aca:	d847      	bhi.n	8007b5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	4a25      	ldr	r2, [pc, #148]	@ (8007b68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d022      	beq.n	8007b1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	4a24      	ldr	r2, [pc, #144]	@ (8007b6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d01d      	beq.n	8007b1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	4a22      	ldr	r2, [pc, #136]	@ (8007b70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d018      	beq.n	8007b1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4a21      	ldr	r2, [pc, #132]	@ (8007b74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d013      	beq.n	8007b1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4a1f      	ldr	r2, [pc, #124]	@ (8007b78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d00e      	beq.n	8007b1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4a1e      	ldr	r2, [pc, #120]	@ (8007b7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d009      	beq.n	8007b1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4a1c      	ldr	r2, [pc, #112]	@ (8007b80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d004      	beq.n	8007b1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	4a1b      	ldr	r2, [pc, #108]	@ (8007b84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	d101      	bne.n	8007b20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	e000      	b.n	8007b22 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8007b20:	2300      	movs	r3, #0
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d00a      	beq.n	8007b3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8007b26:	68fa      	ldr	r2, [r7, #12]
 8007b28:	4b17      	ldr	r3, [pc, #92]	@ (8007b88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8007b2a:	4413      	add	r3, r2
 8007b2c:	009b      	lsls	r3, r3, #2
 8007b2e:	461a      	mov	r2, r3
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	4a15      	ldr	r2, [pc, #84]	@ (8007b8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8007b38:	671a      	str	r2, [r3, #112]	@ 0x70
 8007b3a:	e009      	b.n	8007b50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007b3c:	68fa      	ldr	r2, [r7, #12]
 8007b3e:	4b14      	ldr	r3, [pc, #80]	@ (8007b90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8007b40:	4413      	add	r3, r2
 8007b42:	009b      	lsls	r3, r3, #2
 8007b44:	461a      	mov	r2, r3
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	4a11      	ldr	r2, [pc, #68]	@ (8007b94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8007b4e:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	3b01      	subs	r3, #1
 8007b54:	2201      	movs	r2, #1
 8007b56:	409a      	lsls	r2, r3
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8007b5c:	bf00      	nop
 8007b5e:	3714      	adds	r7, #20
 8007b60:	46bd      	mov	sp, r7
 8007b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b66:	4770      	bx	lr
 8007b68:	58025408 	.word	0x58025408
 8007b6c:	5802541c 	.word	0x5802541c
 8007b70:	58025430 	.word	0x58025430
 8007b74:	58025444 	.word	0x58025444
 8007b78:	58025458 	.word	0x58025458
 8007b7c:	5802546c 	.word	0x5802546c
 8007b80:	58025480 	.word	0x58025480
 8007b84:	58025494 	.word	0x58025494
 8007b88:	1600963f 	.word	0x1600963f
 8007b8c:	58025940 	.word	0x58025940
 8007b90:	1000823f 	.word	0x1000823f
 8007b94:	40020940 	.word	0x40020940

08007b98 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b089      	sub	sp, #36	@ 0x24
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
 8007ba0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8007ba6:	4b89      	ldr	r3, [pc, #548]	@ (8007dcc <HAL_GPIO_Init+0x234>)
 8007ba8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007baa:	e194      	b.n	8007ed6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	681a      	ldr	r2, [r3, #0]
 8007bb0:	2101      	movs	r1, #1
 8007bb2:	69fb      	ldr	r3, [r7, #28]
 8007bb4:	fa01 f303 	lsl.w	r3, r1, r3
 8007bb8:	4013      	ands	r3, r2
 8007bba:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	f000 8186 	beq.w	8007ed0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	685b      	ldr	r3, [r3, #4]
 8007bc8:	f003 0303 	and.w	r3, r3, #3
 8007bcc:	2b01      	cmp	r3, #1
 8007bce:	d005      	beq.n	8007bdc <HAL_GPIO_Init+0x44>
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	685b      	ldr	r3, [r3, #4]
 8007bd4:	f003 0303 	and.w	r3, r3, #3
 8007bd8:	2b02      	cmp	r3, #2
 8007bda:	d130      	bne.n	8007c3e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	689b      	ldr	r3, [r3, #8]
 8007be0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007be2:	69fb      	ldr	r3, [r7, #28]
 8007be4:	005b      	lsls	r3, r3, #1
 8007be6:	2203      	movs	r2, #3
 8007be8:	fa02 f303 	lsl.w	r3, r2, r3
 8007bec:	43db      	mvns	r3, r3
 8007bee:	69ba      	ldr	r2, [r7, #24]
 8007bf0:	4013      	ands	r3, r2
 8007bf2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	68da      	ldr	r2, [r3, #12]
 8007bf8:	69fb      	ldr	r3, [r7, #28]
 8007bfa:	005b      	lsls	r3, r3, #1
 8007bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8007c00:	69ba      	ldr	r2, [r7, #24]
 8007c02:	4313      	orrs	r3, r2
 8007c04:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	69ba      	ldr	r2, [r7, #24]
 8007c0a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	685b      	ldr	r3, [r3, #4]
 8007c10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007c12:	2201      	movs	r2, #1
 8007c14:	69fb      	ldr	r3, [r7, #28]
 8007c16:	fa02 f303 	lsl.w	r3, r2, r3
 8007c1a:	43db      	mvns	r3, r3
 8007c1c:	69ba      	ldr	r2, [r7, #24]
 8007c1e:	4013      	ands	r3, r2
 8007c20:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	091b      	lsrs	r3, r3, #4
 8007c28:	f003 0201 	and.w	r2, r3, #1
 8007c2c:	69fb      	ldr	r3, [r7, #28]
 8007c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8007c32:	69ba      	ldr	r2, [r7, #24]
 8007c34:	4313      	orrs	r3, r2
 8007c36:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	69ba      	ldr	r2, [r7, #24]
 8007c3c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	685b      	ldr	r3, [r3, #4]
 8007c42:	f003 0303 	and.w	r3, r3, #3
 8007c46:	2b03      	cmp	r3, #3
 8007c48:	d017      	beq.n	8007c7a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	68db      	ldr	r3, [r3, #12]
 8007c4e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007c50:	69fb      	ldr	r3, [r7, #28]
 8007c52:	005b      	lsls	r3, r3, #1
 8007c54:	2203      	movs	r2, #3
 8007c56:	fa02 f303 	lsl.w	r3, r2, r3
 8007c5a:	43db      	mvns	r3, r3
 8007c5c:	69ba      	ldr	r2, [r7, #24]
 8007c5e:	4013      	ands	r3, r2
 8007c60:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	689a      	ldr	r2, [r3, #8]
 8007c66:	69fb      	ldr	r3, [r7, #28]
 8007c68:	005b      	lsls	r3, r3, #1
 8007c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8007c6e:	69ba      	ldr	r2, [r7, #24]
 8007c70:	4313      	orrs	r3, r2
 8007c72:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	69ba      	ldr	r2, [r7, #24]
 8007c78:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	685b      	ldr	r3, [r3, #4]
 8007c7e:	f003 0303 	and.w	r3, r3, #3
 8007c82:	2b02      	cmp	r3, #2
 8007c84:	d123      	bne.n	8007cce <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007c86:	69fb      	ldr	r3, [r7, #28]
 8007c88:	08da      	lsrs	r2, r3, #3
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	3208      	adds	r2, #8
 8007c8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007c94:	69fb      	ldr	r3, [r7, #28]
 8007c96:	f003 0307 	and.w	r3, r3, #7
 8007c9a:	009b      	lsls	r3, r3, #2
 8007c9c:	220f      	movs	r2, #15
 8007c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8007ca2:	43db      	mvns	r3, r3
 8007ca4:	69ba      	ldr	r2, [r7, #24]
 8007ca6:	4013      	ands	r3, r2
 8007ca8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	691a      	ldr	r2, [r3, #16]
 8007cae:	69fb      	ldr	r3, [r7, #28]
 8007cb0:	f003 0307 	and.w	r3, r3, #7
 8007cb4:	009b      	lsls	r3, r3, #2
 8007cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8007cba:	69ba      	ldr	r2, [r7, #24]
 8007cbc:	4313      	orrs	r3, r2
 8007cbe:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007cc0:	69fb      	ldr	r3, [r7, #28]
 8007cc2:	08da      	lsrs	r2, r3, #3
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	3208      	adds	r2, #8
 8007cc8:	69b9      	ldr	r1, [r7, #24]
 8007cca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007cd4:	69fb      	ldr	r3, [r7, #28]
 8007cd6:	005b      	lsls	r3, r3, #1
 8007cd8:	2203      	movs	r2, #3
 8007cda:	fa02 f303 	lsl.w	r3, r2, r3
 8007cde:	43db      	mvns	r3, r3
 8007ce0:	69ba      	ldr	r2, [r7, #24]
 8007ce2:	4013      	ands	r3, r2
 8007ce4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	685b      	ldr	r3, [r3, #4]
 8007cea:	f003 0203 	and.w	r2, r3, #3
 8007cee:	69fb      	ldr	r3, [r7, #28]
 8007cf0:	005b      	lsls	r3, r3, #1
 8007cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8007cf6:	69ba      	ldr	r2, [r7, #24]
 8007cf8:	4313      	orrs	r3, r2
 8007cfa:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	69ba      	ldr	r2, [r7, #24]
 8007d00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	685b      	ldr	r3, [r3, #4]
 8007d06:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	f000 80e0 	beq.w	8007ed0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007d10:	4b2f      	ldr	r3, [pc, #188]	@ (8007dd0 <HAL_GPIO_Init+0x238>)
 8007d12:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007d16:	4a2e      	ldr	r2, [pc, #184]	@ (8007dd0 <HAL_GPIO_Init+0x238>)
 8007d18:	f043 0302 	orr.w	r3, r3, #2
 8007d1c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8007d20:	4b2b      	ldr	r3, [pc, #172]	@ (8007dd0 <HAL_GPIO_Init+0x238>)
 8007d22:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007d26:	f003 0302 	and.w	r3, r3, #2
 8007d2a:	60fb      	str	r3, [r7, #12]
 8007d2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007d2e:	4a29      	ldr	r2, [pc, #164]	@ (8007dd4 <HAL_GPIO_Init+0x23c>)
 8007d30:	69fb      	ldr	r3, [r7, #28]
 8007d32:	089b      	lsrs	r3, r3, #2
 8007d34:	3302      	adds	r3, #2
 8007d36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007d3c:	69fb      	ldr	r3, [r7, #28]
 8007d3e:	f003 0303 	and.w	r3, r3, #3
 8007d42:	009b      	lsls	r3, r3, #2
 8007d44:	220f      	movs	r2, #15
 8007d46:	fa02 f303 	lsl.w	r3, r2, r3
 8007d4a:	43db      	mvns	r3, r3
 8007d4c:	69ba      	ldr	r2, [r7, #24]
 8007d4e:	4013      	ands	r3, r2
 8007d50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	4a20      	ldr	r2, [pc, #128]	@ (8007dd8 <HAL_GPIO_Init+0x240>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d052      	beq.n	8007e00 <HAL_GPIO_Init+0x268>
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	4a1f      	ldr	r2, [pc, #124]	@ (8007ddc <HAL_GPIO_Init+0x244>)
 8007d5e:	4293      	cmp	r3, r2
 8007d60:	d031      	beq.n	8007dc6 <HAL_GPIO_Init+0x22e>
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	4a1e      	ldr	r2, [pc, #120]	@ (8007de0 <HAL_GPIO_Init+0x248>)
 8007d66:	4293      	cmp	r3, r2
 8007d68:	d02b      	beq.n	8007dc2 <HAL_GPIO_Init+0x22a>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	4a1d      	ldr	r2, [pc, #116]	@ (8007de4 <HAL_GPIO_Init+0x24c>)
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d025      	beq.n	8007dbe <HAL_GPIO_Init+0x226>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	4a1c      	ldr	r2, [pc, #112]	@ (8007de8 <HAL_GPIO_Init+0x250>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d01f      	beq.n	8007dba <HAL_GPIO_Init+0x222>
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	4a1b      	ldr	r2, [pc, #108]	@ (8007dec <HAL_GPIO_Init+0x254>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d019      	beq.n	8007db6 <HAL_GPIO_Init+0x21e>
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	4a1a      	ldr	r2, [pc, #104]	@ (8007df0 <HAL_GPIO_Init+0x258>)
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d013      	beq.n	8007db2 <HAL_GPIO_Init+0x21a>
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	4a19      	ldr	r2, [pc, #100]	@ (8007df4 <HAL_GPIO_Init+0x25c>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d00d      	beq.n	8007dae <HAL_GPIO_Init+0x216>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	4a18      	ldr	r2, [pc, #96]	@ (8007df8 <HAL_GPIO_Init+0x260>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d007      	beq.n	8007daa <HAL_GPIO_Init+0x212>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	4a17      	ldr	r2, [pc, #92]	@ (8007dfc <HAL_GPIO_Init+0x264>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d101      	bne.n	8007da6 <HAL_GPIO_Init+0x20e>
 8007da2:	2309      	movs	r3, #9
 8007da4:	e02d      	b.n	8007e02 <HAL_GPIO_Init+0x26a>
 8007da6:	230a      	movs	r3, #10
 8007da8:	e02b      	b.n	8007e02 <HAL_GPIO_Init+0x26a>
 8007daa:	2308      	movs	r3, #8
 8007dac:	e029      	b.n	8007e02 <HAL_GPIO_Init+0x26a>
 8007dae:	2307      	movs	r3, #7
 8007db0:	e027      	b.n	8007e02 <HAL_GPIO_Init+0x26a>
 8007db2:	2306      	movs	r3, #6
 8007db4:	e025      	b.n	8007e02 <HAL_GPIO_Init+0x26a>
 8007db6:	2305      	movs	r3, #5
 8007db8:	e023      	b.n	8007e02 <HAL_GPIO_Init+0x26a>
 8007dba:	2304      	movs	r3, #4
 8007dbc:	e021      	b.n	8007e02 <HAL_GPIO_Init+0x26a>
 8007dbe:	2303      	movs	r3, #3
 8007dc0:	e01f      	b.n	8007e02 <HAL_GPIO_Init+0x26a>
 8007dc2:	2302      	movs	r3, #2
 8007dc4:	e01d      	b.n	8007e02 <HAL_GPIO_Init+0x26a>
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	e01b      	b.n	8007e02 <HAL_GPIO_Init+0x26a>
 8007dca:	bf00      	nop
 8007dcc:	58000080 	.word	0x58000080
 8007dd0:	58024400 	.word	0x58024400
 8007dd4:	58000400 	.word	0x58000400
 8007dd8:	58020000 	.word	0x58020000
 8007ddc:	58020400 	.word	0x58020400
 8007de0:	58020800 	.word	0x58020800
 8007de4:	58020c00 	.word	0x58020c00
 8007de8:	58021000 	.word	0x58021000
 8007dec:	58021400 	.word	0x58021400
 8007df0:	58021800 	.word	0x58021800
 8007df4:	58021c00 	.word	0x58021c00
 8007df8:	58022000 	.word	0x58022000
 8007dfc:	58022400 	.word	0x58022400
 8007e00:	2300      	movs	r3, #0
 8007e02:	69fa      	ldr	r2, [r7, #28]
 8007e04:	f002 0203 	and.w	r2, r2, #3
 8007e08:	0092      	lsls	r2, r2, #2
 8007e0a:	4093      	lsls	r3, r2
 8007e0c:	69ba      	ldr	r2, [r7, #24]
 8007e0e:	4313      	orrs	r3, r2
 8007e10:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007e12:	4938      	ldr	r1, [pc, #224]	@ (8007ef4 <HAL_GPIO_Init+0x35c>)
 8007e14:	69fb      	ldr	r3, [r7, #28]
 8007e16:	089b      	lsrs	r3, r3, #2
 8007e18:	3302      	adds	r3, #2
 8007e1a:	69ba      	ldr	r2, [r7, #24]
 8007e1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007e20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007e28:	693b      	ldr	r3, [r7, #16]
 8007e2a:	43db      	mvns	r3, r3
 8007e2c:	69ba      	ldr	r2, [r7, #24]
 8007e2e:	4013      	ands	r3, r2
 8007e30:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	685b      	ldr	r3, [r3, #4]
 8007e36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d003      	beq.n	8007e46 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8007e3e:	69ba      	ldr	r2, [r7, #24]
 8007e40:	693b      	ldr	r3, [r7, #16]
 8007e42:	4313      	orrs	r3, r2
 8007e44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8007e46:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007e4a:	69bb      	ldr	r3, [r7, #24]
 8007e4c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007e4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e52:	685b      	ldr	r3, [r3, #4]
 8007e54:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	43db      	mvns	r3, r3
 8007e5a:	69ba      	ldr	r2, [r7, #24]
 8007e5c:	4013      	ands	r3, r2
 8007e5e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	685b      	ldr	r3, [r3, #4]
 8007e64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d003      	beq.n	8007e74 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007e6c:	69ba      	ldr	r2, [r7, #24]
 8007e6e:	693b      	ldr	r3, [r7, #16]
 8007e70:	4313      	orrs	r3, r2
 8007e72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007e74:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007e78:	69bb      	ldr	r3, [r7, #24]
 8007e7a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007e7c:	697b      	ldr	r3, [r7, #20]
 8007e7e:	685b      	ldr	r3, [r3, #4]
 8007e80:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	43db      	mvns	r3, r3
 8007e86:	69ba      	ldr	r2, [r7, #24]
 8007e88:	4013      	ands	r3, r2
 8007e8a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	685b      	ldr	r3, [r3, #4]
 8007e90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d003      	beq.n	8007ea0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007e98:	69ba      	ldr	r2, [r7, #24]
 8007e9a:	693b      	ldr	r3, [r7, #16]
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007ea0:	697b      	ldr	r3, [r7, #20]
 8007ea2:	69ba      	ldr	r2, [r7, #24]
 8007ea4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007eac:	693b      	ldr	r3, [r7, #16]
 8007eae:	43db      	mvns	r3, r3
 8007eb0:	69ba      	ldr	r2, [r7, #24]
 8007eb2:	4013      	ands	r3, r2
 8007eb4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	685b      	ldr	r3, [r3, #4]
 8007eba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d003      	beq.n	8007eca <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8007ec2:	69ba      	ldr	r2, [r7, #24]
 8007ec4:	693b      	ldr	r3, [r7, #16]
 8007ec6:	4313      	orrs	r3, r2
 8007ec8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007eca:	697b      	ldr	r3, [r7, #20]
 8007ecc:	69ba      	ldr	r2, [r7, #24]
 8007ece:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007ed0:	69fb      	ldr	r3, [r7, #28]
 8007ed2:	3301      	adds	r3, #1
 8007ed4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	681a      	ldr	r2, [r3, #0]
 8007eda:	69fb      	ldr	r3, [r7, #28]
 8007edc:	fa22 f303 	lsr.w	r3, r2, r3
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	f47f ae63 	bne.w	8007bac <HAL_GPIO_Init+0x14>
  }
}
 8007ee6:	bf00      	nop
 8007ee8:	bf00      	nop
 8007eea:	3724      	adds	r7, #36	@ 0x24
 8007eec:	46bd      	mov	sp, r7
 8007eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef2:	4770      	bx	lr
 8007ef4:	58000400 	.word	0x58000400

08007ef8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007ef8:	b480      	push	{r7}
 8007efa:	b085      	sub	sp, #20
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
 8007f00:	460b      	mov	r3, r1
 8007f02:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	691a      	ldr	r2, [r3, #16]
 8007f08:	887b      	ldrh	r3, [r7, #2]
 8007f0a:	4013      	ands	r3, r2
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d002      	beq.n	8007f16 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007f10:	2301      	movs	r3, #1
 8007f12:	73fb      	strb	r3, [r7, #15]
 8007f14:	e001      	b.n	8007f1a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007f16:	2300      	movs	r3, #0
 8007f18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007f1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	3714      	adds	r7, #20
 8007f20:	46bd      	mov	sp, r7
 8007f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f26:	4770      	bx	lr

08007f28 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8007f28:	b480      	push	{r7}
 8007f2a:	b083      	sub	sp, #12
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8007f30:	4a08      	ldr	r2, [pc, #32]	@ (8007f54 <HAL_HSEM_FastTake+0x2c>)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	3320      	adds	r3, #32
 8007f36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f3a:	4a07      	ldr	r2, [pc, #28]	@ (8007f58 <HAL_HSEM_FastTake+0x30>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d101      	bne.n	8007f44 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8007f40:	2300      	movs	r3, #0
 8007f42:	e000      	b.n	8007f46 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8007f44:	2301      	movs	r3, #1
}
 8007f46:	4618      	mov	r0, r3
 8007f48:	370c      	adds	r7, #12
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f50:	4770      	bx	lr
 8007f52:	bf00      	nop
 8007f54:	58026400 	.word	0x58026400
 8007f58:	80000300 	.word	0x80000300

08007f5c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8007f5c:	b480      	push	{r7}
 8007f5e:	b083      	sub	sp, #12
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
 8007f64:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8007f66:	4906      	ldr	r1, [pc, #24]	@ (8007f80 <HAL_HSEM_Release+0x24>)
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8007f74:	bf00      	nop
 8007f76:	370c      	adds	r7, #12
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7e:	4770      	bx	lr
 8007f80:	58026400 	.word	0x58026400

08007f84 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b082      	sub	sp, #8
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d101      	bne.n	8007f96 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007f92:	2301      	movs	r3, #1
 8007f94:	e08b      	b.n	80080ae <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f9c:	b2db      	uxtb	r3, r3
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d106      	bne.n	8007fb0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007faa:	6878      	ldr	r0, [r7, #4]
 8007fac:	f7fa f976 	bl	800229c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2224      	movs	r2, #36	@ 0x24
 8007fb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	681a      	ldr	r2, [r3, #0]
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f022 0201 	bic.w	r2, r2, #1
 8007fc6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	685a      	ldr	r2, [r3, #4]
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007fd4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	689a      	ldr	r2, [r3, #8]
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007fe4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	68db      	ldr	r3, [r3, #12]
 8007fea:	2b01      	cmp	r3, #1
 8007fec:	d107      	bne.n	8007ffe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	689a      	ldr	r2, [r3, #8]
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007ffa:	609a      	str	r2, [r3, #8]
 8007ffc:	e006      	b.n	800800c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	689a      	ldr	r2, [r3, #8]
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800800a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	68db      	ldr	r3, [r3, #12]
 8008010:	2b02      	cmp	r3, #2
 8008012:	d108      	bne.n	8008026 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	685a      	ldr	r2, [r3, #4]
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008022:	605a      	str	r2, [r3, #4]
 8008024:	e007      	b.n	8008036 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	685a      	ldr	r2, [r3, #4]
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008034:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	6859      	ldr	r1, [r3, #4]
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681a      	ldr	r2, [r3, #0]
 8008040:	4b1d      	ldr	r3, [pc, #116]	@ (80080b8 <HAL_I2C_Init+0x134>)
 8008042:	430b      	orrs	r3, r1
 8008044:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	68da      	ldr	r2, [r3, #12]
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008054:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	691a      	ldr	r2, [r3, #16]
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	695b      	ldr	r3, [r3, #20]
 800805e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	699b      	ldr	r3, [r3, #24]
 8008066:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	430a      	orrs	r2, r1
 800806e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	69d9      	ldr	r1, [r3, #28]
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6a1a      	ldr	r2, [r3, #32]
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	430a      	orrs	r2, r1
 800807e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	681a      	ldr	r2, [r3, #0]
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f042 0201 	orr.w	r2, r2, #1
 800808e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2200      	movs	r2, #0
 8008094:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2220      	movs	r2, #32
 800809a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	2200      	movs	r2, #0
 80080a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2200      	movs	r2, #0
 80080a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80080ac:	2300      	movs	r3, #0
}
 80080ae:	4618      	mov	r0, r3
 80080b0:	3708      	adds	r7, #8
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}
 80080b6:	bf00      	nop
 80080b8:	02008000 	.word	0x02008000

080080bc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b088      	sub	sp, #32
 80080c0:	af02      	add	r7, sp, #8
 80080c2:	60f8      	str	r0, [r7, #12]
 80080c4:	607a      	str	r2, [r7, #4]
 80080c6:	461a      	mov	r2, r3
 80080c8:	460b      	mov	r3, r1
 80080ca:	817b      	strh	r3, [r7, #10]
 80080cc:	4613      	mov	r3, r2
 80080ce:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80080d6:	b2db      	uxtb	r3, r3
 80080d8:	2b20      	cmp	r3, #32
 80080da:	f040 80fd 	bne.w	80082d8 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80080e4:	2b01      	cmp	r3, #1
 80080e6:	d101      	bne.n	80080ec <HAL_I2C_Master_Transmit+0x30>
 80080e8:	2302      	movs	r3, #2
 80080ea:	e0f6      	b.n	80082da <HAL_I2C_Master_Transmit+0x21e>
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	2201      	movs	r2, #1
 80080f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80080f4:	f7fb fe40 	bl	8003d78 <HAL_GetTick>
 80080f8:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80080fa:	693b      	ldr	r3, [r7, #16]
 80080fc:	9300      	str	r3, [sp, #0]
 80080fe:	2319      	movs	r3, #25
 8008100:	2201      	movs	r2, #1
 8008102:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008106:	68f8      	ldr	r0, [r7, #12]
 8008108:	f000 f914 	bl	8008334 <I2C_WaitOnFlagUntilTimeout>
 800810c:	4603      	mov	r3, r0
 800810e:	2b00      	cmp	r3, #0
 8008110:	d001      	beq.n	8008116 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8008112:	2301      	movs	r3, #1
 8008114:	e0e1      	b.n	80082da <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	2221      	movs	r2, #33	@ 0x21
 800811a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	2210      	movs	r2, #16
 8008122:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	2200      	movs	r2, #0
 800812a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	687a      	ldr	r2, [r7, #4]
 8008130:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	893a      	ldrh	r2, [r7, #8]
 8008136:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	2200      	movs	r2, #0
 800813c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008142:	b29b      	uxth	r3, r3
 8008144:	2bff      	cmp	r3, #255	@ 0xff
 8008146:	d906      	bls.n	8008156 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	22ff      	movs	r2, #255	@ 0xff
 800814c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800814e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008152:	617b      	str	r3, [r7, #20]
 8008154:	e007      	b.n	8008166 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800815a:	b29a      	uxth	r2, r3
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8008160:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008164:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800816a:	2b00      	cmp	r3, #0
 800816c:	d024      	beq.n	80081b8 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008172:	781a      	ldrb	r2, [r3, #0]
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800817e:	1c5a      	adds	r2, r3, #1
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008188:	b29b      	uxth	r3, r3
 800818a:	3b01      	subs	r3, #1
 800818c:	b29a      	uxth	r2, r3
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008196:	3b01      	subs	r3, #1
 8008198:	b29a      	uxth	r2, r3
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081a2:	b2db      	uxtb	r3, r3
 80081a4:	3301      	adds	r3, #1
 80081a6:	b2da      	uxtb	r2, r3
 80081a8:	8979      	ldrh	r1, [r7, #10]
 80081aa:	4b4e      	ldr	r3, [pc, #312]	@ (80082e4 <HAL_I2C_Master_Transmit+0x228>)
 80081ac:	9300      	str	r3, [sp, #0]
 80081ae:	697b      	ldr	r3, [r7, #20]
 80081b0:	68f8      	ldr	r0, [r7, #12]
 80081b2:	f000 fa83 	bl	80086bc <I2C_TransferConfig>
 80081b6:	e066      	b.n	8008286 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081bc:	b2da      	uxtb	r2, r3
 80081be:	8979      	ldrh	r1, [r7, #10]
 80081c0:	4b48      	ldr	r3, [pc, #288]	@ (80082e4 <HAL_I2C_Master_Transmit+0x228>)
 80081c2:	9300      	str	r3, [sp, #0]
 80081c4:	697b      	ldr	r3, [r7, #20]
 80081c6:	68f8      	ldr	r0, [r7, #12]
 80081c8:	f000 fa78 	bl	80086bc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80081cc:	e05b      	b.n	8008286 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80081ce:	693a      	ldr	r2, [r7, #16]
 80081d0:	6a39      	ldr	r1, [r7, #32]
 80081d2:	68f8      	ldr	r0, [r7, #12]
 80081d4:	f000 f907 	bl	80083e6 <I2C_WaitOnTXISFlagUntilTimeout>
 80081d8:	4603      	mov	r3, r0
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d001      	beq.n	80081e2 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80081de:	2301      	movs	r3, #1
 80081e0:	e07b      	b.n	80082da <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081e6:	781a      	ldrb	r2, [r3, #0]
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081f2:	1c5a      	adds	r2, r3, #1
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081fc:	b29b      	uxth	r3, r3
 80081fe:	3b01      	subs	r3, #1
 8008200:	b29a      	uxth	r2, r3
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800820a:	3b01      	subs	r3, #1
 800820c:	b29a      	uxth	r2, r3
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008216:	b29b      	uxth	r3, r3
 8008218:	2b00      	cmp	r3, #0
 800821a:	d034      	beq.n	8008286 <HAL_I2C_Master_Transmit+0x1ca>
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008220:	2b00      	cmp	r3, #0
 8008222:	d130      	bne.n	8008286 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008224:	693b      	ldr	r3, [r7, #16]
 8008226:	9300      	str	r3, [sp, #0]
 8008228:	6a3b      	ldr	r3, [r7, #32]
 800822a:	2200      	movs	r2, #0
 800822c:	2180      	movs	r1, #128	@ 0x80
 800822e:	68f8      	ldr	r0, [r7, #12]
 8008230:	f000 f880 	bl	8008334 <I2C_WaitOnFlagUntilTimeout>
 8008234:	4603      	mov	r3, r0
 8008236:	2b00      	cmp	r3, #0
 8008238:	d001      	beq.n	800823e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800823a:	2301      	movs	r3, #1
 800823c:	e04d      	b.n	80082da <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008242:	b29b      	uxth	r3, r3
 8008244:	2bff      	cmp	r3, #255	@ 0xff
 8008246:	d90e      	bls.n	8008266 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	22ff      	movs	r2, #255	@ 0xff
 800824c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008252:	b2da      	uxtb	r2, r3
 8008254:	8979      	ldrh	r1, [r7, #10]
 8008256:	2300      	movs	r3, #0
 8008258:	9300      	str	r3, [sp, #0]
 800825a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800825e:	68f8      	ldr	r0, [r7, #12]
 8008260:	f000 fa2c 	bl	80086bc <I2C_TransferConfig>
 8008264:	e00f      	b.n	8008286 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800826a:	b29a      	uxth	r2, r3
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008274:	b2da      	uxtb	r2, r3
 8008276:	8979      	ldrh	r1, [r7, #10]
 8008278:	2300      	movs	r3, #0
 800827a:	9300      	str	r3, [sp, #0]
 800827c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008280:	68f8      	ldr	r0, [r7, #12]
 8008282:	f000 fa1b 	bl	80086bc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800828a:	b29b      	uxth	r3, r3
 800828c:	2b00      	cmp	r3, #0
 800828e:	d19e      	bne.n	80081ce <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008290:	693a      	ldr	r2, [r7, #16]
 8008292:	6a39      	ldr	r1, [r7, #32]
 8008294:	68f8      	ldr	r0, [r7, #12]
 8008296:	f000 f8ed 	bl	8008474 <I2C_WaitOnSTOPFlagUntilTimeout>
 800829a:	4603      	mov	r3, r0
 800829c:	2b00      	cmp	r3, #0
 800829e:	d001      	beq.n	80082a4 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80082a0:	2301      	movs	r3, #1
 80082a2:	e01a      	b.n	80082da <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	2220      	movs	r2, #32
 80082aa:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	6859      	ldr	r1, [r3, #4]
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681a      	ldr	r2, [r3, #0]
 80082b6:	4b0c      	ldr	r3, [pc, #48]	@ (80082e8 <HAL_I2C_Master_Transmit+0x22c>)
 80082b8:	400b      	ands	r3, r1
 80082ba:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	2220      	movs	r2, #32
 80082c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	2200      	movs	r2, #0
 80082c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	2200      	movs	r2, #0
 80082d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80082d4:	2300      	movs	r3, #0
 80082d6:	e000      	b.n	80082da <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80082d8:	2302      	movs	r3, #2
  }
}
 80082da:	4618      	mov	r0, r3
 80082dc:	3718      	adds	r7, #24
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}
 80082e2:	bf00      	nop
 80082e4:	80002000 	.word	0x80002000
 80082e8:	fe00e800 	.word	0xfe00e800

080082ec <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80082ec:	b480      	push	{r7}
 80082ee:	b083      	sub	sp, #12
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	699b      	ldr	r3, [r3, #24]
 80082fa:	f003 0302 	and.w	r3, r3, #2
 80082fe:	2b02      	cmp	r3, #2
 8008300:	d103      	bne.n	800830a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	2200      	movs	r2, #0
 8008308:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	699b      	ldr	r3, [r3, #24]
 8008310:	f003 0301 	and.w	r3, r3, #1
 8008314:	2b01      	cmp	r3, #1
 8008316:	d007      	beq.n	8008328 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	699a      	ldr	r2, [r3, #24]
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	f042 0201 	orr.w	r2, r2, #1
 8008326:	619a      	str	r2, [r3, #24]
  }
}
 8008328:	bf00      	nop
 800832a:	370c      	adds	r7, #12
 800832c:	46bd      	mov	sp, r7
 800832e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008332:	4770      	bx	lr

08008334 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b084      	sub	sp, #16
 8008338:	af00      	add	r7, sp, #0
 800833a:	60f8      	str	r0, [r7, #12]
 800833c:	60b9      	str	r1, [r7, #8]
 800833e:	603b      	str	r3, [r7, #0]
 8008340:	4613      	mov	r3, r2
 8008342:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008344:	e03b      	b.n	80083be <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008346:	69ba      	ldr	r2, [r7, #24]
 8008348:	6839      	ldr	r1, [r7, #0]
 800834a:	68f8      	ldr	r0, [r7, #12]
 800834c:	f000 f8d6 	bl	80084fc <I2C_IsErrorOccurred>
 8008350:	4603      	mov	r3, r0
 8008352:	2b00      	cmp	r3, #0
 8008354:	d001      	beq.n	800835a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8008356:	2301      	movs	r3, #1
 8008358:	e041      	b.n	80083de <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008360:	d02d      	beq.n	80083be <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008362:	f7fb fd09 	bl	8003d78 <HAL_GetTick>
 8008366:	4602      	mov	r2, r0
 8008368:	69bb      	ldr	r3, [r7, #24]
 800836a:	1ad3      	subs	r3, r2, r3
 800836c:	683a      	ldr	r2, [r7, #0]
 800836e:	429a      	cmp	r2, r3
 8008370:	d302      	bcc.n	8008378 <I2C_WaitOnFlagUntilTimeout+0x44>
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d122      	bne.n	80083be <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	699a      	ldr	r2, [r3, #24]
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	4013      	ands	r3, r2
 8008382:	68ba      	ldr	r2, [r7, #8]
 8008384:	429a      	cmp	r2, r3
 8008386:	bf0c      	ite	eq
 8008388:	2301      	moveq	r3, #1
 800838a:	2300      	movne	r3, #0
 800838c:	b2db      	uxtb	r3, r3
 800838e:	461a      	mov	r2, r3
 8008390:	79fb      	ldrb	r3, [r7, #7]
 8008392:	429a      	cmp	r2, r3
 8008394:	d113      	bne.n	80083be <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800839a:	f043 0220 	orr.w	r2, r3, #32
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	2220      	movs	r2, #32
 80083a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	2200      	movs	r2, #0
 80083ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	2200      	movs	r2, #0
 80083b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80083ba:	2301      	movs	r3, #1
 80083bc:	e00f      	b.n	80083de <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	699a      	ldr	r2, [r3, #24]
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	4013      	ands	r3, r2
 80083c8:	68ba      	ldr	r2, [r7, #8]
 80083ca:	429a      	cmp	r2, r3
 80083cc:	bf0c      	ite	eq
 80083ce:	2301      	moveq	r3, #1
 80083d0:	2300      	movne	r3, #0
 80083d2:	b2db      	uxtb	r3, r3
 80083d4:	461a      	mov	r2, r3
 80083d6:	79fb      	ldrb	r3, [r7, #7]
 80083d8:	429a      	cmp	r2, r3
 80083da:	d0b4      	beq.n	8008346 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80083dc:	2300      	movs	r3, #0
}
 80083de:	4618      	mov	r0, r3
 80083e0:	3710      	adds	r7, #16
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}

080083e6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80083e6:	b580      	push	{r7, lr}
 80083e8:	b084      	sub	sp, #16
 80083ea:	af00      	add	r7, sp, #0
 80083ec:	60f8      	str	r0, [r7, #12]
 80083ee:	60b9      	str	r1, [r7, #8]
 80083f0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80083f2:	e033      	b.n	800845c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80083f4:	687a      	ldr	r2, [r7, #4]
 80083f6:	68b9      	ldr	r1, [r7, #8]
 80083f8:	68f8      	ldr	r0, [r7, #12]
 80083fa:	f000 f87f 	bl	80084fc <I2C_IsErrorOccurred>
 80083fe:	4603      	mov	r3, r0
 8008400:	2b00      	cmp	r3, #0
 8008402:	d001      	beq.n	8008408 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008404:	2301      	movs	r3, #1
 8008406:	e031      	b.n	800846c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800840e:	d025      	beq.n	800845c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008410:	f7fb fcb2 	bl	8003d78 <HAL_GetTick>
 8008414:	4602      	mov	r2, r0
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	1ad3      	subs	r3, r2, r3
 800841a:	68ba      	ldr	r2, [r7, #8]
 800841c:	429a      	cmp	r2, r3
 800841e:	d302      	bcc.n	8008426 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d11a      	bne.n	800845c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	699b      	ldr	r3, [r3, #24]
 800842c:	f003 0302 	and.w	r3, r3, #2
 8008430:	2b02      	cmp	r3, #2
 8008432:	d013      	beq.n	800845c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008438:	f043 0220 	orr.w	r2, r3, #32
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	2220      	movs	r2, #32
 8008444:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	2200      	movs	r2, #0
 800844c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	2200      	movs	r2, #0
 8008454:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008458:	2301      	movs	r3, #1
 800845a:	e007      	b.n	800846c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	699b      	ldr	r3, [r3, #24]
 8008462:	f003 0302 	and.w	r3, r3, #2
 8008466:	2b02      	cmp	r3, #2
 8008468:	d1c4      	bne.n	80083f4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800846a:	2300      	movs	r3, #0
}
 800846c:	4618      	mov	r0, r3
 800846e:	3710      	adds	r7, #16
 8008470:	46bd      	mov	sp, r7
 8008472:	bd80      	pop	{r7, pc}

08008474 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b084      	sub	sp, #16
 8008478:	af00      	add	r7, sp, #0
 800847a:	60f8      	str	r0, [r7, #12]
 800847c:	60b9      	str	r1, [r7, #8]
 800847e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008480:	e02f      	b.n	80084e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008482:	687a      	ldr	r2, [r7, #4]
 8008484:	68b9      	ldr	r1, [r7, #8]
 8008486:	68f8      	ldr	r0, [r7, #12]
 8008488:	f000 f838 	bl	80084fc <I2C_IsErrorOccurred>
 800848c:	4603      	mov	r3, r0
 800848e:	2b00      	cmp	r3, #0
 8008490:	d001      	beq.n	8008496 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008492:	2301      	movs	r3, #1
 8008494:	e02d      	b.n	80084f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008496:	f7fb fc6f 	bl	8003d78 <HAL_GetTick>
 800849a:	4602      	mov	r2, r0
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	1ad3      	subs	r3, r2, r3
 80084a0:	68ba      	ldr	r2, [r7, #8]
 80084a2:	429a      	cmp	r2, r3
 80084a4:	d302      	bcc.n	80084ac <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d11a      	bne.n	80084e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	699b      	ldr	r3, [r3, #24]
 80084b2:	f003 0320 	and.w	r3, r3, #32
 80084b6:	2b20      	cmp	r3, #32
 80084b8:	d013      	beq.n	80084e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084be:	f043 0220 	orr.w	r2, r3, #32
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	2220      	movs	r2, #32
 80084ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	2200      	movs	r2, #0
 80084d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	2200      	movs	r2, #0
 80084da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80084de:	2301      	movs	r3, #1
 80084e0:	e007      	b.n	80084f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	699b      	ldr	r3, [r3, #24]
 80084e8:	f003 0320 	and.w	r3, r3, #32
 80084ec:	2b20      	cmp	r3, #32
 80084ee:	d1c8      	bne.n	8008482 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80084f0:	2300      	movs	r3, #0
}
 80084f2:	4618      	mov	r0, r3
 80084f4:	3710      	adds	r7, #16
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}
	...

080084fc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b08a      	sub	sp, #40	@ 0x28
 8008500:	af00      	add	r7, sp, #0
 8008502:	60f8      	str	r0, [r7, #12]
 8008504:	60b9      	str	r1, [r7, #8]
 8008506:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008508:	2300      	movs	r3, #0
 800850a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	699b      	ldr	r3, [r3, #24]
 8008514:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008516:	2300      	movs	r3, #0
 8008518:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800851e:	69bb      	ldr	r3, [r7, #24]
 8008520:	f003 0310 	and.w	r3, r3, #16
 8008524:	2b00      	cmp	r3, #0
 8008526:	d068      	beq.n	80085fa <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	2210      	movs	r2, #16
 800852e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008530:	e049      	b.n	80085c6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008538:	d045      	beq.n	80085c6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800853a:	f7fb fc1d 	bl	8003d78 <HAL_GetTick>
 800853e:	4602      	mov	r2, r0
 8008540:	69fb      	ldr	r3, [r7, #28]
 8008542:	1ad3      	subs	r3, r2, r3
 8008544:	68ba      	ldr	r2, [r7, #8]
 8008546:	429a      	cmp	r2, r3
 8008548:	d302      	bcc.n	8008550 <I2C_IsErrorOccurred+0x54>
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d13a      	bne.n	80085c6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	685b      	ldr	r3, [r3, #4]
 8008556:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800855a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008562:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	699b      	ldr	r3, [r3, #24]
 800856a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800856e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008572:	d121      	bne.n	80085b8 <I2C_IsErrorOccurred+0xbc>
 8008574:	697b      	ldr	r3, [r7, #20]
 8008576:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800857a:	d01d      	beq.n	80085b8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800857c:	7cfb      	ldrb	r3, [r7, #19]
 800857e:	2b20      	cmp	r3, #32
 8008580:	d01a      	beq.n	80085b8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	685a      	ldr	r2, [r3, #4]
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008590:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8008592:	f7fb fbf1 	bl	8003d78 <HAL_GetTick>
 8008596:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008598:	e00e      	b.n	80085b8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800859a:	f7fb fbed 	bl	8003d78 <HAL_GetTick>
 800859e:	4602      	mov	r2, r0
 80085a0:	69fb      	ldr	r3, [r7, #28]
 80085a2:	1ad3      	subs	r3, r2, r3
 80085a4:	2b19      	cmp	r3, #25
 80085a6:	d907      	bls.n	80085b8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80085a8:	6a3b      	ldr	r3, [r7, #32]
 80085aa:	f043 0320 	orr.w	r3, r3, #32
 80085ae:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80085b0:	2301      	movs	r3, #1
 80085b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80085b6:	e006      	b.n	80085c6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	699b      	ldr	r3, [r3, #24]
 80085be:	f003 0320 	and.w	r3, r3, #32
 80085c2:	2b20      	cmp	r3, #32
 80085c4:	d1e9      	bne.n	800859a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	699b      	ldr	r3, [r3, #24]
 80085cc:	f003 0320 	and.w	r3, r3, #32
 80085d0:	2b20      	cmp	r3, #32
 80085d2:	d003      	beq.n	80085dc <I2C_IsErrorOccurred+0xe0>
 80085d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d0aa      	beq.n	8008532 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80085dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d103      	bne.n	80085ec <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	2220      	movs	r2, #32
 80085ea:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80085ec:	6a3b      	ldr	r3, [r7, #32]
 80085ee:	f043 0304 	orr.w	r3, r3, #4
 80085f2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80085f4:	2301      	movs	r3, #1
 80085f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	699b      	ldr	r3, [r3, #24]
 8008600:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8008602:	69bb      	ldr	r3, [r7, #24]
 8008604:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008608:	2b00      	cmp	r3, #0
 800860a:	d00b      	beq.n	8008624 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800860c:	6a3b      	ldr	r3, [r7, #32]
 800860e:	f043 0301 	orr.w	r3, r3, #1
 8008612:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800861c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800861e:	2301      	movs	r3, #1
 8008620:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008624:	69bb      	ldr	r3, [r7, #24]
 8008626:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800862a:	2b00      	cmp	r3, #0
 800862c:	d00b      	beq.n	8008646 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800862e:	6a3b      	ldr	r3, [r7, #32]
 8008630:	f043 0308 	orr.w	r3, r3, #8
 8008634:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800863e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008640:	2301      	movs	r3, #1
 8008642:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008646:	69bb      	ldr	r3, [r7, #24]
 8008648:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800864c:	2b00      	cmp	r3, #0
 800864e:	d00b      	beq.n	8008668 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008650:	6a3b      	ldr	r3, [r7, #32]
 8008652:	f043 0302 	orr.w	r3, r3, #2
 8008656:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008660:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008662:	2301      	movs	r3, #1
 8008664:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8008668:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800866c:	2b00      	cmp	r3, #0
 800866e:	d01c      	beq.n	80086aa <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008670:	68f8      	ldr	r0, [r7, #12]
 8008672:	f7ff fe3b 	bl	80082ec <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	6859      	ldr	r1, [r3, #4]
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681a      	ldr	r2, [r3, #0]
 8008680:	4b0d      	ldr	r3, [pc, #52]	@ (80086b8 <I2C_IsErrorOccurred+0x1bc>)
 8008682:	400b      	ands	r3, r1
 8008684:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800868a:	6a3b      	ldr	r3, [r7, #32]
 800868c:	431a      	orrs	r2, r3
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	2220      	movs	r2, #32
 8008696:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	2200      	movs	r2, #0
 800869e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	2200      	movs	r2, #0
 80086a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80086aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80086ae:	4618      	mov	r0, r3
 80086b0:	3728      	adds	r7, #40	@ 0x28
 80086b2:	46bd      	mov	sp, r7
 80086b4:	bd80      	pop	{r7, pc}
 80086b6:	bf00      	nop
 80086b8:	fe00e800 	.word	0xfe00e800

080086bc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80086bc:	b480      	push	{r7}
 80086be:	b087      	sub	sp, #28
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	60f8      	str	r0, [r7, #12]
 80086c4:	607b      	str	r3, [r7, #4]
 80086c6:	460b      	mov	r3, r1
 80086c8:	817b      	strh	r3, [r7, #10]
 80086ca:	4613      	mov	r3, r2
 80086cc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80086ce:	897b      	ldrh	r3, [r7, #10]
 80086d0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80086d4:	7a7b      	ldrb	r3, [r7, #9]
 80086d6:	041b      	lsls	r3, r3, #16
 80086d8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80086dc:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80086e2:	6a3b      	ldr	r3, [r7, #32]
 80086e4:	4313      	orrs	r3, r2
 80086e6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80086ea:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	685a      	ldr	r2, [r3, #4]
 80086f2:	6a3b      	ldr	r3, [r7, #32]
 80086f4:	0d5b      	lsrs	r3, r3, #21
 80086f6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80086fa:	4b08      	ldr	r3, [pc, #32]	@ (800871c <I2C_TransferConfig+0x60>)
 80086fc:	430b      	orrs	r3, r1
 80086fe:	43db      	mvns	r3, r3
 8008700:	ea02 0103 	and.w	r1, r2, r3
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	697a      	ldr	r2, [r7, #20]
 800870a:	430a      	orrs	r2, r1
 800870c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800870e:	bf00      	nop
 8008710:	371c      	adds	r7, #28
 8008712:	46bd      	mov	sp, r7
 8008714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008718:	4770      	bx	lr
 800871a:	bf00      	nop
 800871c:	03ff63ff 	.word	0x03ff63ff

08008720 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008720:	b480      	push	{r7}
 8008722:	b083      	sub	sp, #12
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
 8008728:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008730:	b2db      	uxtb	r3, r3
 8008732:	2b20      	cmp	r3, #32
 8008734:	d138      	bne.n	80087a8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800873c:	2b01      	cmp	r3, #1
 800873e:	d101      	bne.n	8008744 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008740:	2302      	movs	r3, #2
 8008742:	e032      	b.n	80087aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2201      	movs	r2, #1
 8008748:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2224      	movs	r2, #36	@ 0x24
 8008750:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	681a      	ldr	r2, [r3, #0]
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f022 0201 	bic.w	r2, r2, #1
 8008762:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	681a      	ldr	r2, [r3, #0]
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008772:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	6819      	ldr	r1, [r3, #0]
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	683a      	ldr	r2, [r7, #0]
 8008780:	430a      	orrs	r2, r1
 8008782:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	681a      	ldr	r2, [r3, #0]
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f042 0201 	orr.w	r2, r2, #1
 8008792:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2220      	movs	r2, #32
 8008798:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2200      	movs	r2, #0
 80087a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80087a4:	2300      	movs	r3, #0
 80087a6:	e000      	b.n	80087aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80087a8:	2302      	movs	r3, #2
  }
}
 80087aa:	4618      	mov	r0, r3
 80087ac:	370c      	adds	r7, #12
 80087ae:	46bd      	mov	sp, r7
 80087b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b4:	4770      	bx	lr

080087b6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80087b6:	b480      	push	{r7}
 80087b8:	b085      	sub	sp, #20
 80087ba:	af00      	add	r7, sp, #0
 80087bc:	6078      	str	r0, [r7, #4]
 80087be:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80087c6:	b2db      	uxtb	r3, r3
 80087c8:	2b20      	cmp	r3, #32
 80087ca:	d139      	bne.n	8008840 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80087d2:	2b01      	cmp	r3, #1
 80087d4:	d101      	bne.n	80087da <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80087d6:	2302      	movs	r3, #2
 80087d8:	e033      	b.n	8008842 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	2201      	movs	r2, #1
 80087de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2224      	movs	r2, #36	@ 0x24
 80087e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	681a      	ldr	r2, [r3, #0]
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f022 0201 	bic.w	r2, r2, #1
 80087f8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008808:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	021b      	lsls	r3, r3, #8
 800880e:	68fa      	ldr	r2, [r7, #12]
 8008810:	4313      	orrs	r3, r2
 8008812:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	68fa      	ldr	r2, [r7, #12]
 800881a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	681a      	ldr	r2, [r3, #0]
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	f042 0201 	orr.w	r2, r2, #1
 800882a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2220      	movs	r2, #32
 8008830:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2200      	movs	r2, #0
 8008838:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800883c:	2300      	movs	r3, #0
 800883e:	e000      	b.n	8008842 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008840:	2302      	movs	r3, #2
  }
}
 8008842:	4618      	mov	r0, r3
 8008844:	3714      	adds	r7, #20
 8008846:	46bd      	mov	sp, r7
 8008848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884c:	4770      	bx	lr
	...

08008850 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b084      	sub	sp, #16
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8008858:	4b29      	ldr	r3, [pc, #164]	@ (8008900 <HAL_PWREx_ConfigSupply+0xb0>)
 800885a:	68db      	ldr	r3, [r3, #12]
 800885c:	f003 0307 	and.w	r3, r3, #7
 8008860:	2b06      	cmp	r3, #6
 8008862:	d00a      	beq.n	800887a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8008864:	4b26      	ldr	r3, [pc, #152]	@ (8008900 <HAL_PWREx_ConfigSupply+0xb0>)
 8008866:	68db      	ldr	r3, [r3, #12]
 8008868:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800886c:	687a      	ldr	r2, [r7, #4]
 800886e:	429a      	cmp	r2, r3
 8008870:	d001      	beq.n	8008876 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8008872:	2301      	movs	r3, #1
 8008874:	e040      	b.n	80088f8 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8008876:	2300      	movs	r3, #0
 8008878:	e03e      	b.n	80088f8 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800887a:	4b21      	ldr	r3, [pc, #132]	@ (8008900 <HAL_PWREx_ConfigSupply+0xb0>)
 800887c:	68db      	ldr	r3, [r3, #12]
 800887e:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8008882:	491f      	ldr	r1, [pc, #124]	@ (8008900 <HAL_PWREx_ConfigSupply+0xb0>)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	4313      	orrs	r3, r2
 8008888:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800888a:	f7fb fa75 	bl	8003d78 <HAL_GetTick>
 800888e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008890:	e009      	b.n	80088a6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8008892:	f7fb fa71 	bl	8003d78 <HAL_GetTick>
 8008896:	4602      	mov	r2, r0
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	1ad3      	subs	r3, r2, r3
 800889c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80088a0:	d901      	bls.n	80088a6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80088a2:	2301      	movs	r3, #1
 80088a4:	e028      	b.n	80088f8 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80088a6:	4b16      	ldr	r3, [pc, #88]	@ (8008900 <HAL_PWREx_ConfigSupply+0xb0>)
 80088a8:	685b      	ldr	r3, [r3, #4]
 80088aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80088ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80088b2:	d1ee      	bne.n	8008892 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2b1e      	cmp	r3, #30
 80088b8:	d008      	beq.n	80088cc <HAL_PWREx_ConfigSupply+0x7c>
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2b2e      	cmp	r3, #46	@ 0x2e
 80088be:	d005      	beq.n	80088cc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2b1d      	cmp	r3, #29
 80088c4:	d002      	beq.n	80088cc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2b2d      	cmp	r3, #45	@ 0x2d
 80088ca:	d114      	bne.n	80088f6 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80088cc:	f7fb fa54 	bl	8003d78 <HAL_GetTick>
 80088d0:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80088d2:	e009      	b.n	80088e8 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80088d4:	f7fb fa50 	bl	8003d78 <HAL_GetTick>
 80088d8:	4602      	mov	r2, r0
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	1ad3      	subs	r3, r2, r3
 80088de:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80088e2:	d901      	bls.n	80088e8 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80088e4:	2301      	movs	r3, #1
 80088e6:	e007      	b.n	80088f8 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80088e8:	4b05      	ldr	r3, [pc, #20]	@ (8008900 <HAL_PWREx_ConfigSupply+0xb0>)
 80088ea:	68db      	ldr	r3, [r3, #12]
 80088ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80088f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80088f4:	d1ee      	bne.n	80088d4 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80088f6:	2300      	movs	r3, #0
}
 80088f8:	4618      	mov	r0, r3
 80088fa:	3710      	adds	r7, #16
 80088fc:	46bd      	mov	sp, r7
 80088fe:	bd80      	pop	{r7, pc}
 8008900:	58024800 	.word	0x58024800

08008904 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b08c      	sub	sp, #48	@ 0x30
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d102      	bne.n	8008918 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8008912:	2301      	movs	r3, #1
 8008914:	f000 bc48 	b.w	80091a8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f003 0301 	and.w	r3, r3, #1
 8008920:	2b00      	cmp	r3, #0
 8008922:	f000 8088 	beq.w	8008a36 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008926:	4b99      	ldr	r3, [pc, #612]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008928:	691b      	ldr	r3, [r3, #16]
 800892a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800892e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008930:	4b96      	ldr	r3, [pc, #600]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008932:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008934:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8008936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008938:	2b10      	cmp	r3, #16
 800893a:	d007      	beq.n	800894c <HAL_RCC_OscConfig+0x48>
 800893c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800893e:	2b18      	cmp	r3, #24
 8008940:	d111      	bne.n	8008966 <HAL_RCC_OscConfig+0x62>
 8008942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008944:	f003 0303 	and.w	r3, r3, #3
 8008948:	2b02      	cmp	r3, #2
 800894a:	d10c      	bne.n	8008966 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800894c:	4b8f      	ldr	r3, [pc, #572]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008954:	2b00      	cmp	r3, #0
 8008956:	d06d      	beq.n	8008a34 <HAL_RCC_OscConfig+0x130>
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	685b      	ldr	r3, [r3, #4]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d169      	bne.n	8008a34 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8008960:	2301      	movs	r3, #1
 8008962:	f000 bc21 	b.w	80091a8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	685b      	ldr	r3, [r3, #4]
 800896a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800896e:	d106      	bne.n	800897e <HAL_RCC_OscConfig+0x7a>
 8008970:	4b86      	ldr	r3, [pc, #536]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	4a85      	ldr	r2, [pc, #532]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008976:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800897a:	6013      	str	r3, [r2, #0]
 800897c:	e02e      	b.n	80089dc <HAL_RCC_OscConfig+0xd8>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	685b      	ldr	r3, [r3, #4]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d10c      	bne.n	80089a0 <HAL_RCC_OscConfig+0x9c>
 8008986:	4b81      	ldr	r3, [pc, #516]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	4a80      	ldr	r2, [pc, #512]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 800898c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008990:	6013      	str	r3, [r2, #0]
 8008992:	4b7e      	ldr	r3, [pc, #504]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	4a7d      	ldr	r2, [pc, #500]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008998:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800899c:	6013      	str	r3, [r2, #0]
 800899e:	e01d      	b.n	80089dc <HAL_RCC_OscConfig+0xd8>
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	685b      	ldr	r3, [r3, #4]
 80089a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80089a8:	d10c      	bne.n	80089c4 <HAL_RCC_OscConfig+0xc0>
 80089aa:	4b78      	ldr	r3, [pc, #480]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	4a77      	ldr	r2, [pc, #476]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 80089b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80089b4:	6013      	str	r3, [r2, #0]
 80089b6:	4b75      	ldr	r3, [pc, #468]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	4a74      	ldr	r2, [pc, #464]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 80089bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80089c0:	6013      	str	r3, [r2, #0]
 80089c2:	e00b      	b.n	80089dc <HAL_RCC_OscConfig+0xd8>
 80089c4:	4b71      	ldr	r3, [pc, #452]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	4a70      	ldr	r2, [pc, #448]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 80089ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80089ce:	6013      	str	r3, [r2, #0]
 80089d0:	4b6e      	ldr	r3, [pc, #440]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	4a6d      	ldr	r2, [pc, #436]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 80089d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80089da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	685b      	ldr	r3, [r3, #4]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d013      	beq.n	8008a0c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089e4:	f7fb f9c8 	bl	8003d78 <HAL_GetTick>
 80089e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80089ea:	e008      	b.n	80089fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80089ec:	f7fb f9c4 	bl	8003d78 <HAL_GetTick>
 80089f0:	4602      	mov	r2, r0
 80089f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089f4:	1ad3      	subs	r3, r2, r3
 80089f6:	2b64      	cmp	r3, #100	@ 0x64
 80089f8:	d901      	bls.n	80089fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80089fa:	2303      	movs	r3, #3
 80089fc:	e3d4      	b.n	80091a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80089fe:	4b63      	ldr	r3, [pc, #396]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d0f0      	beq.n	80089ec <HAL_RCC_OscConfig+0xe8>
 8008a0a:	e014      	b.n	8008a36 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a0c:	f7fb f9b4 	bl	8003d78 <HAL_GetTick>
 8008a10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008a12:	e008      	b.n	8008a26 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008a14:	f7fb f9b0 	bl	8003d78 <HAL_GetTick>
 8008a18:	4602      	mov	r2, r0
 8008a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a1c:	1ad3      	subs	r3, r2, r3
 8008a1e:	2b64      	cmp	r3, #100	@ 0x64
 8008a20:	d901      	bls.n	8008a26 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8008a22:	2303      	movs	r3, #3
 8008a24:	e3c0      	b.n	80091a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008a26:	4b59      	ldr	r3, [pc, #356]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d1f0      	bne.n	8008a14 <HAL_RCC_OscConfig+0x110>
 8008a32:	e000      	b.n	8008a36 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008a34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f003 0302 	and.w	r3, r3, #2
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	f000 80ca 	beq.w	8008bd8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008a44:	4b51      	ldr	r3, [pc, #324]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008a46:	691b      	ldr	r3, [r3, #16]
 8008a48:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008a4c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008a4e:	4b4f      	ldr	r3, [pc, #316]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008a50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a52:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008a54:	6a3b      	ldr	r3, [r7, #32]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d007      	beq.n	8008a6a <HAL_RCC_OscConfig+0x166>
 8008a5a:	6a3b      	ldr	r3, [r7, #32]
 8008a5c:	2b18      	cmp	r3, #24
 8008a5e:	d156      	bne.n	8008b0e <HAL_RCC_OscConfig+0x20a>
 8008a60:	69fb      	ldr	r3, [r7, #28]
 8008a62:	f003 0303 	and.w	r3, r3, #3
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d151      	bne.n	8008b0e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008a6a:	4b48      	ldr	r3, [pc, #288]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f003 0304 	and.w	r3, r3, #4
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d005      	beq.n	8008a82 <HAL_RCC_OscConfig+0x17e>
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	68db      	ldr	r3, [r3, #12]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d101      	bne.n	8008a82 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8008a7e:	2301      	movs	r3, #1
 8008a80:	e392      	b.n	80091a8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008a82:	4b42      	ldr	r3, [pc, #264]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	f023 0219 	bic.w	r2, r3, #25
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	68db      	ldr	r3, [r3, #12]
 8008a8e:	493f      	ldr	r1, [pc, #252]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008a90:	4313      	orrs	r3, r2
 8008a92:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a94:	f7fb f970 	bl	8003d78 <HAL_GetTick>
 8008a98:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008a9a:	e008      	b.n	8008aae <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008a9c:	f7fb f96c 	bl	8003d78 <HAL_GetTick>
 8008aa0:	4602      	mov	r2, r0
 8008aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aa4:	1ad3      	subs	r3, r2, r3
 8008aa6:	2b02      	cmp	r3, #2
 8008aa8:	d901      	bls.n	8008aae <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008aaa:	2303      	movs	r3, #3
 8008aac:	e37c      	b.n	80091a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008aae:	4b37      	ldr	r3, [pc, #220]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	f003 0304 	and.w	r3, r3, #4
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d0f0      	beq.n	8008a9c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008aba:	f7fb f98d 	bl	8003dd8 <HAL_GetREVID>
 8008abe:	4603      	mov	r3, r0
 8008ac0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d817      	bhi.n	8008af8 <HAL_RCC_OscConfig+0x1f4>
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	691b      	ldr	r3, [r3, #16]
 8008acc:	2b40      	cmp	r3, #64	@ 0x40
 8008ace:	d108      	bne.n	8008ae2 <HAL_RCC_OscConfig+0x1de>
 8008ad0:	4b2e      	ldr	r3, [pc, #184]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008ad2:	685b      	ldr	r3, [r3, #4]
 8008ad4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8008ad8:	4a2c      	ldr	r2, [pc, #176]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008ada:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008ade:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008ae0:	e07a      	b.n	8008bd8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008ae2:	4b2a      	ldr	r3, [pc, #168]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008ae4:	685b      	ldr	r3, [r3, #4]
 8008ae6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	691b      	ldr	r3, [r3, #16]
 8008aee:	031b      	lsls	r3, r3, #12
 8008af0:	4926      	ldr	r1, [pc, #152]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008af2:	4313      	orrs	r3, r2
 8008af4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008af6:	e06f      	b.n	8008bd8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008af8:	4b24      	ldr	r3, [pc, #144]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008afa:	685b      	ldr	r3, [r3, #4]
 8008afc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	691b      	ldr	r3, [r3, #16]
 8008b04:	061b      	lsls	r3, r3, #24
 8008b06:	4921      	ldr	r1, [pc, #132]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008b08:	4313      	orrs	r3, r2
 8008b0a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008b0c:	e064      	b.n	8008bd8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	68db      	ldr	r3, [r3, #12]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d047      	beq.n	8008ba6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008b16:	4b1d      	ldr	r3, [pc, #116]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	f023 0219 	bic.w	r2, r3, #25
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	68db      	ldr	r3, [r3, #12]
 8008b22:	491a      	ldr	r1, [pc, #104]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008b24:	4313      	orrs	r3, r2
 8008b26:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b28:	f7fb f926 	bl	8003d78 <HAL_GetTick>
 8008b2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008b2e:	e008      	b.n	8008b42 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008b30:	f7fb f922 	bl	8003d78 <HAL_GetTick>
 8008b34:	4602      	mov	r2, r0
 8008b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b38:	1ad3      	subs	r3, r2, r3
 8008b3a:	2b02      	cmp	r3, #2
 8008b3c:	d901      	bls.n	8008b42 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8008b3e:	2303      	movs	r3, #3
 8008b40:	e332      	b.n	80091a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008b42:	4b12      	ldr	r3, [pc, #72]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	f003 0304 	and.w	r3, r3, #4
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d0f0      	beq.n	8008b30 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008b4e:	f7fb f943 	bl	8003dd8 <HAL_GetREVID>
 8008b52:	4603      	mov	r3, r0
 8008b54:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	d819      	bhi.n	8008b90 <HAL_RCC_OscConfig+0x28c>
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	691b      	ldr	r3, [r3, #16]
 8008b60:	2b40      	cmp	r3, #64	@ 0x40
 8008b62:	d108      	bne.n	8008b76 <HAL_RCC_OscConfig+0x272>
 8008b64:	4b09      	ldr	r3, [pc, #36]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008b66:	685b      	ldr	r3, [r3, #4]
 8008b68:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8008b6c:	4a07      	ldr	r2, [pc, #28]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008b6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008b72:	6053      	str	r3, [r2, #4]
 8008b74:	e030      	b.n	8008bd8 <HAL_RCC_OscConfig+0x2d4>
 8008b76:	4b05      	ldr	r3, [pc, #20]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008b78:	685b      	ldr	r3, [r3, #4]
 8008b7a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	691b      	ldr	r3, [r3, #16]
 8008b82:	031b      	lsls	r3, r3, #12
 8008b84:	4901      	ldr	r1, [pc, #4]	@ (8008b8c <HAL_RCC_OscConfig+0x288>)
 8008b86:	4313      	orrs	r3, r2
 8008b88:	604b      	str	r3, [r1, #4]
 8008b8a:	e025      	b.n	8008bd8 <HAL_RCC_OscConfig+0x2d4>
 8008b8c:	58024400 	.word	0x58024400
 8008b90:	4b9a      	ldr	r3, [pc, #616]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008b92:	685b      	ldr	r3, [r3, #4]
 8008b94:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	691b      	ldr	r3, [r3, #16]
 8008b9c:	061b      	lsls	r3, r3, #24
 8008b9e:	4997      	ldr	r1, [pc, #604]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008ba0:	4313      	orrs	r3, r2
 8008ba2:	604b      	str	r3, [r1, #4]
 8008ba4:	e018      	b.n	8008bd8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008ba6:	4b95      	ldr	r3, [pc, #596]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	4a94      	ldr	r2, [pc, #592]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008bac:	f023 0301 	bic.w	r3, r3, #1
 8008bb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008bb2:	f7fb f8e1 	bl	8003d78 <HAL_GetTick>
 8008bb6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008bb8:	e008      	b.n	8008bcc <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008bba:	f7fb f8dd 	bl	8003d78 <HAL_GetTick>
 8008bbe:	4602      	mov	r2, r0
 8008bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bc2:	1ad3      	subs	r3, r2, r3
 8008bc4:	2b02      	cmp	r3, #2
 8008bc6:	d901      	bls.n	8008bcc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8008bc8:	2303      	movs	r3, #3
 8008bca:	e2ed      	b.n	80091a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008bcc:	4b8b      	ldr	r3, [pc, #556]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f003 0304 	and.w	r3, r3, #4
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d1f0      	bne.n	8008bba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f003 0310 	and.w	r3, r3, #16
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	f000 80a9 	beq.w	8008d38 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008be6:	4b85      	ldr	r3, [pc, #532]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008be8:	691b      	ldr	r3, [r3, #16]
 8008bea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008bee:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008bf0:	4b82      	ldr	r3, [pc, #520]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008bf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bf4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008bf6:	69bb      	ldr	r3, [r7, #24]
 8008bf8:	2b08      	cmp	r3, #8
 8008bfa:	d007      	beq.n	8008c0c <HAL_RCC_OscConfig+0x308>
 8008bfc:	69bb      	ldr	r3, [r7, #24]
 8008bfe:	2b18      	cmp	r3, #24
 8008c00:	d13a      	bne.n	8008c78 <HAL_RCC_OscConfig+0x374>
 8008c02:	697b      	ldr	r3, [r7, #20]
 8008c04:	f003 0303 	and.w	r3, r3, #3
 8008c08:	2b01      	cmp	r3, #1
 8008c0a:	d135      	bne.n	8008c78 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008c0c:	4b7b      	ldr	r3, [pc, #492]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d005      	beq.n	8008c24 <HAL_RCC_OscConfig+0x320>
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	69db      	ldr	r3, [r3, #28]
 8008c1c:	2b80      	cmp	r3, #128	@ 0x80
 8008c1e:	d001      	beq.n	8008c24 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8008c20:	2301      	movs	r3, #1
 8008c22:	e2c1      	b.n	80091a8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008c24:	f7fb f8d8 	bl	8003dd8 <HAL_GetREVID>
 8008c28:	4603      	mov	r3, r0
 8008c2a:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d817      	bhi.n	8008c62 <HAL_RCC_OscConfig+0x35e>
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	6a1b      	ldr	r3, [r3, #32]
 8008c36:	2b20      	cmp	r3, #32
 8008c38:	d108      	bne.n	8008c4c <HAL_RCC_OscConfig+0x348>
 8008c3a:	4b70      	ldr	r3, [pc, #448]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008c3c:	685b      	ldr	r3, [r3, #4]
 8008c3e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008c42:	4a6e      	ldr	r2, [pc, #440]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008c44:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008c48:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008c4a:	e075      	b.n	8008d38 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008c4c:	4b6b      	ldr	r3, [pc, #428]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008c4e:	685b      	ldr	r3, [r3, #4]
 8008c50:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	6a1b      	ldr	r3, [r3, #32]
 8008c58:	069b      	lsls	r3, r3, #26
 8008c5a:	4968      	ldr	r1, [pc, #416]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008c5c:	4313      	orrs	r3, r2
 8008c5e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008c60:	e06a      	b.n	8008d38 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008c62:	4b66      	ldr	r3, [pc, #408]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008c64:	68db      	ldr	r3, [r3, #12]
 8008c66:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6a1b      	ldr	r3, [r3, #32]
 8008c6e:	061b      	lsls	r3, r3, #24
 8008c70:	4962      	ldr	r1, [pc, #392]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008c72:	4313      	orrs	r3, r2
 8008c74:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008c76:	e05f      	b.n	8008d38 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	69db      	ldr	r3, [r3, #28]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d042      	beq.n	8008d06 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8008c80:	4b5e      	ldr	r3, [pc, #376]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	4a5d      	ldr	r2, [pc, #372]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008c86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c8c:	f7fb f874 	bl	8003d78 <HAL_GetTick>
 8008c90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008c92:	e008      	b.n	8008ca6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008c94:	f7fb f870 	bl	8003d78 <HAL_GetTick>
 8008c98:	4602      	mov	r2, r0
 8008c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c9c:	1ad3      	subs	r3, r2, r3
 8008c9e:	2b02      	cmp	r3, #2
 8008ca0:	d901      	bls.n	8008ca6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8008ca2:	2303      	movs	r3, #3
 8008ca4:	e280      	b.n	80091a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008ca6:	4b55      	ldr	r3, [pc, #340]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d0f0      	beq.n	8008c94 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008cb2:	f7fb f891 	bl	8003dd8 <HAL_GetREVID>
 8008cb6:	4603      	mov	r3, r0
 8008cb8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008cbc:	4293      	cmp	r3, r2
 8008cbe:	d817      	bhi.n	8008cf0 <HAL_RCC_OscConfig+0x3ec>
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	6a1b      	ldr	r3, [r3, #32]
 8008cc4:	2b20      	cmp	r3, #32
 8008cc6:	d108      	bne.n	8008cda <HAL_RCC_OscConfig+0x3d6>
 8008cc8:	4b4c      	ldr	r3, [pc, #304]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008cca:	685b      	ldr	r3, [r3, #4]
 8008ccc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008cd0:	4a4a      	ldr	r2, [pc, #296]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008cd2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008cd6:	6053      	str	r3, [r2, #4]
 8008cd8:	e02e      	b.n	8008d38 <HAL_RCC_OscConfig+0x434>
 8008cda:	4b48      	ldr	r3, [pc, #288]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008cdc:	685b      	ldr	r3, [r3, #4]
 8008cde:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6a1b      	ldr	r3, [r3, #32]
 8008ce6:	069b      	lsls	r3, r3, #26
 8008ce8:	4944      	ldr	r1, [pc, #272]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008cea:	4313      	orrs	r3, r2
 8008cec:	604b      	str	r3, [r1, #4]
 8008cee:	e023      	b.n	8008d38 <HAL_RCC_OscConfig+0x434>
 8008cf0:	4b42      	ldr	r3, [pc, #264]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008cf2:	68db      	ldr	r3, [r3, #12]
 8008cf4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	6a1b      	ldr	r3, [r3, #32]
 8008cfc:	061b      	lsls	r3, r3, #24
 8008cfe:	493f      	ldr	r1, [pc, #252]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008d00:	4313      	orrs	r3, r2
 8008d02:	60cb      	str	r3, [r1, #12]
 8008d04:	e018      	b.n	8008d38 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8008d06:	4b3d      	ldr	r3, [pc, #244]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	4a3c      	ldr	r2, [pc, #240]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008d0c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008d10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d12:	f7fb f831 	bl	8003d78 <HAL_GetTick>
 8008d16:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008d18:	e008      	b.n	8008d2c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008d1a:	f7fb f82d 	bl	8003d78 <HAL_GetTick>
 8008d1e:	4602      	mov	r2, r0
 8008d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d22:	1ad3      	subs	r3, r2, r3
 8008d24:	2b02      	cmp	r3, #2
 8008d26:	d901      	bls.n	8008d2c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008d28:	2303      	movs	r3, #3
 8008d2a:	e23d      	b.n	80091a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008d2c:	4b33      	ldr	r3, [pc, #204]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d1f0      	bne.n	8008d1a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	f003 0308 	and.w	r3, r3, #8
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d036      	beq.n	8008db2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	695b      	ldr	r3, [r3, #20]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d019      	beq.n	8008d80 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008d4c:	4b2b      	ldr	r3, [pc, #172]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008d4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d50:	4a2a      	ldr	r2, [pc, #168]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008d52:	f043 0301 	orr.w	r3, r3, #1
 8008d56:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008d58:	f7fb f80e 	bl	8003d78 <HAL_GetTick>
 8008d5c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008d5e:	e008      	b.n	8008d72 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008d60:	f7fb f80a 	bl	8003d78 <HAL_GetTick>
 8008d64:	4602      	mov	r2, r0
 8008d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d68:	1ad3      	subs	r3, r2, r3
 8008d6a:	2b02      	cmp	r3, #2
 8008d6c:	d901      	bls.n	8008d72 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8008d6e:	2303      	movs	r3, #3
 8008d70:	e21a      	b.n	80091a8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008d72:	4b22      	ldr	r3, [pc, #136]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008d74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d76:	f003 0302 	and.w	r3, r3, #2
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d0f0      	beq.n	8008d60 <HAL_RCC_OscConfig+0x45c>
 8008d7e:	e018      	b.n	8008db2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008d80:	4b1e      	ldr	r3, [pc, #120]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008d82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d84:	4a1d      	ldr	r2, [pc, #116]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008d86:	f023 0301 	bic.w	r3, r3, #1
 8008d8a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008d8c:	f7fa fff4 	bl	8003d78 <HAL_GetTick>
 8008d90:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008d92:	e008      	b.n	8008da6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008d94:	f7fa fff0 	bl	8003d78 <HAL_GetTick>
 8008d98:	4602      	mov	r2, r0
 8008d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d9c:	1ad3      	subs	r3, r2, r3
 8008d9e:	2b02      	cmp	r3, #2
 8008da0:	d901      	bls.n	8008da6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8008da2:	2303      	movs	r3, #3
 8008da4:	e200      	b.n	80091a8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008da6:	4b15      	ldr	r3, [pc, #84]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008da8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008daa:	f003 0302 	and.w	r3, r3, #2
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d1f0      	bne.n	8008d94 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	f003 0320 	and.w	r3, r3, #32
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d039      	beq.n	8008e32 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	699b      	ldr	r3, [r3, #24]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d01c      	beq.n	8008e00 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008dc6:	4b0d      	ldr	r3, [pc, #52]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	4a0c      	ldr	r2, [pc, #48]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008dcc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008dd0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008dd2:	f7fa ffd1 	bl	8003d78 <HAL_GetTick>
 8008dd6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008dd8:	e008      	b.n	8008dec <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008dda:	f7fa ffcd 	bl	8003d78 <HAL_GetTick>
 8008dde:	4602      	mov	r2, r0
 8008de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008de2:	1ad3      	subs	r3, r2, r3
 8008de4:	2b02      	cmp	r3, #2
 8008de6:	d901      	bls.n	8008dec <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8008de8:	2303      	movs	r3, #3
 8008dea:	e1dd      	b.n	80091a8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008dec:	4b03      	ldr	r3, [pc, #12]	@ (8008dfc <HAL_RCC_OscConfig+0x4f8>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d0f0      	beq.n	8008dda <HAL_RCC_OscConfig+0x4d6>
 8008df8:	e01b      	b.n	8008e32 <HAL_RCC_OscConfig+0x52e>
 8008dfa:	bf00      	nop
 8008dfc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008e00:	4b9b      	ldr	r3, [pc, #620]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	4a9a      	ldr	r2, [pc, #616]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008e06:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008e0a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008e0c:	f7fa ffb4 	bl	8003d78 <HAL_GetTick>
 8008e10:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008e12:	e008      	b.n	8008e26 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008e14:	f7fa ffb0 	bl	8003d78 <HAL_GetTick>
 8008e18:	4602      	mov	r2, r0
 8008e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e1c:	1ad3      	subs	r3, r2, r3
 8008e1e:	2b02      	cmp	r3, #2
 8008e20:	d901      	bls.n	8008e26 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8008e22:	2303      	movs	r3, #3
 8008e24:	e1c0      	b.n	80091a8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008e26:	4b92      	ldr	r3, [pc, #584]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d1f0      	bne.n	8008e14 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f003 0304 	and.w	r3, r3, #4
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	f000 8081 	beq.w	8008f42 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008e40:	4b8c      	ldr	r3, [pc, #560]	@ (8009074 <HAL_RCC_OscConfig+0x770>)
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	4a8b      	ldr	r2, [pc, #556]	@ (8009074 <HAL_RCC_OscConfig+0x770>)
 8008e46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008e4a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008e4c:	f7fa ff94 	bl	8003d78 <HAL_GetTick>
 8008e50:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008e52:	e008      	b.n	8008e66 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008e54:	f7fa ff90 	bl	8003d78 <HAL_GetTick>
 8008e58:	4602      	mov	r2, r0
 8008e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e5c:	1ad3      	subs	r3, r2, r3
 8008e5e:	2b64      	cmp	r3, #100	@ 0x64
 8008e60:	d901      	bls.n	8008e66 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8008e62:	2303      	movs	r3, #3
 8008e64:	e1a0      	b.n	80091a8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008e66:	4b83      	ldr	r3, [pc, #524]	@ (8009074 <HAL_RCC_OscConfig+0x770>)
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d0f0      	beq.n	8008e54 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	689b      	ldr	r3, [r3, #8]
 8008e76:	2b01      	cmp	r3, #1
 8008e78:	d106      	bne.n	8008e88 <HAL_RCC_OscConfig+0x584>
 8008e7a:	4b7d      	ldr	r3, [pc, #500]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008e7e:	4a7c      	ldr	r2, [pc, #496]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008e80:	f043 0301 	orr.w	r3, r3, #1
 8008e84:	6713      	str	r3, [r2, #112]	@ 0x70
 8008e86:	e02d      	b.n	8008ee4 <HAL_RCC_OscConfig+0x5e0>
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	689b      	ldr	r3, [r3, #8]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d10c      	bne.n	8008eaa <HAL_RCC_OscConfig+0x5a6>
 8008e90:	4b77      	ldr	r3, [pc, #476]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008e92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008e94:	4a76      	ldr	r2, [pc, #472]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008e96:	f023 0301 	bic.w	r3, r3, #1
 8008e9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8008e9c:	4b74      	ldr	r3, [pc, #464]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008e9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ea0:	4a73      	ldr	r2, [pc, #460]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008ea2:	f023 0304 	bic.w	r3, r3, #4
 8008ea6:	6713      	str	r3, [r2, #112]	@ 0x70
 8008ea8:	e01c      	b.n	8008ee4 <HAL_RCC_OscConfig+0x5e0>
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	689b      	ldr	r3, [r3, #8]
 8008eae:	2b05      	cmp	r3, #5
 8008eb0:	d10c      	bne.n	8008ecc <HAL_RCC_OscConfig+0x5c8>
 8008eb2:	4b6f      	ldr	r3, [pc, #444]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008eb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008eb6:	4a6e      	ldr	r2, [pc, #440]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008eb8:	f043 0304 	orr.w	r3, r3, #4
 8008ebc:	6713      	str	r3, [r2, #112]	@ 0x70
 8008ebe:	4b6c      	ldr	r3, [pc, #432]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008ec0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ec2:	4a6b      	ldr	r2, [pc, #428]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008ec4:	f043 0301 	orr.w	r3, r3, #1
 8008ec8:	6713      	str	r3, [r2, #112]	@ 0x70
 8008eca:	e00b      	b.n	8008ee4 <HAL_RCC_OscConfig+0x5e0>
 8008ecc:	4b68      	ldr	r3, [pc, #416]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008ece:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ed0:	4a67      	ldr	r2, [pc, #412]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008ed2:	f023 0301 	bic.w	r3, r3, #1
 8008ed6:	6713      	str	r3, [r2, #112]	@ 0x70
 8008ed8:	4b65      	ldr	r3, [pc, #404]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008eda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008edc:	4a64      	ldr	r2, [pc, #400]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008ede:	f023 0304 	bic.w	r3, r3, #4
 8008ee2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	689b      	ldr	r3, [r3, #8]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d015      	beq.n	8008f18 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008eec:	f7fa ff44 	bl	8003d78 <HAL_GetTick>
 8008ef0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008ef2:	e00a      	b.n	8008f0a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008ef4:	f7fa ff40 	bl	8003d78 <HAL_GetTick>
 8008ef8:	4602      	mov	r2, r0
 8008efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008efc:	1ad3      	subs	r3, r2, r3
 8008efe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d901      	bls.n	8008f0a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8008f06:	2303      	movs	r3, #3
 8008f08:	e14e      	b.n	80091a8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008f0a:	4b59      	ldr	r3, [pc, #356]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008f0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f0e:	f003 0302 	and.w	r3, r3, #2
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d0ee      	beq.n	8008ef4 <HAL_RCC_OscConfig+0x5f0>
 8008f16:	e014      	b.n	8008f42 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f18:	f7fa ff2e 	bl	8003d78 <HAL_GetTick>
 8008f1c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008f1e:	e00a      	b.n	8008f36 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008f20:	f7fa ff2a 	bl	8003d78 <HAL_GetTick>
 8008f24:	4602      	mov	r2, r0
 8008f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f28:	1ad3      	subs	r3, r2, r3
 8008f2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	d901      	bls.n	8008f36 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8008f32:	2303      	movs	r3, #3
 8008f34:	e138      	b.n	80091a8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008f36:	4b4e      	ldr	r3, [pc, #312]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008f38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f3a:	f003 0302 	and.w	r3, r3, #2
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d1ee      	bne.n	8008f20 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	f000 812d 	beq.w	80091a6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008f4c:	4b48      	ldr	r3, [pc, #288]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008f4e:	691b      	ldr	r3, [r3, #16]
 8008f50:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008f54:	2b18      	cmp	r3, #24
 8008f56:	f000 80bd 	beq.w	80090d4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f5e:	2b02      	cmp	r3, #2
 8008f60:	f040 809e 	bne.w	80090a0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008f64:	4b42      	ldr	r3, [pc, #264]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	4a41      	ldr	r2, [pc, #260]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008f6a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008f6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f70:	f7fa ff02 	bl	8003d78 <HAL_GetTick>
 8008f74:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008f76:	e008      	b.n	8008f8a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008f78:	f7fa fefe 	bl	8003d78 <HAL_GetTick>
 8008f7c:	4602      	mov	r2, r0
 8008f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f80:	1ad3      	subs	r3, r2, r3
 8008f82:	2b02      	cmp	r3, #2
 8008f84:	d901      	bls.n	8008f8a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8008f86:	2303      	movs	r3, #3
 8008f88:	e10e      	b.n	80091a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008f8a:	4b39      	ldr	r3, [pc, #228]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d1f0      	bne.n	8008f78 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008f96:	4b36      	ldr	r3, [pc, #216]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008f98:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008f9a:	4b37      	ldr	r3, [pc, #220]	@ (8009078 <HAL_RCC_OscConfig+0x774>)
 8008f9c:	4013      	ands	r3, r2
 8008f9e:	687a      	ldr	r2, [r7, #4]
 8008fa0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8008fa2:	687a      	ldr	r2, [r7, #4]
 8008fa4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008fa6:	0112      	lsls	r2, r2, #4
 8008fa8:	430a      	orrs	r2, r1
 8008faa:	4931      	ldr	r1, [pc, #196]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008fac:	4313      	orrs	r3, r2
 8008fae:	628b      	str	r3, [r1, #40]	@ 0x28
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fb4:	3b01      	subs	r3, #1
 8008fb6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008fbe:	3b01      	subs	r3, #1
 8008fc0:	025b      	lsls	r3, r3, #9
 8008fc2:	b29b      	uxth	r3, r3
 8008fc4:	431a      	orrs	r2, r3
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fca:	3b01      	subs	r3, #1
 8008fcc:	041b      	lsls	r3, r3, #16
 8008fce:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008fd2:	431a      	orrs	r2, r3
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fd8:	3b01      	subs	r3, #1
 8008fda:	061b      	lsls	r3, r3, #24
 8008fdc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008fe0:	4923      	ldr	r1, [pc, #140]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008fe2:	4313      	orrs	r3, r2
 8008fe4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8008fe6:	4b22      	ldr	r3, [pc, #136]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fea:	4a21      	ldr	r2, [pc, #132]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008fec:	f023 0301 	bic.w	r3, r3, #1
 8008ff0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008ff2:	4b1f      	ldr	r3, [pc, #124]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8008ff4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008ff6:	4b21      	ldr	r3, [pc, #132]	@ (800907c <HAL_RCC_OscConfig+0x778>)
 8008ff8:	4013      	ands	r3, r2
 8008ffa:	687a      	ldr	r2, [r7, #4]
 8008ffc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008ffe:	00d2      	lsls	r2, r2, #3
 8009000:	491b      	ldr	r1, [pc, #108]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8009002:	4313      	orrs	r3, r2
 8009004:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8009006:	4b1a      	ldr	r3, [pc, #104]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8009008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800900a:	f023 020c 	bic.w	r2, r3, #12
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009012:	4917      	ldr	r1, [pc, #92]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8009014:	4313      	orrs	r3, r2
 8009016:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8009018:	4b15      	ldr	r3, [pc, #84]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 800901a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800901c:	f023 0202 	bic.w	r2, r3, #2
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009024:	4912      	ldr	r1, [pc, #72]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8009026:	4313      	orrs	r3, r2
 8009028:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800902a:	4b11      	ldr	r3, [pc, #68]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 800902c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800902e:	4a10      	ldr	r2, [pc, #64]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8009030:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009034:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009036:	4b0e      	ldr	r3, [pc, #56]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8009038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800903a:	4a0d      	ldr	r2, [pc, #52]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 800903c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009040:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8009042:	4b0b      	ldr	r3, [pc, #44]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8009044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009046:	4a0a      	ldr	r2, [pc, #40]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8009048:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800904c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800904e:	4b08      	ldr	r3, [pc, #32]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8009050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009052:	4a07      	ldr	r2, [pc, #28]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8009054:	f043 0301 	orr.w	r3, r3, #1
 8009058:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800905a:	4b05      	ldr	r3, [pc, #20]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	4a04      	ldr	r2, [pc, #16]	@ (8009070 <HAL_RCC_OscConfig+0x76c>)
 8009060:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009064:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009066:	f7fa fe87 	bl	8003d78 <HAL_GetTick>
 800906a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800906c:	e011      	b.n	8009092 <HAL_RCC_OscConfig+0x78e>
 800906e:	bf00      	nop
 8009070:	58024400 	.word	0x58024400
 8009074:	58024800 	.word	0x58024800
 8009078:	fffffc0c 	.word	0xfffffc0c
 800907c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009080:	f7fa fe7a 	bl	8003d78 <HAL_GetTick>
 8009084:	4602      	mov	r2, r0
 8009086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009088:	1ad3      	subs	r3, r2, r3
 800908a:	2b02      	cmp	r3, #2
 800908c:	d901      	bls.n	8009092 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800908e:	2303      	movs	r3, #3
 8009090:	e08a      	b.n	80091a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009092:	4b47      	ldr	r3, [pc, #284]	@ (80091b0 <HAL_RCC_OscConfig+0x8ac>)
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800909a:	2b00      	cmp	r3, #0
 800909c:	d0f0      	beq.n	8009080 <HAL_RCC_OscConfig+0x77c>
 800909e:	e082      	b.n	80091a6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80090a0:	4b43      	ldr	r3, [pc, #268]	@ (80091b0 <HAL_RCC_OscConfig+0x8ac>)
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	4a42      	ldr	r2, [pc, #264]	@ (80091b0 <HAL_RCC_OscConfig+0x8ac>)
 80090a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80090aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090ac:	f7fa fe64 	bl	8003d78 <HAL_GetTick>
 80090b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80090b2:	e008      	b.n	80090c6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80090b4:	f7fa fe60 	bl	8003d78 <HAL_GetTick>
 80090b8:	4602      	mov	r2, r0
 80090ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090bc:	1ad3      	subs	r3, r2, r3
 80090be:	2b02      	cmp	r3, #2
 80090c0:	d901      	bls.n	80090c6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80090c2:	2303      	movs	r3, #3
 80090c4:	e070      	b.n	80091a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80090c6:	4b3a      	ldr	r3, [pc, #232]	@ (80091b0 <HAL_RCC_OscConfig+0x8ac>)
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d1f0      	bne.n	80090b4 <HAL_RCC_OscConfig+0x7b0>
 80090d2:	e068      	b.n	80091a6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80090d4:	4b36      	ldr	r3, [pc, #216]	@ (80091b0 <HAL_RCC_OscConfig+0x8ac>)
 80090d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090d8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80090da:	4b35      	ldr	r3, [pc, #212]	@ (80091b0 <HAL_RCC_OscConfig+0x8ac>)
 80090dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090de:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090e4:	2b01      	cmp	r3, #1
 80090e6:	d031      	beq.n	800914c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80090e8:	693b      	ldr	r3, [r7, #16]
 80090ea:	f003 0203 	and.w	r2, r3, #3
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80090f2:	429a      	cmp	r2, r3
 80090f4:	d12a      	bne.n	800914c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80090f6:	693b      	ldr	r3, [r7, #16]
 80090f8:	091b      	lsrs	r3, r3, #4
 80090fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009102:	429a      	cmp	r2, r3
 8009104:	d122      	bne.n	800914c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009110:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009112:	429a      	cmp	r2, r3
 8009114:	d11a      	bne.n	800914c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	0a5b      	lsrs	r3, r3, #9
 800911a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009122:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009124:	429a      	cmp	r2, r3
 8009126:	d111      	bne.n	800914c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	0c1b      	lsrs	r3, r3, #16
 800912c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009134:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009136:	429a      	cmp	r2, r3
 8009138:	d108      	bne.n	800914c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	0e1b      	lsrs	r3, r3, #24
 800913e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009146:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009148:	429a      	cmp	r2, r3
 800914a:	d001      	beq.n	8009150 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800914c:	2301      	movs	r3, #1
 800914e:	e02b      	b.n	80091a8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8009150:	4b17      	ldr	r3, [pc, #92]	@ (80091b0 <HAL_RCC_OscConfig+0x8ac>)
 8009152:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009154:	08db      	lsrs	r3, r3, #3
 8009156:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800915a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009160:	693a      	ldr	r2, [r7, #16]
 8009162:	429a      	cmp	r2, r3
 8009164:	d01f      	beq.n	80091a6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8009166:	4b12      	ldr	r3, [pc, #72]	@ (80091b0 <HAL_RCC_OscConfig+0x8ac>)
 8009168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800916a:	4a11      	ldr	r2, [pc, #68]	@ (80091b0 <HAL_RCC_OscConfig+0x8ac>)
 800916c:	f023 0301 	bic.w	r3, r3, #1
 8009170:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009172:	f7fa fe01 	bl	8003d78 <HAL_GetTick>
 8009176:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8009178:	bf00      	nop
 800917a:	f7fa fdfd 	bl	8003d78 <HAL_GetTick>
 800917e:	4602      	mov	r2, r0
 8009180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009182:	4293      	cmp	r3, r2
 8009184:	d0f9      	beq.n	800917a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009186:	4b0a      	ldr	r3, [pc, #40]	@ (80091b0 <HAL_RCC_OscConfig+0x8ac>)
 8009188:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800918a:	4b0a      	ldr	r3, [pc, #40]	@ (80091b4 <HAL_RCC_OscConfig+0x8b0>)
 800918c:	4013      	ands	r3, r2
 800918e:	687a      	ldr	r2, [r7, #4]
 8009190:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009192:	00d2      	lsls	r2, r2, #3
 8009194:	4906      	ldr	r1, [pc, #24]	@ (80091b0 <HAL_RCC_OscConfig+0x8ac>)
 8009196:	4313      	orrs	r3, r2
 8009198:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800919a:	4b05      	ldr	r3, [pc, #20]	@ (80091b0 <HAL_RCC_OscConfig+0x8ac>)
 800919c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800919e:	4a04      	ldr	r2, [pc, #16]	@ (80091b0 <HAL_RCC_OscConfig+0x8ac>)
 80091a0:	f043 0301 	orr.w	r3, r3, #1
 80091a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80091a6:	2300      	movs	r3, #0
}
 80091a8:	4618      	mov	r0, r3
 80091aa:	3730      	adds	r7, #48	@ 0x30
 80091ac:	46bd      	mov	sp, r7
 80091ae:	bd80      	pop	{r7, pc}
 80091b0:	58024400 	.word	0x58024400
 80091b4:	ffff0007 	.word	0xffff0007

080091b8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80091b8:	b580      	push	{r7, lr}
 80091ba:	b086      	sub	sp, #24
 80091bc:	af00      	add	r7, sp, #0
 80091be:	6078      	str	r0, [r7, #4]
 80091c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d101      	bne.n	80091cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80091c8:	2301      	movs	r3, #1
 80091ca:	e19c      	b.n	8009506 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80091cc:	4b8a      	ldr	r3, [pc, #552]	@ (80093f8 <HAL_RCC_ClockConfig+0x240>)
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f003 030f 	and.w	r3, r3, #15
 80091d4:	683a      	ldr	r2, [r7, #0]
 80091d6:	429a      	cmp	r2, r3
 80091d8:	d910      	bls.n	80091fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80091da:	4b87      	ldr	r3, [pc, #540]	@ (80093f8 <HAL_RCC_ClockConfig+0x240>)
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f023 020f 	bic.w	r2, r3, #15
 80091e2:	4985      	ldr	r1, [pc, #532]	@ (80093f8 <HAL_RCC_ClockConfig+0x240>)
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	4313      	orrs	r3, r2
 80091e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80091ea:	4b83      	ldr	r3, [pc, #524]	@ (80093f8 <HAL_RCC_ClockConfig+0x240>)
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f003 030f 	and.w	r3, r3, #15
 80091f2:	683a      	ldr	r2, [r7, #0]
 80091f4:	429a      	cmp	r2, r3
 80091f6:	d001      	beq.n	80091fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80091f8:	2301      	movs	r3, #1
 80091fa:	e184      	b.n	8009506 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f003 0304 	and.w	r3, r3, #4
 8009204:	2b00      	cmp	r3, #0
 8009206:	d010      	beq.n	800922a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	691a      	ldr	r2, [r3, #16]
 800920c:	4b7b      	ldr	r3, [pc, #492]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 800920e:	699b      	ldr	r3, [r3, #24]
 8009210:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009214:	429a      	cmp	r2, r3
 8009216:	d908      	bls.n	800922a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009218:	4b78      	ldr	r3, [pc, #480]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 800921a:	699b      	ldr	r3, [r3, #24]
 800921c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	691b      	ldr	r3, [r3, #16]
 8009224:	4975      	ldr	r1, [pc, #468]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 8009226:	4313      	orrs	r3, r2
 8009228:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	f003 0308 	and.w	r3, r3, #8
 8009232:	2b00      	cmp	r3, #0
 8009234:	d010      	beq.n	8009258 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	695a      	ldr	r2, [r3, #20]
 800923a:	4b70      	ldr	r3, [pc, #448]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 800923c:	69db      	ldr	r3, [r3, #28]
 800923e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009242:	429a      	cmp	r2, r3
 8009244:	d908      	bls.n	8009258 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009246:	4b6d      	ldr	r3, [pc, #436]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 8009248:	69db      	ldr	r3, [r3, #28]
 800924a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	695b      	ldr	r3, [r3, #20]
 8009252:	496a      	ldr	r1, [pc, #424]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 8009254:	4313      	orrs	r3, r2
 8009256:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	f003 0310 	and.w	r3, r3, #16
 8009260:	2b00      	cmp	r3, #0
 8009262:	d010      	beq.n	8009286 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	699a      	ldr	r2, [r3, #24]
 8009268:	4b64      	ldr	r3, [pc, #400]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 800926a:	69db      	ldr	r3, [r3, #28]
 800926c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009270:	429a      	cmp	r2, r3
 8009272:	d908      	bls.n	8009286 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009274:	4b61      	ldr	r3, [pc, #388]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 8009276:	69db      	ldr	r3, [r3, #28]
 8009278:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	699b      	ldr	r3, [r3, #24]
 8009280:	495e      	ldr	r1, [pc, #376]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 8009282:	4313      	orrs	r3, r2
 8009284:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	f003 0320 	and.w	r3, r3, #32
 800928e:	2b00      	cmp	r3, #0
 8009290:	d010      	beq.n	80092b4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	69da      	ldr	r2, [r3, #28]
 8009296:	4b59      	ldr	r3, [pc, #356]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 8009298:	6a1b      	ldr	r3, [r3, #32]
 800929a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800929e:	429a      	cmp	r2, r3
 80092a0:	d908      	bls.n	80092b4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80092a2:	4b56      	ldr	r3, [pc, #344]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 80092a4:	6a1b      	ldr	r3, [r3, #32]
 80092a6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	69db      	ldr	r3, [r3, #28]
 80092ae:	4953      	ldr	r1, [pc, #332]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 80092b0:	4313      	orrs	r3, r2
 80092b2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	f003 0302 	and.w	r3, r3, #2
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d010      	beq.n	80092e2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	68da      	ldr	r2, [r3, #12]
 80092c4:	4b4d      	ldr	r3, [pc, #308]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 80092c6:	699b      	ldr	r3, [r3, #24]
 80092c8:	f003 030f 	and.w	r3, r3, #15
 80092cc:	429a      	cmp	r2, r3
 80092ce:	d908      	bls.n	80092e2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80092d0:	4b4a      	ldr	r3, [pc, #296]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 80092d2:	699b      	ldr	r3, [r3, #24]
 80092d4:	f023 020f 	bic.w	r2, r3, #15
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	68db      	ldr	r3, [r3, #12]
 80092dc:	4947      	ldr	r1, [pc, #284]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 80092de:	4313      	orrs	r3, r2
 80092e0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	f003 0301 	and.w	r3, r3, #1
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d055      	beq.n	800939a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80092ee:	4b43      	ldr	r3, [pc, #268]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 80092f0:	699b      	ldr	r3, [r3, #24]
 80092f2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	689b      	ldr	r3, [r3, #8]
 80092fa:	4940      	ldr	r1, [pc, #256]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 80092fc:	4313      	orrs	r3, r2
 80092fe:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	685b      	ldr	r3, [r3, #4]
 8009304:	2b02      	cmp	r3, #2
 8009306:	d107      	bne.n	8009318 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009308:	4b3c      	ldr	r3, [pc, #240]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009310:	2b00      	cmp	r3, #0
 8009312:	d121      	bne.n	8009358 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009314:	2301      	movs	r3, #1
 8009316:	e0f6      	b.n	8009506 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	685b      	ldr	r3, [r3, #4]
 800931c:	2b03      	cmp	r3, #3
 800931e:	d107      	bne.n	8009330 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009320:	4b36      	ldr	r3, [pc, #216]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009328:	2b00      	cmp	r3, #0
 800932a:	d115      	bne.n	8009358 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800932c:	2301      	movs	r3, #1
 800932e:	e0ea      	b.n	8009506 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	685b      	ldr	r3, [r3, #4]
 8009334:	2b01      	cmp	r3, #1
 8009336:	d107      	bne.n	8009348 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009338:	4b30      	ldr	r3, [pc, #192]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009340:	2b00      	cmp	r3, #0
 8009342:	d109      	bne.n	8009358 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009344:	2301      	movs	r3, #1
 8009346:	e0de      	b.n	8009506 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009348:	4b2c      	ldr	r3, [pc, #176]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f003 0304 	and.w	r3, r3, #4
 8009350:	2b00      	cmp	r3, #0
 8009352:	d101      	bne.n	8009358 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009354:	2301      	movs	r3, #1
 8009356:	e0d6      	b.n	8009506 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009358:	4b28      	ldr	r3, [pc, #160]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 800935a:	691b      	ldr	r3, [r3, #16]
 800935c:	f023 0207 	bic.w	r2, r3, #7
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	685b      	ldr	r3, [r3, #4]
 8009364:	4925      	ldr	r1, [pc, #148]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 8009366:	4313      	orrs	r3, r2
 8009368:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800936a:	f7fa fd05 	bl	8003d78 <HAL_GetTick>
 800936e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009370:	e00a      	b.n	8009388 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009372:	f7fa fd01 	bl	8003d78 <HAL_GetTick>
 8009376:	4602      	mov	r2, r0
 8009378:	697b      	ldr	r3, [r7, #20]
 800937a:	1ad3      	subs	r3, r2, r3
 800937c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009380:	4293      	cmp	r3, r2
 8009382:	d901      	bls.n	8009388 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8009384:	2303      	movs	r3, #3
 8009386:	e0be      	b.n	8009506 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009388:	4b1c      	ldr	r3, [pc, #112]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 800938a:	691b      	ldr	r3, [r3, #16]
 800938c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	685b      	ldr	r3, [r3, #4]
 8009394:	00db      	lsls	r3, r3, #3
 8009396:	429a      	cmp	r2, r3
 8009398:	d1eb      	bne.n	8009372 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	f003 0302 	and.w	r3, r3, #2
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d010      	beq.n	80093c8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	68da      	ldr	r2, [r3, #12]
 80093aa:	4b14      	ldr	r3, [pc, #80]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 80093ac:	699b      	ldr	r3, [r3, #24]
 80093ae:	f003 030f 	and.w	r3, r3, #15
 80093b2:	429a      	cmp	r2, r3
 80093b4:	d208      	bcs.n	80093c8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80093b6:	4b11      	ldr	r3, [pc, #68]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 80093b8:	699b      	ldr	r3, [r3, #24]
 80093ba:	f023 020f 	bic.w	r2, r3, #15
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	68db      	ldr	r3, [r3, #12]
 80093c2:	490e      	ldr	r1, [pc, #56]	@ (80093fc <HAL_RCC_ClockConfig+0x244>)
 80093c4:	4313      	orrs	r3, r2
 80093c6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80093c8:	4b0b      	ldr	r3, [pc, #44]	@ (80093f8 <HAL_RCC_ClockConfig+0x240>)
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	f003 030f 	and.w	r3, r3, #15
 80093d0:	683a      	ldr	r2, [r7, #0]
 80093d2:	429a      	cmp	r2, r3
 80093d4:	d214      	bcs.n	8009400 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80093d6:	4b08      	ldr	r3, [pc, #32]	@ (80093f8 <HAL_RCC_ClockConfig+0x240>)
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	f023 020f 	bic.w	r2, r3, #15
 80093de:	4906      	ldr	r1, [pc, #24]	@ (80093f8 <HAL_RCC_ClockConfig+0x240>)
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	4313      	orrs	r3, r2
 80093e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80093e6:	4b04      	ldr	r3, [pc, #16]	@ (80093f8 <HAL_RCC_ClockConfig+0x240>)
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	f003 030f 	and.w	r3, r3, #15
 80093ee:	683a      	ldr	r2, [r7, #0]
 80093f0:	429a      	cmp	r2, r3
 80093f2:	d005      	beq.n	8009400 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80093f4:	2301      	movs	r3, #1
 80093f6:	e086      	b.n	8009506 <HAL_RCC_ClockConfig+0x34e>
 80093f8:	52002000 	.word	0x52002000
 80093fc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	f003 0304 	and.w	r3, r3, #4
 8009408:	2b00      	cmp	r3, #0
 800940a:	d010      	beq.n	800942e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	691a      	ldr	r2, [r3, #16]
 8009410:	4b3f      	ldr	r3, [pc, #252]	@ (8009510 <HAL_RCC_ClockConfig+0x358>)
 8009412:	699b      	ldr	r3, [r3, #24]
 8009414:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009418:	429a      	cmp	r2, r3
 800941a:	d208      	bcs.n	800942e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800941c:	4b3c      	ldr	r3, [pc, #240]	@ (8009510 <HAL_RCC_ClockConfig+0x358>)
 800941e:	699b      	ldr	r3, [r3, #24]
 8009420:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	691b      	ldr	r3, [r3, #16]
 8009428:	4939      	ldr	r1, [pc, #228]	@ (8009510 <HAL_RCC_ClockConfig+0x358>)
 800942a:	4313      	orrs	r3, r2
 800942c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	f003 0308 	and.w	r3, r3, #8
 8009436:	2b00      	cmp	r3, #0
 8009438:	d010      	beq.n	800945c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	695a      	ldr	r2, [r3, #20]
 800943e:	4b34      	ldr	r3, [pc, #208]	@ (8009510 <HAL_RCC_ClockConfig+0x358>)
 8009440:	69db      	ldr	r3, [r3, #28]
 8009442:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009446:	429a      	cmp	r2, r3
 8009448:	d208      	bcs.n	800945c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800944a:	4b31      	ldr	r3, [pc, #196]	@ (8009510 <HAL_RCC_ClockConfig+0x358>)
 800944c:	69db      	ldr	r3, [r3, #28]
 800944e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	695b      	ldr	r3, [r3, #20]
 8009456:	492e      	ldr	r1, [pc, #184]	@ (8009510 <HAL_RCC_ClockConfig+0x358>)
 8009458:	4313      	orrs	r3, r2
 800945a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	f003 0310 	and.w	r3, r3, #16
 8009464:	2b00      	cmp	r3, #0
 8009466:	d010      	beq.n	800948a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	699a      	ldr	r2, [r3, #24]
 800946c:	4b28      	ldr	r3, [pc, #160]	@ (8009510 <HAL_RCC_ClockConfig+0x358>)
 800946e:	69db      	ldr	r3, [r3, #28]
 8009470:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009474:	429a      	cmp	r2, r3
 8009476:	d208      	bcs.n	800948a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009478:	4b25      	ldr	r3, [pc, #148]	@ (8009510 <HAL_RCC_ClockConfig+0x358>)
 800947a:	69db      	ldr	r3, [r3, #28]
 800947c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	699b      	ldr	r3, [r3, #24]
 8009484:	4922      	ldr	r1, [pc, #136]	@ (8009510 <HAL_RCC_ClockConfig+0x358>)
 8009486:	4313      	orrs	r3, r2
 8009488:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	f003 0320 	and.w	r3, r3, #32
 8009492:	2b00      	cmp	r3, #0
 8009494:	d010      	beq.n	80094b8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	69da      	ldr	r2, [r3, #28]
 800949a:	4b1d      	ldr	r3, [pc, #116]	@ (8009510 <HAL_RCC_ClockConfig+0x358>)
 800949c:	6a1b      	ldr	r3, [r3, #32]
 800949e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80094a2:	429a      	cmp	r2, r3
 80094a4:	d208      	bcs.n	80094b8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80094a6:	4b1a      	ldr	r3, [pc, #104]	@ (8009510 <HAL_RCC_ClockConfig+0x358>)
 80094a8:	6a1b      	ldr	r3, [r3, #32]
 80094aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	69db      	ldr	r3, [r3, #28]
 80094b2:	4917      	ldr	r1, [pc, #92]	@ (8009510 <HAL_RCC_ClockConfig+0x358>)
 80094b4:	4313      	orrs	r3, r2
 80094b6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80094b8:	f000 f834 	bl	8009524 <HAL_RCC_GetSysClockFreq>
 80094bc:	4602      	mov	r2, r0
 80094be:	4b14      	ldr	r3, [pc, #80]	@ (8009510 <HAL_RCC_ClockConfig+0x358>)
 80094c0:	699b      	ldr	r3, [r3, #24]
 80094c2:	0a1b      	lsrs	r3, r3, #8
 80094c4:	f003 030f 	and.w	r3, r3, #15
 80094c8:	4912      	ldr	r1, [pc, #72]	@ (8009514 <HAL_RCC_ClockConfig+0x35c>)
 80094ca:	5ccb      	ldrb	r3, [r1, r3]
 80094cc:	f003 031f 	and.w	r3, r3, #31
 80094d0:	fa22 f303 	lsr.w	r3, r2, r3
 80094d4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80094d6:	4b0e      	ldr	r3, [pc, #56]	@ (8009510 <HAL_RCC_ClockConfig+0x358>)
 80094d8:	699b      	ldr	r3, [r3, #24]
 80094da:	f003 030f 	and.w	r3, r3, #15
 80094de:	4a0d      	ldr	r2, [pc, #52]	@ (8009514 <HAL_RCC_ClockConfig+0x35c>)
 80094e0:	5cd3      	ldrb	r3, [r2, r3]
 80094e2:	f003 031f 	and.w	r3, r3, #31
 80094e6:	693a      	ldr	r2, [r7, #16]
 80094e8:	fa22 f303 	lsr.w	r3, r2, r3
 80094ec:	4a0a      	ldr	r2, [pc, #40]	@ (8009518 <HAL_RCC_ClockConfig+0x360>)
 80094ee:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80094f0:	4a0a      	ldr	r2, [pc, #40]	@ (800951c <HAL_RCC_ClockConfig+0x364>)
 80094f2:	693b      	ldr	r3, [r7, #16]
 80094f4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80094f6:	4b0a      	ldr	r3, [pc, #40]	@ (8009520 <HAL_RCC_ClockConfig+0x368>)
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	4618      	mov	r0, r3
 80094fc:	f7fa fbf2 	bl	8003ce4 <HAL_InitTick>
 8009500:	4603      	mov	r3, r0
 8009502:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8009504:	7bfb      	ldrb	r3, [r7, #15]
}
 8009506:	4618      	mov	r0, r3
 8009508:	3718      	adds	r7, #24
 800950a:	46bd      	mov	sp, r7
 800950c:	bd80      	pop	{r7, pc}
 800950e:	bf00      	nop
 8009510:	58024400 	.word	0x58024400
 8009514:	080137a0 	.word	0x080137a0
 8009518:	24000004 	.word	0x24000004
 800951c:	24000000 	.word	0x24000000
 8009520:	2400001c 	.word	0x2400001c

08009524 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009524:	b480      	push	{r7}
 8009526:	b089      	sub	sp, #36	@ 0x24
 8009528:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800952a:	4bb3      	ldr	r3, [pc, #716]	@ (80097f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800952c:	691b      	ldr	r3, [r3, #16]
 800952e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009532:	2b18      	cmp	r3, #24
 8009534:	f200 8155 	bhi.w	80097e2 <HAL_RCC_GetSysClockFreq+0x2be>
 8009538:	a201      	add	r2, pc, #4	@ (adr r2, 8009540 <HAL_RCC_GetSysClockFreq+0x1c>)
 800953a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800953e:	bf00      	nop
 8009540:	080095a5 	.word	0x080095a5
 8009544:	080097e3 	.word	0x080097e3
 8009548:	080097e3 	.word	0x080097e3
 800954c:	080097e3 	.word	0x080097e3
 8009550:	080097e3 	.word	0x080097e3
 8009554:	080097e3 	.word	0x080097e3
 8009558:	080097e3 	.word	0x080097e3
 800955c:	080097e3 	.word	0x080097e3
 8009560:	080095cb 	.word	0x080095cb
 8009564:	080097e3 	.word	0x080097e3
 8009568:	080097e3 	.word	0x080097e3
 800956c:	080097e3 	.word	0x080097e3
 8009570:	080097e3 	.word	0x080097e3
 8009574:	080097e3 	.word	0x080097e3
 8009578:	080097e3 	.word	0x080097e3
 800957c:	080097e3 	.word	0x080097e3
 8009580:	080095d1 	.word	0x080095d1
 8009584:	080097e3 	.word	0x080097e3
 8009588:	080097e3 	.word	0x080097e3
 800958c:	080097e3 	.word	0x080097e3
 8009590:	080097e3 	.word	0x080097e3
 8009594:	080097e3 	.word	0x080097e3
 8009598:	080097e3 	.word	0x080097e3
 800959c:	080097e3 	.word	0x080097e3
 80095a0:	080095d7 	.word	0x080095d7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80095a4:	4b94      	ldr	r3, [pc, #592]	@ (80097f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	f003 0320 	and.w	r3, r3, #32
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d009      	beq.n	80095c4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80095b0:	4b91      	ldr	r3, [pc, #580]	@ (80097f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	08db      	lsrs	r3, r3, #3
 80095b6:	f003 0303 	and.w	r3, r3, #3
 80095ba:	4a90      	ldr	r2, [pc, #576]	@ (80097fc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80095bc:	fa22 f303 	lsr.w	r3, r2, r3
 80095c0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80095c2:	e111      	b.n	80097e8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80095c4:	4b8d      	ldr	r3, [pc, #564]	@ (80097fc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80095c6:	61bb      	str	r3, [r7, #24]
      break;
 80095c8:	e10e      	b.n	80097e8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80095ca:	4b8d      	ldr	r3, [pc, #564]	@ (8009800 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80095cc:	61bb      	str	r3, [r7, #24]
      break;
 80095ce:	e10b      	b.n	80097e8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80095d0:	4b8c      	ldr	r3, [pc, #560]	@ (8009804 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80095d2:	61bb      	str	r3, [r7, #24]
      break;
 80095d4:	e108      	b.n	80097e8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80095d6:	4b88      	ldr	r3, [pc, #544]	@ (80097f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80095d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095da:	f003 0303 	and.w	r3, r3, #3
 80095de:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80095e0:	4b85      	ldr	r3, [pc, #532]	@ (80097f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80095e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095e4:	091b      	lsrs	r3, r3, #4
 80095e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80095ea:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80095ec:	4b82      	ldr	r3, [pc, #520]	@ (80097f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80095ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095f0:	f003 0301 	and.w	r3, r3, #1
 80095f4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80095f6:	4b80      	ldr	r3, [pc, #512]	@ (80097f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80095f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095fa:	08db      	lsrs	r3, r3, #3
 80095fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009600:	68fa      	ldr	r2, [r7, #12]
 8009602:	fb02 f303 	mul.w	r3, r2, r3
 8009606:	ee07 3a90 	vmov	s15, r3
 800960a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800960e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8009612:	693b      	ldr	r3, [r7, #16]
 8009614:	2b00      	cmp	r3, #0
 8009616:	f000 80e1 	beq.w	80097dc <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800961a:	697b      	ldr	r3, [r7, #20]
 800961c:	2b02      	cmp	r3, #2
 800961e:	f000 8083 	beq.w	8009728 <HAL_RCC_GetSysClockFreq+0x204>
 8009622:	697b      	ldr	r3, [r7, #20]
 8009624:	2b02      	cmp	r3, #2
 8009626:	f200 80a1 	bhi.w	800976c <HAL_RCC_GetSysClockFreq+0x248>
 800962a:	697b      	ldr	r3, [r7, #20]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d003      	beq.n	8009638 <HAL_RCC_GetSysClockFreq+0x114>
 8009630:	697b      	ldr	r3, [r7, #20]
 8009632:	2b01      	cmp	r3, #1
 8009634:	d056      	beq.n	80096e4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8009636:	e099      	b.n	800976c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009638:	4b6f      	ldr	r3, [pc, #444]	@ (80097f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	f003 0320 	and.w	r3, r3, #32
 8009640:	2b00      	cmp	r3, #0
 8009642:	d02d      	beq.n	80096a0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009644:	4b6c      	ldr	r3, [pc, #432]	@ (80097f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	08db      	lsrs	r3, r3, #3
 800964a:	f003 0303 	and.w	r3, r3, #3
 800964e:	4a6b      	ldr	r2, [pc, #428]	@ (80097fc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009650:	fa22 f303 	lsr.w	r3, r2, r3
 8009654:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	ee07 3a90 	vmov	s15, r3
 800965c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009660:	693b      	ldr	r3, [r7, #16]
 8009662:	ee07 3a90 	vmov	s15, r3
 8009666:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800966a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800966e:	4b62      	ldr	r3, [pc, #392]	@ (80097f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009672:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009676:	ee07 3a90 	vmov	s15, r3
 800967a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800967e:	ed97 6a02 	vldr	s12, [r7, #8]
 8009682:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8009808 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009686:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800968a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800968e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009692:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009696:	ee67 7a27 	vmul.f32	s15, s14, s15
 800969a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800969e:	e087      	b.n	80097b0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80096a0:	693b      	ldr	r3, [r7, #16]
 80096a2:	ee07 3a90 	vmov	s15, r3
 80096a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80096aa:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800980c <HAL_RCC_GetSysClockFreq+0x2e8>
 80096ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80096b2:	4b51      	ldr	r3, [pc, #324]	@ (80097f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80096b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80096ba:	ee07 3a90 	vmov	s15, r3
 80096be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80096c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80096c6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8009808 <HAL_RCC_GetSysClockFreq+0x2e4>
 80096ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80096ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80096d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80096d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80096da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80096de:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80096e2:	e065      	b.n	80097b0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80096e4:	693b      	ldr	r3, [r7, #16]
 80096e6:	ee07 3a90 	vmov	s15, r3
 80096ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80096ee:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8009810 <HAL_RCC_GetSysClockFreq+0x2ec>
 80096f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80096f6:	4b40      	ldr	r3, [pc, #256]	@ (80097f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80096f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80096fe:	ee07 3a90 	vmov	s15, r3
 8009702:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009706:	ed97 6a02 	vldr	s12, [r7, #8]
 800970a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8009808 <HAL_RCC_GetSysClockFreq+0x2e4>
 800970e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009712:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009716:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800971a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800971e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009722:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009726:	e043      	b.n	80097b0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009728:	693b      	ldr	r3, [r7, #16]
 800972a:	ee07 3a90 	vmov	s15, r3
 800972e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009732:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8009814 <HAL_RCC_GetSysClockFreq+0x2f0>
 8009736:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800973a:	4b2f      	ldr	r3, [pc, #188]	@ (80097f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800973c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800973e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009742:	ee07 3a90 	vmov	s15, r3
 8009746:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800974a:	ed97 6a02 	vldr	s12, [r7, #8]
 800974e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8009808 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009752:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009756:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800975a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800975e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009762:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009766:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800976a:	e021      	b.n	80097b0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800976c:	693b      	ldr	r3, [r7, #16]
 800976e:	ee07 3a90 	vmov	s15, r3
 8009772:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009776:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8009810 <HAL_RCC_GetSysClockFreq+0x2ec>
 800977a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800977e:	4b1e      	ldr	r3, [pc, #120]	@ (80097f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009782:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009786:	ee07 3a90 	vmov	s15, r3
 800978a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800978e:	ed97 6a02 	vldr	s12, [r7, #8]
 8009792:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8009808 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009796:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800979a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800979e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80097a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80097a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80097aa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80097ae:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80097b0:	4b11      	ldr	r3, [pc, #68]	@ (80097f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80097b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097b4:	0a5b      	lsrs	r3, r3, #9
 80097b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80097ba:	3301      	adds	r3, #1
 80097bc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	ee07 3a90 	vmov	s15, r3
 80097c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80097c8:	edd7 6a07 	vldr	s13, [r7, #28]
 80097cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80097d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80097d4:	ee17 3a90 	vmov	r3, s15
 80097d8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80097da:	e005      	b.n	80097e8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80097dc:	2300      	movs	r3, #0
 80097de:	61bb      	str	r3, [r7, #24]
      break;
 80097e0:	e002      	b.n	80097e8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80097e2:	4b07      	ldr	r3, [pc, #28]	@ (8009800 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80097e4:	61bb      	str	r3, [r7, #24]
      break;
 80097e6:	bf00      	nop
  }

  return sysclockfreq;
 80097e8:	69bb      	ldr	r3, [r7, #24]
}
 80097ea:	4618      	mov	r0, r3
 80097ec:	3724      	adds	r7, #36	@ 0x24
 80097ee:	46bd      	mov	sp, r7
 80097f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f4:	4770      	bx	lr
 80097f6:	bf00      	nop
 80097f8:	58024400 	.word	0x58024400
 80097fc:	03d09000 	.word	0x03d09000
 8009800:	003d0900 	.word	0x003d0900
 8009804:	007a1200 	.word	0x007a1200
 8009808:	46000000 	.word	0x46000000
 800980c:	4c742400 	.word	0x4c742400
 8009810:	4a742400 	.word	0x4a742400
 8009814:	4af42400 	.word	0x4af42400

08009818 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b082      	sub	sp, #8
 800981c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800981e:	f7ff fe81 	bl	8009524 <HAL_RCC_GetSysClockFreq>
 8009822:	4602      	mov	r2, r0
 8009824:	4b10      	ldr	r3, [pc, #64]	@ (8009868 <HAL_RCC_GetHCLKFreq+0x50>)
 8009826:	699b      	ldr	r3, [r3, #24]
 8009828:	0a1b      	lsrs	r3, r3, #8
 800982a:	f003 030f 	and.w	r3, r3, #15
 800982e:	490f      	ldr	r1, [pc, #60]	@ (800986c <HAL_RCC_GetHCLKFreq+0x54>)
 8009830:	5ccb      	ldrb	r3, [r1, r3]
 8009832:	f003 031f 	and.w	r3, r3, #31
 8009836:	fa22 f303 	lsr.w	r3, r2, r3
 800983a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800983c:	4b0a      	ldr	r3, [pc, #40]	@ (8009868 <HAL_RCC_GetHCLKFreq+0x50>)
 800983e:	699b      	ldr	r3, [r3, #24]
 8009840:	f003 030f 	and.w	r3, r3, #15
 8009844:	4a09      	ldr	r2, [pc, #36]	@ (800986c <HAL_RCC_GetHCLKFreq+0x54>)
 8009846:	5cd3      	ldrb	r3, [r2, r3]
 8009848:	f003 031f 	and.w	r3, r3, #31
 800984c:	687a      	ldr	r2, [r7, #4]
 800984e:	fa22 f303 	lsr.w	r3, r2, r3
 8009852:	4a07      	ldr	r2, [pc, #28]	@ (8009870 <HAL_RCC_GetHCLKFreq+0x58>)
 8009854:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009856:	4a07      	ldr	r2, [pc, #28]	@ (8009874 <HAL_RCC_GetHCLKFreq+0x5c>)
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800985c:	4b04      	ldr	r3, [pc, #16]	@ (8009870 <HAL_RCC_GetHCLKFreq+0x58>)
 800985e:	681b      	ldr	r3, [r3, #0]
}
 8009860:	4618      	mov	r0, r3
 8009862:	3708      	adds	r7, #8
 8009864:	46bd      	mov	sp, r7
 8009866:	bd80      	pop	{r7, pc}
 8009868:	58024400 	.word	0x58024400
 800986c:	080137a0 	.word	0x080137a0
 8009870:	24000004 	.word	0x24000004
 8009874:	24000000 	.word	0x24000000

08009878 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009878:	b580      	push	{r7, lr}
 800987a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800987c:	f7ff ffcc 	bl	8009818 <HAL_RCC_GetHCLKFreq>
 8009880:	4602      	mov	r2, r0
 8009882:	4b06      	ldr	r3, [pc, #24]	@ (800989c <HAL_RCC_GetPCLK1Freq+0x24>)
 8009884:	69db      	ldr	r3, [r3, #28]
 8009886:	091b      	lsrs	r3, r3, #4
 8009888:	f003 0307 	and.w	r3, r3, #7
 800988c:	4904      	ldr	r1, [pc, #16]	@ (80098a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800988e:	5ccb      	ldrb	r3, [r1, r3]
 8009890:	f003 031f 	and.w	r3, r3, #31
 8009894:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8009898:	4618      	mov	r0, r3
 800989a:	bd80      	pop	{r7, pc}
 800989c:	58024400 	.word	0x58024400
 80098a0:	080137a0 	.word	0x080137a0

080098a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80098a8:	f7ff ffb6 	bl	8009818 <HAL_RCC_GetHCLKFreq>
 80098ac:	4602      	mov	r2, r0
 80098ae:	4b06      	ldr	r3, [pc, #24]	@ (80098c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80098b0:	69db      	ldr	r3, [r3, #28]
 80098b2:	0a1b      	lsrs	r3, r3, #8
 80098b4:	f003 0307 	and.w	r3, r3, #7
 80098b8:	4904      	ldr	r1, [pc, #16]	@ (80098cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80098ba:	5ccb      	ldrb	r3, [r1, r3]
 80098bc:	f003 031f 	and.w	r3, r3, #31
 80098c0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80098c4:	4618      	mov	r0, r3
 80098c6:	bd80      	pop	{r7, pc}
 80098c8:	58024400 	.word	0x58024400
 80098cc:	080137a0 	.word	0x080137a0

080098d0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80098d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80098d4:	b0ca      	sub	sp, #296	@ 0x128
 80098d6:	af00      	add	r7, sp, #0
 80098d8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80098dc:	2300      	movs	r3, #0
 80098de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80098e2:	2300      	movs	r3, #0
 80098e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80098e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098f0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80098f4:	2500      	movs	r5, #0
 80098f6:	ea54 0305 	orrs.w	r3, r4, r5
 80098fa:	d049      	beq.n	8009990 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80098fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009900:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009902:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009906:	d02f      	beq.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8009908:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800990c:	d828      	bhi.n	8009960 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800990e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009912:	d01a      	beq.n	800994a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8009914:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009918:	d822      	bhi.n	8009960 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800991a:	2b00      	cmp	r3, #0
 800991c:	d003      	beq.n	8009926 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800991e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009922:	d007      	beq.n	8009934 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8009924:	e01c      	b.n	8009960 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009926:	4bb8      	ldr	r3, [pc, #736]	@ (8009c08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800992a:	4ab7      	ldr	r2, [pc, #732]	@ (8009c08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800992c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009930:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009932:	e01a      	b.n	800996a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009934:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009938:	3308      	adds	r3, #8
 800993a:	2102      	movs	r1, #2
 800993c:	4618      	mov	r0, r3
 800993e:	f002 fb61 	bl	800c004 <RCCEx_PLL2_Config>
 8009942:	4603      	mov	r3, r0
 8009944:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009948:	e00f      	b.n	800996a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800994a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800994e:	3328      	adds	r3, #40	@ 0x28
 8009950:	2102      	movs	r1, #2
 8009952:	4618      	mov	r0, r3
 8009954:	f002 fc08 	bl	800c168 <RCCEx_PLL3_Config>
 8009958:	4603      	mov	r3, r0
 800995a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800995e:	e004      	b.n	800996a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009960:	2301      	movs	r3, #1
 8009962:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009966:	e000      	b.n	800996a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8009968:	bf00      	nop
    }

    if (ret == HAL_OK)
 800996a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800996e:	2b00      	cmp	r3, #0
 8009970:	d10a      	bne.n	8009988 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8009972:	4ba5      	ldr	r3, [pc, #660]	@ (8009c08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009974:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009976:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800997a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800997e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009980:	4aa1      	ldr	r2, [pc, #644]	@ (8009c08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009982:	430b      	orrs	r3, r1
 8009984:	6513      	str	r3, [r2, #80]	@ 0x50
 8009986:	e003      	b.n	8009990 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009988:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800998c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009990:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009998:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800999c:	f04f 0900 	mov.w	r9, #0
 80099a0:	ea58 0309 	orrs.w	r3, r8, r9
 80099a4:	d047      	beq.n	8009a36 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80099a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099ac:	2b04      	cmp	r3, #4
 80099ae:	d82a      	bhi.n	8009a06 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80099b0:	a201      	add	r2, pc, #4	@ (adr r2, 80099b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80099b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099b6:	bf00      	nop
 80099b8:	080099cd 	.word	0x080099cd
 80099bc:	080099db 	.word	0x080099db
 80099c0:	080099f1 	.word	0x080099f1
 80099c4:	08009a0f 	.word	0x08009a0f
 80099c8:	08009a0f 	.word	0x08009a0f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80099cc:	4b8e      	ldr	r3, [pc, #568]	@ (8009c08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80099ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099d0:	4a8d      	ldr	r2, [pc, #564]	@ (8009c08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80099d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80099d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80099d8:	e01a      	b.n	8009a10 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80099da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099de:	3308      	adds	r3, #8
 80099e0:	2100      	movs	r1, #0
 80099e2:	4618      	mov	r0, r3
 80099e4:	f002 fb0e 	bl	800c004 <RCCEx_PLL2_Config>
 80099e8:	4603      	mov	r3, r0
 80099ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80099ee:	e00f      	b.n	8009a10 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80099f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099f4:	3328      	adds	r3, #40	@ 0x28
 80099f6:	2100      	movs	r1, #0
 80099f8:	4618      	mov	r0, r3
 80099fa:	f002 fbb5 	bl	800c168 <RCCEx_PLL3_Config>
 80099fe:	4603      	mov	r3, r0
 8009a00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009a04:	e004      	b.n	8009a10 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009a06:	2301      	movs	r3, #1
 8009a08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009a0c:	e000      	b.n	8009a10 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8009a0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d10a      	bne.n	8009a2e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009a18:	4b7b      	ldr	r3, [pc, #492]	@ (8009c08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009a1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a1c:	f023 0107 	bic.w	r1, r3, #7
 8009a20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a26:	4a78      	ldr	r2, [pc, #480]	@ (8009c08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009a28:	430b      	orrs	r3, r1
 8009a2a:	6513      	str	r3, [r2, #80]	@ 0x50
 8009a2c:	e003      	b.n	8009a36 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8009a36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a3e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8009a42:	f04f 0b00 	mov.w	fp, #0
 8009a46:	ea5a 030b 	orrs.w	r3, sl, fp
 8009a4a:	d04c      	beq.n	8009ae6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8009a4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009a56:	d030      	beq.n	8009aba <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8009a58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009a5c:	d829      	bhi.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8009a5e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009a60:	d02d      	beq.n	8009abe <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8009a62:	2bc0      	cmp	r3, #192	@ 0xc0
 8009a64:	d825      	bhi.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8009a66:	2b80      	cmp	r3, #128	@ 0x80
 8009a68:	d018      	beq.n	8009a9c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8009a6a:	2b80      	cmp	r3, #128	@ 0x80
 8009a6c:	d821      	bhi.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d002      	beq.n	8009a78 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8009a72:	2b40      	cmp	r3, #64	@ 0x40
 8009a74:	d007      	beq.n	8009a86 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8009a76:	e01c      	b.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009a78:	4b63      	ldr	r3, [pc, #396]	@ (8009c08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009a7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a7c:	4a62      	ldr	r2, [pc, #392]	@ (8009c08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009a7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009a82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009a84:	e01c      	b.n	8009ac0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009a86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a8a:	3308      	adds	r3, #8
 8009a8c:	2100      	movs	r1, #0
 8009a8e:	4618      	mov	r0, r3
 8009a90:	f002 fab8 	bl	800c004 <RCCEx_PLL2_Config>
 8009a94:	4603      	mov	r3, r0
 8009a96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009a9a:	e011      	b.n	8009ac0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009a9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009aa0:	3328      	adds	r3, #40	@ 0x28
 8009aa2:	2100      	movs	r1, #0
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	f002 fb5f 	bl	800c168 <RCCEx_PLL3_Config>
 8009aaa:	4603      	mov	r3, r0
 8009aac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009ab0:	e006      	b.n	8009ac0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009ab2:	2301      	movs	r3, #1
 8009ab4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009ab8:	e002      	b.n	8009ac0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8009aba:	bf00      	nop
 8009abc:	e000      	b.n	8009ac0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8009abe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009ac0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d10a      	bne.n	8009ade <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8009ac8:	4b4f      	ldr	r3, [pc, #316]	@ (8009c08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009aca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009acc:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8009ad0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ad4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009ad6:	4a4c      	ldr	r2, [pc, #304]	@ (8009c08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009ad8:	430b      	orrs	r3, r1
 8009ada:	6513      	str	r3, [r2, #80]	@ 0x50
 8009adc:	e003      	b.n	8009ae6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ade:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ae2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8009ae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aee:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8009af2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8009af6:	2300      	movs	r3, #0
 8009af8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8009afc:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8009b00:	460b      	mov	r3, r1
 8009b02:	4313      	orrs	r3, r2
 8009b04:	d053      	beq.n	8009bae <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8009b06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b0a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009b0e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009b12:	d035      	beq.n	8009b80 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8009b14:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009b18:	d82e      	bhi.n	8009b78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009b1a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009b1e:	d031      	beq.n	8009b84 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8009b20:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009b24:	d828      	bhi.n	8009b78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009b26:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009b2a:	d01a      	beq.n	8009b62 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8009b2c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009b30:	d822      	bhi.n	8009b78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d003      	beq.n	8009b3e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8009b36:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009b3a:	d007      	beq.n	8009b4c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8009b3c:	e01c      	b.n	8009b78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009b3e:	4b32      	ldr	r3, [pc, #200]	@ (8009c08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b42:	4a31      	ldr	r2, [pc, #196]	@ (8009c08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009b44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009b48:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009b4a:	e01c      	b.n	8009b86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009b4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b50:	3308      	adds	r3, #8
 8009b52:	2100      	movs	r1, #0
 8009b54:	4618      	mov	r0, r3
 8009b56:	f002 fa55 	bl	800c004 <RCCEx_PLL2_Config>
 8009b5a:	4603      	mov	r3, r0
 8009b5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009b60:	e011      	b.n	8009b86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009b62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b66:	3328      	adds	r3, #40	@ 0x28
 8009b68:	2100      	movs	r1, #0
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	f002 fafc 	bl	800c168 <RCCEx_PLL3_Config>
 8009b70:	4603      	mov	r3, r0
 8009b72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009b76:	e006      	b.n	8009b86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009b78:	2301      	movs	r3, #1
 8009b7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009b7e:	e002      	b.n	8009b86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8009b80:	bf00      	nop
 8009b82:	e000      	b.n	8009b86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8009b84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009b86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d10b      	bne.n	8009ba6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8009b8e:	4b1e      	ldr	r3, [pc, #120]	@ (8009c08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009b90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b92:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8009b96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b9a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009b9e:	4a1a      	ldr	r2, [pc, #104]	@ (8009c08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009ba0:	430b      	orrs	r3, r1
 8009ba2:	6593      	str	r3, [r2, #88]	@ 0x58
 8009ba4:	e003      	b.n	8009bae <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ba6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009baa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8009bae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bb6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8009bba:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8009bc4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8009bc8:	460b      	mov	r3, r1
 8009bca:	4313      	orrs	r3, r2
 8009bcc:	d056      	beq.n	8009c7c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8009bce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bd2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009bd6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009bda:	d038      	beq.n	8009c4e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8009bdc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009be0:	d831      	bhi.n	8009c46 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009be2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009be6:	d034      	beq.n	8009c52 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8009be8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009bec:	d82b      	bhi.n	8009c46 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009bee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009bf2:	d01d      	beq.n	8009c30 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8009bf4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009bf8:	d825      	bhi.n	8009c46 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d006      	beq.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8009bfe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009c02:	d00a      	beq.n	8009c1a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8009c04:	e01f      	b.n	8009c46 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009c06:	bf00      	nop
 8009c08:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009c0c:	4ba2      	ldr	r3, [pc, #648]	@ (8009e98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c10:	4aa1      	ldr	r2, [pc, #644]	@ (8009e98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009c12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009c16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009c18:	e01c      	b.n	8009c54 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009c1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c1e:	3308      	adds	r3, #8
 8009c20:	2100      	movs	r1, #0
 8009c22:	4618      	mov	r0, r3
 8009c24:	f002 f9ee 	bl	800c004 <RCCEx_PLL2_Config>
 8009c28:	4603      	mov	r3, r0
 8009c2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009c2e:	e011      	b.n	8009c54 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009c30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c34:	3328      	adds	r3, #40	@ 0x28
 8009c36:	2100      	movs	r1, #0
 8009c38:	4618      	mov	r0, r3
 8009c3a:	f002 fa95 	bl	800c168 <RCCEx_PLL3_Config>
 8009c3e:	4603      	mov	r3, r0
 8009c40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009c44:	e006      	b.n	8009c54 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009c46:	2301      	movs	r3, #1
 8009c48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009c4c:	e002      	b.n	8009c54 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8009c4e:	bf00      	nop
 8009c50:	e000      	b.n	8009c54 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8009c52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d10b      	bne.n	8009c74 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8009c5c:	4b8e      	ldr	r3, [pc, #568]	@ (8009e98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009c5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c60:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8009c64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c68:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009c6c:	4a8a      	ldr	r2, [pc, #552]	@ (8009e98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009c6e:	430b      	orrs	r3, r1
 8009c70:	6593      	str	r3, [r2, #88]	@ 0x58
 8009c72:	e003      	b.n	8009c7c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009c7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c84:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8009c88:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8009c92:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8009c96:	460b      	mov	r3, r1
 8009c98:	4313      	orrs	r3, r2
 8009c9a:	d03a      	beq.n	8009d12 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8009c9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ca0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ca2:	2b30      	cmp	r3, #48	@ 0x30
 8009ca4:	d01f      	beq.n	8009ce6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8009ca6:	2b30      	cmp	r3, #48	@ 0x30
 8009ca8:	d819      	bhi.n	8009cde <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8009caa:	2b20      	cmp	r3, #32
 8009cac:	d00c      	beq.n	8009cc8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8009cae:	2b20      	cmp	r3, #32
 8009cb0:	d815      	bhi.n	8009cde <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d019      	beq.n	8009cea <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8009cb6:	2b10      	cmp	r3, #16
 8009cb8:	d111      	bne.n	8009cde <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009cba:	4b77      	ldr	r3, [pc, #476]	@ (8009e98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009cbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cbe:	4a76      	ldr	r2, [pc, #472]	@ (8009e98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009cc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009cc4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009cc6:	e011      	b.n	8009cec <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009cc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ccc:	3308      	adds	r3, #8
 8009cce:	2102      	movs	r1, #2
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	f002 f997 	bl	800c004 <RCCEx_PLL2_Config>
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009cdc:	e006      	b.n	8009cec <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009cde:	2301      	movs	r3, #1
 8009ce0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009ce4:	e002      	b.n	8009cec <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8009ce6:	bf00      	nop
 8009ce8:	e000      	b.n	8009cec <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8009cea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009cec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d10a      	bne.n	8009d0a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009cf4:	4b68      	ldr	r3, [pc, #416]	@ (8009e98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009cf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009cf8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8009cfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d02:	4a65      	ldr	r2, [pc, #404]	@ (8009e98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009d04:	430b      	orrs	r3, r1
 8009d06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009d08:	e003      	b.n	8009d12 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d1a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8009d1e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8009d22:	2300      	movs	r3, #0
 8009d24:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8009d28:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8009d2c:	460b      	mov	r3, r1
 8009d2e:	4313      	orrs	r3, r2
 8009d30:	d051      	beq.n	8009dd6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8009d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d38:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009d3c:	d035      	beq.n	8009daa <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8009d3e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009d42:	d82e      	bhi.n	8009da2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009d44:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009d48:	d031      	beq.n	8009dae <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8009d4a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009d4e:	d828      	bhi.n	8009da2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009d50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009d54:	d01a      	beq.n	8009d8c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8009d56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009d5a:	d822      	bhi.n	8009da2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d003      	beq.n	8009d68 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8009d60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d64:	d007      	beq.n	8009d76 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8009d66:	e01c      	b.n	8009da2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009d68:	4b4b      	ldr	r3, [pc, #300]	@ (8009e98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d6c:	4a4a      	ldr	r2, [pc, #296]	@ (8009e98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009d6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009d72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009d74:	e01c      	b.n	8009db0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d7a:	3308      	adds	r3, #8
 8009d7c:	2100      	movs	r1, #0
 8009d7e:	4618      	mov	r0, r3
 8009d80:	f002 f940 	bl	800c004 <RCCEx_PLL2_Config>
 8009d84:	4603      	mov	r3, r0
 8009d86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009d8a:	e011      	b.n	8009db0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009d8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d90:	3328      	adds	r3, #40	@ 0x28
 8009d92:	2100      	movs	r1, #0
 8009d94:	4618      	mov	r0, r3
 8009d96:	f002 f9e7 	bl	800c168 <RCCEx_PLL3_Config>
 8009d9a:	4603      	mov	r3, r0
 8009d9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009da0:	e006      	b.n	8009db0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009da2:	2301      	movs	r3, #1
 8009da4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009da8:	e002      	b.n	8009db0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009daa:	bf00      	nop
 8009dac:	e000      	b.n	8009db0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009dae:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009db0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d10a      	bne.n	8009dce <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8009db8:	4b37      	ldr	r3, [pc, #220]	@ (8009e98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009dba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009dbc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8009dc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009dc6:	4a34      	ldr	r2, [pc, #208]	@ (8009e98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009dc8:	430b      	orrs	r3, r1
 8009dca:	6513      	str	r3, [r2, #80]	@ 0x50
 8009dcc:	e003      	b.n	8009dd6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009dce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009dd2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8009dd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dde:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8009de2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009de6:	2300      	movs	r3, #0
 8009de8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009dec:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8009df0:	460b      	mov	r3, r1
 8009df2:	4313      	orrs	r3, r2
 8009df4:	d056      	beq.n	8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8009df6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dfa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009dfc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009e00:	d033      	beq.n	8009e6a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8009e02:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009e06:	d82c      	bhi.n	8009e62 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009e08:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009e0c:	d02f      	beq.n	8009e6e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8009e0e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009e12:	d826      	bhi.n	8009e62 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009e14:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009e18:	d02b      	beq.n	8009e72 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8009e1a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009e1e:	d820      	bhi.n	8009e62 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009e20:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009e24:	d012      	beq.n	8009e4c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8009e26:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009e2a:	d81a      	bhi.n	8009e62 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d022      	beq.n	8009e76 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8009e30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e34:	d115      	bne.n	8009e62 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009e36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e3a:	3308      	adds	r3, #8
 8009e3c:	2101      	movs	r1, #1
 8009e3e:	4618      	mov	r0, r3
 8009e40:	f002 f8e0 	bl	800c004 <RCCEx_PLL2_Config>
 8009e44:	4603      	mov	r3, r0
 8009e46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009e4a:	e015      	b.n	8009e78 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009e4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e50:	3328      	adds	r3, #40	@ 0x28
 8009e52:	2101      	movs	r1, #1
 8009e54:	4618      	mov	r0, r3
 8009e56:	f002 f987 	bl	800c168 <RCCEx_PLL3_Config>
 8009e5a:	4603      	mov	r3, r0
 8009e5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009e60:	e00a      	b.n	8009e78 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009e62:	2301      	movs	r3, #1
 8009e64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009e68:	e006      	b.n	8009e78 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009e6a:	bf00      	nop
 8009e6c:	e004      	b.n	8009e78 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009e6e:	bf00      	nop
 8009e70:	e002      	b.n	8009e78 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009e72:	bf00      	nop
 8009e74:	e000      	b.n	8009e78 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009e76:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009e78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d10d      	bne.n	8009e9c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8009e80:	4b05      	ldr	r3, [pc, #20]	@ (8009e98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009e82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e84:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8009e88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e8c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009e8e:	4a02      	ldr	r2, [pc, #8]	@ (8009e98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009e90:	430b      	orrs	r3, r1
 8009e92:	6513      	str	r3, [r2, #80]	@ 0x50
 8009e94:	e006      	b.n	8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8009e96:	bf00      	nop
 8009e98:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ea0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009ea4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eac:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8009eb0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009eb4:	2300      	movs	r3, #0
 8009eb6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009eba:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8009ebe:	460b      	mov	r3, r1
 8009ec0:	4313      	orrs	r3, r2
 8009ec2:	d055      	beq.n	8009f70 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8009ec4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ec8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009ecc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009ed0:	d033      	beq.n	8009f3a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8009ed2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009ed6:	d82c      	bhi.n	8009f32 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009ed8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009edc:	d02f      	beq.n	8009f3e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8009ede:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ee2:	d826      	bhi.n	8009f32 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009ee4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009ee8:	d02b      	beq.n	8009f42 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8009eea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009eee:	d820      	bhi.n	8009f32 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009ef0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009ef4:	d012      	beq.n	8009f1c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8009ef6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009efa:	d81a      	bhi.n	8009f32 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d022      	beq.n	8009f46 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8009f00:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009f04:	d115      	bne.n	8009f32 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009f06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f0a:	3308      	adds	r3, #8
 8009f0c:	2101      	movs	r1, #1
 8009f0e:	4618      	mov	r0, r3
 8009f10:	f002 f878 	bl	800c004 <RCCEx_PLL2_Config>
 8009f14:	4603      	mov	r3, r0
 8009f16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009f1a:	e015      	b.n	8009f48 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009f1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f20:	3328      	adds	r3, #40	@ 0x28
 8009f22:	2101      	movs	r1, #1
 8009f24:	4618      	mov	r0, r3
 8009f26:	f002 f91f 	bl	800c168 <RCCEx_PLL3_Config>
 8009f2a:	4603      	mov	r3, r0
 8009f2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009f30:	e00a      	b.n	8009f48 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8009f32:	2301      	movs	r3, #1
 8009f34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009f38:	e006      	b.n	8009f48 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009f3a:	bf00      	nop
 8009f3c:	e004      	b.n	8009f48 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009f3e:	bf00      	nop
 8009f40:	e002      	b.n	8009f48 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009f42:	bf00      	nop
 8009f44:	e000      	b.n	8009f48 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009f46:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009f48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d10b      	bne.n	8009f68 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8009f50:	4ba3      	ldr	r3, [pc, #652]	@ (800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009f52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f54:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009f58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f5c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009f60:	4a9f      	ldr	r2, [pc, #636]	@ (800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009f62:	430b      	orrs	r3, r1
 8009f64:	6593      	str	r3, [r2, #88]	@ 0x58
 8009f66:	e003      	b.n	8009f70 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f6c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009f70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f78:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8009f7c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009f80:	2300      	movs	r3, #0
 8009f82:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009f86:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009f8a:	460b      	mov	r3, r1
 8009f8c:	4313      	orrs	r3, r2
 8009f8e:	d037      	beq.n	800a000 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8009f90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009f96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009f9a:	d00e      	beq.n	8009fba <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8009f9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009fa0:	d816      	bhi.n	8009fd0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d018      	beq.n	8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8009fa6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009faa:	d111      	bne.n	8009fd0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009fac:	4b8c      	ldr	r3, [pc, #560]	@ (800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fb0:	4a8b      	ldr	r2, [pc, #556]	@ (800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009fb2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009fb6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009fb8:	e00f      	b.n	8009fda <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009fba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fbe:	3308      	adds	r3, #8
 8009fc0:	2101      	movs	r1, #1
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	f002 f81e 	bl	800c004 <RCCEx_PLL2_Config>
 8009fc8:	4603      	mov	r3, r0
 8009fca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009fce:	e004      	b.n	8009fda <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009fd0:	2301      	movs	r3, #1
 8009fd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009fd6:	e000      	b.n	8009fda <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8009fd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009fda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d10a      	bne.n	8009ff8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009fe2:	4b7f      	ldr	r3, [pc, #508]	@ (800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009fe4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009fe6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ff0:	4a7b      	ldr	r2, [pc, #492]	@ (800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009ff2:	430b      	orrs	r3, r1
 8009ff4:	6513      	str	r3, [r2, #80]	@ 0x50
 8009ff6:	e003      	b.n	800a000 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ff8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ffc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800a000:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a004:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a008:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800a00c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a010:	2300      	movs	r3, #0
 800a012:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800a016:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800a01a:	460b      	mov	r3, r1
 800a01c:	4313      	orrs	r3, r2
 800a01e:	d039      	beq.n	800a094 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800a020:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a024:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a026:	2b03      	cmp	r3, #3
 800a028:	d81c      	bhi.n	800a064 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800a02a:	a201      	add	r2, pc, #4	@ (adr r2, 800a030 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800a02c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a030:	0800a06d 	.word	0x0800a06d
 800a034:	0800a041 	.word	0x0800a041
 800a038:	0800a04f 	.word	0x0800a04f
 800a03c:	0800a06d 	.word	0x0800a06d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a040:	4b67      	ldr	r3, [pc, #412]	@ (800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a044:	4a66      	ldr	r2, [pc, #408]	@ (800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a046:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a04a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800a04c:	e00f      	b.n	800a06e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a04e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a052:	3308      	adds	r3, #8
 800a054:	2102      	movs	r1, #2
 800a056:	4618      	mov	r0, r3
 800a058:	f001 ffd4 	bl	800c004 <RCCEx_PLL2_Config>
 800a05c:	4603      	mov	r3, r0
 800a05e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800a062:	e004      	b.n	800a06e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800a064:	2301      	movs	r3, #1
 800a066:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a06a:	e000      	b.n	800a06e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800a06c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a06e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a072:	2b00      	cmp	r3, #0
 800a074:	d10a      	bne.n	800a08c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800a076:	4b5a      	ldr	r3, [pc, #360]	@ (800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a078:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a07a:	f023 0103 	bic.w	r1, r3, #3
 800a07e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a082:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a084:	4a56      	ldr	r2, [pc, #344]	@ (800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a086:	430b      	orrs	r3, r1
 800a088:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a08a:	e003      	b.n	800a094 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a08c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a090:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a094:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a09c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800a0a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a0aa:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800a0ae:	460b      	mov	r3, r1
 800a0b0:	4313      	orrs	r3, r2
 800a0b2:	f000 809f 	beq.w	800a1f4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a0b6:	4b4b      	ldr	r3, [pc, #300]	@ (800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	4a4a      	ldr	r2, [pc, #296]	@ (800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800a0bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a0c0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a0c2:	f7f9 fe59 	bl	8003d78 <HAL_GetTick>
 800a0c6:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a0ca:	e00b      	b.n	800a0e4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a0cc:	f7f9 fe54 	bl	8003d78 <HAL_GetTick>
 800a0d0:	4602      	mov	r2, r0
 800a0d2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800a0d6:	1ad3      	subs	r3, r2, r3
 800a0d8:	2b64      	cmp	r3, #100	@ 0x64
 800a0da:	d903      	bls.n	800a0e4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800a0dc:	2303      	movs	r3, #3
 800a0de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a0e2:	e005      	b.n	800a0f0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a0e4:	4b3f      	ldr	r3, [pc, #252]	@ (800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d0ed      	beq.n	800a0cc <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800a0f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d179      	bne.n	800a1ec <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800a0f8:	4b39      	ldr	r3, [pc, #228]	@ (800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a0fa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800a0fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a100:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a104:	4053      	eors	r3, r2
 800a106:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d015      	beq.n	800a13a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a10e:	4b34      	ldr	r3, [pc, #208]	@ (800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a110:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a112:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a116:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a11a:	4b31      	ldr	r3, [pc, #196]	@ (800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a11c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a11e:	4a30      	ldr	r2, [pc, #192]	@ (800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a120:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a124:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a126:	4b2e      	ldr	r3, [pc, #184]	@ (800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a128:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a12a:	4a2d      	ldr	r2, [pc, #180]	@ (800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a12c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a130:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800a132:	4a2b      	ldr	r2, [pc, #172]	@ (800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a134:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800a138:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800a13a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a13e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a142:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a146:	d118      	bne.n	800a17a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a148:	f7f9 fe16 	bl	8003d78 <HAL_GetTick>
 800a14c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a150:	e00d      	b.n	800a16e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a152:	f7f9 fe11 	bl	8003d78 <HAL_GetTick>
 800a156:	4602      	mov	r2, r0
 800a158:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800a15c:	1ad2      	subs	r2, r2, r3
 800a15e:	f241 3388 	movw	r3, #5000	@ 0x1388
 800a162:	429a      	cmp	r2, r3
 800a164:	d903      	bls.n	800a16e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800a166:	2303      	movs	r3, #3
 800a168:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800a16c:	e005      	b.n	800a17a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a16e:	4b1c      	ldr	r3, [pc, #112]	@ (800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a170:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a172:	f003 0302 	and.w	r3, r3, #2
 800a176:	2b00      	cmp	r3, #0
 800a178:	d0eb      	beq.n	800a152 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800a17a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d129      	bne.n	800a1d6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a182:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a186:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a18a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a18e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a192:	d10e      	bne.n	800a1b2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800a194:	4b12      	ldr	r3, [pc, #72]	@ (800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a196:	691b      	ldr	r3, [r3, #16]
 800a198:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800a19c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1a0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a1a4:	091a      	lsrs	r2, r3, #4
 800a1a6:	4b10      	ldr	r3, [pc, #64]	@ (800a1e8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800a1a8:	4013      	ands	r3, r2
 800a1aa:	4a0d      	ldr	r2, [pc, #52]	@ (800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a1ac:	430b      	orrs	r3, r1
 800a1ae:	6113      	str	r3, [r2, #16]
 800a1b0:	e005      	b.n	800a1be <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800a1b2:	4b0b      	ldr	r3, [pc, #44]	@ (800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a1b4:	691b      	ldr	r3, [r3, #16]
 800a1b6:	4a0a      	ldr	r2, [pc, #40]	@ (800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a1b8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a1bc:	6113      	str	r3, [r2, #16]
 800a1be:	4b08      	ldr	r3, [pc, #32]	@ (800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a1c0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800a1c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1c6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a1ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a1ce:	4a04      	ldr	r2, [pc, #16]	@ (800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a1d0:	430b      	orrs	r3, r1
 800a1d2:	6713      	str	r3, [r2, #112]	@ 0x70
 800a1d4:	e00e      	b.n	800a1f4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a1d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800a1de:	e009      	b.n	800a1f4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800a1e0:	58024400 	.word	0x58024400
 800a1e4:	58024800 	.word	0x58024800
 800a1e8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a1ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800a1f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1fc:	f002 0301 	and.w	r3, r2, #1
 800a200:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a204:	2300      	movs	r3, #0
 800a206:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a20a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a20e:	460b      	mov	r3, r1
 800a210:	4313      	orrs	r3, r2
 800a212:	f000 8089 	beq.w	800a328 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800a216:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a21a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a21c:	2b28      	cmp	r3, #40	@ 0x28
 800a21e:	d86b      	bhi.n	800a2f8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800a220:	a201      	add	r2, pc, #4	@ (adr r2, 800a228 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800a222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a226:	bf00      	nop
 800a228:	0800a301 	.word	0x0800a301
 800a22c:	0800a2f9 	.word	0x0800a2f9
 800a230:	0800a2f9 	.word	0x0800a2f9
 800a234:	0800a2f9 	.word	0x0800a2f9
 800a238:	0800a2f9 	.word	0x0800a2f9
 800a23c:	0800a2f9 	.word	0x0800a2f9
 800a240:	0800a2f9 	.word	0x0800a2f9
 800a244:	0800a2f9 	.word	0x0800a2f9
 800a248:	0800a2cd 	.word	0x0800a2cd
 800a24c:	0800a2f9 	.word	0x0800a2f9
 800a250:	0800a2f9 	.word	0x0800a2f9
 800a254:	0800a2f9 	.word	0x0800a2f9
 800a258:	0800a2f9 	.word	0x0800a2f9
 800a25c:	0800a2f9 	.word	0x0800a2f9
 800a260:	0800a2f9 	.word	0x0800a2f9
 800a264:	0800a2f9 	.word	0x0800a2f9
 800a268:	0800a2e3 	.word	0x0800a2e3
 800a26c:	0800a2f9 	.word	0x0800a2f9
 800a270:	0800a2f9 	.word	0x0800a2f9
 800a274:	0800a2f9 	.word	0x0800a2f9
 800a278:	0800a2f9 	.word	0x0800a2f9
 800a27c:	0800a2f9 	.word	0x0800a2f9
 800a280:	0800a2f9 	.word	0x0800a2f9
 800a284:	0800a2f9 	.word	0x0800a2f9
 800a288:	0800a301 	.word	0x0800a301
 800a28c:	0800a2f9 	.word	0x0800a2f9
 800a290:	0800a2f9 	.word	0x0800a2f9
 800a294:	0800a2f9 	.word	0x0800a2f9
 800a298:	0800a2f9 	.word	0x0800a2f9
 800a29c:	0800a2f9 	.word	0x0800a2f9
 800a2a0:	0800a2f9 	.word	0x0800a2f9
 800a2a4:	0800a2f9 	.word	0x0800a2f9
 800a2a8:	0800a301 	.word	0x0800a301
 800a2ac:	0800a2f9 	.word	0x0800a2f9
 800a2b0:	0800a2f9 	.word	0x0800a2f9
 800a2b4:	0800a2f9 	.word	0x0800a2f9
 800a2b8:	0800a2f9 	.word	0x0800a2f9
 800a2bc:	0800a2f9 	.word	0x0800a2f9
 800a2c0:	0800a2f9 	.word	0x0800a2f9
 800a2c4:	0800a2f9 	.word	0x0800a2f9
 800a2c8:	0800a301 	.word	0x0800a301
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a2cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2d0:	3308      	adds	r3, #8
 800a2d2:	2101      	movs	r1, #1
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	f001 fe95 	bl	800c004 <RCCEx_PLL2_Config>
 800a2da:	4603      	mov	r3, r0
 800a2dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800a2e0:	e00f      	b.n	800a302 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a2e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2e6:	3328      	adds	r3, #40	@ 0x28
 800a2e8:	2101      	movs	r1, #1
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	f001 ff3c 	bl	800c168 <RCCEx_PLL3_Config>
 800a2f0:	4603      	mov	r3, r0
 800a2f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800a2f6:	e004      	b.n	800a302 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a2f8:	2301      	movs	r3, #1
 800a2fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a2fe:	e000      	b.n	800a302 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800a300:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a302:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a306:	2b00      	cmp	r3, #0
 800a308:	d10a      	bne.n	800a320 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800a30a:	4bbf      	ldr	r3, [pc, #764]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a30c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a30e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800a312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a316:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a318:	4abb      	ldr	r2, [pc, #748]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a31a:	430b      	orrs	r3, r1
 800a31c:	6553      	str	r3, [r2, #84]	@ 0x54
 800a31e:	e003      	b.n	800a328 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a320:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a324:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800a328:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a32c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a330:	f002 0302 	and.w	r3, r2, #2
 800a334:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a338:	2300      	movs	r3, #0
 800a33a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800a33e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800a342:	460b      	mov	r3, r1
 800a344:	4313      	orrs	r3, r2
 800a346:	d041      	beq.n	800a3cc <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800a348:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a34c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a34e:	2b05      	cmp	r3, #5
 800a350:	d824      	bhi.n	800a39c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800a352:	a201      	add	r2, pc, #4	@ (adr r2, 800a358 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800a354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a358:	0800a3a5 	.word	0x0800a3a5
 800a35c:	0800a371 	.word	0x0800a371
 800a360:	0800a387 	.word	0x0800a387
 800a364:	0800a3a5 	.word	0x0800a3a5
 800a368:	0800a3a5 	.word	0x0800a3a5
 800a36c:	0800a3a5 	.word	0x0800a3a5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a370:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a374:	3308      	adds	r3, #8
 800a376:	2101      	movs	r1, #1
 800a378:	4618      	mov	r0, r3
 800a37a:	f001 fe43 	bl	800c004 <RCCEx_PLL2_Config>
 800a37e:	4603      	mov	r3, r0
 800a380:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800a384:	e00f      	b.n	800a3a6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a386:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a38a:	3328      	adds	r3, #40	@ 0x28
 800a38c:	2101      	movs	r1, #1
 800a38e:	4618      	mov	r0, r3
 800a390:	f001 feea 	bl	800c168 <RCCEx_PLL3_Config>
 800a394:	4603      	mov	r3, r0
 800a396:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800a39a:	e004      	b.n	800a3a6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a39c:	2301      	movs	r3, #1
 800a39e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a3a2:	e000      	b.n	800a3a6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800a3a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a3a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d10a      	bne.n	800a3c4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800a3ae:	4b96      	ldr	r3, [pc, #600]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a3b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3b2:	f023 0107 	bic.w	r1, r3, #7
 800a3b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a3bc:	4a92      	ldr	r2, [pc, #584]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a3be:	430b      	orrs	r3, r1
 800a3c0:	6553      	str	r3, [r2, #84]	@ 0x54
 800a3c2:	e003      	b.n	800a3cc <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a3c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a3c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a3cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3d4:	f002 0304 	and.w	r3, r2, #4
 800a3d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a3dc:	2300      	movs	r3, #0
 800a3de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a3e2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800a3e6:	460b      	mov	r3, r1
 800a3e8:	4313      	orrs	r3, r2
 800a3ea:	d044      	beq.n	800a476 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800a3ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a3f4:	2b05      	cmp	r3, #5
 800a3f6:	d825      	bhi.n	800a444 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800a3f8:	a201      	add	r2, pc, #4	@ (adr r2, 800a400 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800a3fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3fe:	bf00      	nop
 800a400:	0800a44d 	.word	0x0800a44d
 800a404:	0800a419 	.word	0x0800a419
 800a408:	0800a42f 	.word	0x0800a42f
 800a40c:	0800a44d 	.word	0x0800a44d
 800a410:	0800a44d 	.word	0x0800a44d
 800a414:	0800a44d 	.word	0x0800a44d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a418:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a41c:	3308      	adds	r3, #8
 800a41e:	2101      	movs	r1, #1
 800a420:	4618      	mov	r0, r3
 800a422:	f001 fdef 	bl	800c004 <RCCEx_PLL2_Config>
 800a426:	4603      	mov	r3, r0
 800a428:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a42c:	e00f      	b.n	800a44e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a42e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a432:	3328      	adds	r3, #40	@ 0x28
 800a434:	2101      	movs	r1, #1
 800a436:	4618      	mov	r0, r3
 800a438:	f001 fe96 	bl	800c168 <RCCEx_PLL3_Config>
 800a43c:	4603      	mov	r3, r0
 800a43e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a442:	e004      	b.n	800a44e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a444:	2301      	movs	r3, #1
 800a446:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a44a:	e000      	b.n	800a44e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800a44c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a44e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a452:	2b00      	cmp	r3, #0
 800a454:	d10b      	bne.n	800a46e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a456:	4b6c      	ldr	r3, [pc, #432]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a45a:	f023 0107 	bic.w	r1, r3, #7
 800a45e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a462:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a466:	4a68      	ldr	r2, [pc, #416]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a468:	430b      	orrs	r3, r1
 800a46a:	6593      	str	r3, [r2, #88]	@ 0x58
 800a46c:	e003      	b.n	800a476 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a46e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a472:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a476:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a47a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a47e:	f002 0320 	and.w	r3, r2, #32
 800a482:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a486:	2300      	movs	r3, #0
 800a488:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a48c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a490:	460b      	mov	r3, r1
 800a492:	4313      	orrs	r3, r2
 800a494:	d055      	beq.n	800a542 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800a496:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a49a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a49e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a4a2:	d033      	beq.n	800a50c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800a4a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a4a8:	d82c      	bhi.n	800a504 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a4aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a4ae:	d02f      	beq.n	800a510 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800a4b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a4b4:	d826      	bhi.n	800a504 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a4b6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a4ba:	d02b      	beq.n	800a514 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800a4bc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a4c0:	d820      	bhi.n	800a504 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a4c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a4c6:	d012      	beq.n	800a4ee <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800a4c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a4cc:	d81a      	bhi.n	800a504 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d022      	beq.n	800a518 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800a4d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a4d6:	d115      	bne.n	800a504 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a4d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4dc:	3308      	adds	r3, #8
 800a4de:	2100      	movs	r1, #0
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	f001 fd8f 	bl	800c004 <RCCEx_PLL2_Config>
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a4ec:	e015      	b.n	800a51a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a4ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4f2:	3328      	adds	r3, #40	@ 0x28
 800a4f4:	2102      	movs	r1, #2
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	f001 fe36 	bl	800c168 <RCCEx_PLL3_Config>
 800a4fc:	4603      	mov	r3, r0
 800a4fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a502:	e00a      	b.n	800a51a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a504:	2301      	movs	r3, #1
 800a506:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a50a:	e006      	b.n	800a51a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a50c:	bf00      	nop
 800a50e:	e004      	b.n	800a51a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a510:	bf00      	nop
 800a512:	e002      	b.n	800a51a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a514:	bf00      	nop
 800a516:	e000      	b.n	800a51a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a518:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a51a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d10b      	bne.n	800a53a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a522:	4b39      	ldr	r3, [pc, #228]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a524:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a526:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800a52a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a52e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a532:	4a35      	ldr	r2, [pc, #212]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a534:	430b      	orrs	r3, r1
 800a536:	6553      	str	r3, [r2, #84]	@ 0x54
 800a538:	e003      	b.n	800a542 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a53a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a53e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800a542:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a54a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800a54e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a552:	2300      	movs	r3, #0
 800a554:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a558:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800a55c:	460b      	mov	r3, r1
 800a55e:	4313      	orrs	r3, r2
 800a560:	d058      	beq.n	800a614 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800a562:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a566:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a56a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a56e:	d033      	beq.n	800a5d8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800a570:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a574:	d82c      	bhi.n	800a5d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a576:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a57a:	d02f      	beq.n	800a5dc <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800a57c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a580:	d826      	bhi.n	800a5d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a582:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a586:	d02b      	beq.n	800a5e0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800a588:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a58c:	d820      	bhi.n	800a5d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a58e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a592:	d012      	beq.n	800a5ba <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800a594:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a598:	d81a      	bhi.n	800a5d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d022      	beq.n	800a5e4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800a59e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a5a2:	d115      	bne.n	800a5d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a5a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5a8:	3308      	adds	r3, #8
 800a5aa:	2100      	movs	r1, #0
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	f001 fd29 	bl	800c004 <RCCEx_PLL2_Config>
 800a5b2:	4603      	mov	r3, r0
 800a5b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a5b8:	e015      	b.n	800a5e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a5ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5be:	3328      	adds	r3, #40	@ 0x28
 800a5c0:	2102      	movs	r1, #2
 800a5c2:	4618      	mov	r0, r3
 800a5c4:	f001 fdd0 	bl	800c168 <RCCEx_PLL3_Config>
 800a5c8:	4603      	mov	r3, r0
 800a5ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a5ce:	e00a      	b.n	800a5e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a5d0:	2301      	movs	r3, #1
 800a5d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a5d6:	e006      	b.n	800a5e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a5d8:	bf00      	nop
 800a5da:	e004      	b.n	800a5e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a5dc:	bf00      	nop
 800a5de:	e002      	b.n	800a5e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a5e0:	bf00      	nop
 800a5e2:	e000      	b.n	800a5e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a5e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a5e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d10e      	bne.n	800a60c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a5ee:	4b06      	ldr	r3, [pc, #24]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a5f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5f2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800a5f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a5fe:	4a02      	ldr	r2, [pc, #8]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a600:	430b      	orrs	r3, r1
 800a602:	6593      	str	r3, [r2, #88]	@ 0x58
 800a604:	e006      	b.n	800a614 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800a606:	bf00      	nop
 800a608:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a60c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a610:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800a614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a61c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800a620:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a624:	2300      	movs	r3, #0
 800a626:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a62a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800a62e:	460b      	mov	r3, r1
 800a630:	4313      	orrs	r3, r2
 800a632:	d055      	beq.n	800a6e0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800a634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a638:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a63c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800a640:	d033      	beq.n	800a6aa <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800a642:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800a646:	d82c      	bhi.n	800a6a2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a648:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a64c:	d02f      	beq.n	800a6ae <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800a64e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a652:	d826      	bhi.n	800a6a2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a654:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a658:	d02b      	beq.n	800a6b2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800a65a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a65e:	d820      	bhi.n	800a6a2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a660:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a664:	d012      	beq.n	800a68c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800a666:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a66a:	d81a      	bhi.n	800a6a2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d022      	beq.n	800a6b6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800a670:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a674:	d115      	bne.n	800a6a2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a676:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a67a:	3308      	adds	r3, #8
 800a67c:	2100      	movs	r1, #0
 800a67e:	4618      	mov	r0, r3
 800a680:	f001 fcc0 	bl	800c004 <RCCEx_PLL2_Config>
 800a684:	4603      	mov	r3, r0
 800a686:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a68a:	e015      	b.n	800a6b8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a68c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a690:	3328      	adds	r3, #40	@ 0x28
 800a692:	2102      	movs	r1, #2
 800a694:	4618      	mov	r0, r3
 800a696:	f001 fd67 	bl	800c168 <RCCEx_PLL3_Config>
 800a69a:	4603      	mov	r3, r0
 800a69c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a6a0:	e00a      	b.n	800a6b8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a6a2:	2301      	movs	r3, #1
 800a6a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a6a8:	e006      	b.n	800a6b8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a6aa:	bf00      	nop
 800a6ac:	e004      	b.n	800a6b8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a6ae:	bf00      	nop
 800a6b0:	e002      	b.n	800a6b8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a6b2:	bf00      	nop
 800a6b4:	e000      	b.n	800a6b8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a6b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a6b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d10b      	bne.n	800a6d8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800a6c0:	4ba1      	ldr	r3, [pc, #644]	@ (800a948 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a6c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6c4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800a6c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a6cc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a6d0:	4a9d      	ldr	r2, [pc, #628]	@ (800a948 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a6d2:	430b      	orrs	r3, r1
 800a6d4:	6593      	str	r3, [r2, #88]	@ 0x58
 800a6d6:	e003      	b.n	800a6e0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a6d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a6dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800a6e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6e8:	f002 0308 	and.w	r3, r2, #8
 800a6ec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a6f6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800a6fa:	460b      	mov	r3, r1
 800a6fc:	4313      	orrs	r3, r2
 800a6fe:	d01e      	beq.n	800a73e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800a700:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a704:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a708:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a70c:	d10c      	bne.n	800a728 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a70e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a712:	3328      	adds	r3, #40	@ 0x28
 800a714:	2102      	movs	r1, #2
 800a716:	4618      	mov	r0, r3
 800a718:	f001 fd26 	bl	800c168 <RCCEx_PLL3_Config>
 800a71c:	4603      	mov	r3, r0
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d002      	beq.n	800a728 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800a722:	2301      	movs	r3, #1
 800a724:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800a728:	4b87      	ldr	r3, [pc, #540]	@ (800a948 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a72a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a72c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a730:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a734:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a738:	4a83      	ldr	r2, [pc, #524]	@ (800a948 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a73a:	430b      	orrs	r3, r1
 800a73c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a73e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a742:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a746:	f002 0310 	and.w	r3, r2, #16
 800a74a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a74e:	2300      	movs	r3, #0
 800a750:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a754:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800a758:	460b      	mov	r3, r1
 800a75a:	4313      	orrs	r3, r2
 800a75c:	d01e      	beq.n	800a79c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800a75e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a762:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a766:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a76a:	d10c      	bne.n	800a786 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a76c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a770:	3328      	adds	r3, #40	@ 0x28
 800a772:	2102      	movs	r1, #2
 800a774:	4618      	mov	r0, r3
 800a776:	f001 fcf7 	bl	800c168 <RCCEx_PLL3_Config>
 800a77a:	4603      	mov	r3, r0
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d002      	beq.n	800a786 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800a780:	2301      	movs	r3, #1
 800a782:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a786:	4b70      	ldr	r3, [pc, #448]	@ (800a948 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a788:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a78a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a78e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a792:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a796:	4a6c      	ldr	r2, [pc, #432]	@ (800a948 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a798:	430b      	orrs	r3, r1
 800a79a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a79c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7a4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800a7a8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a7b2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800a7b6:	460b      	mov	r3, r1
 800a7b8:	4313      	orrs	r3, r2
 800a7ba:	d03e      	beq.n	800a83a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800a7bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7c0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a7c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a7c8:	d022      	beq.n	800a810 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800a7ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a7ce:	d81b      	bhi.n	800a808 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d003      	beq.n	800a7dc <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800a7d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a7d8:	d00b      	beq.n	800a7f2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800a7da:	e015      	b.n	800a808 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a7dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7e0:	3308      	adds	r3, #8
 800a7e2:	2100      	movs	r1, #0
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	f001 fc0d 	bl	800c004 <RCCEx_PLL2_Config>
 800a7ea:	4603      	mov	r3, r0
 800a7ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a7f0:	e00f      	b.n	800a812 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a7f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7f6:	3328      	adds	r3, #40	@ 0x28
 800a7f8:	2102      	movs	r1, #2
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	f001 fcb4 	bl	800c168 <RCCEx_PLL3_Config>
 800a800:	4603      	mov	r3, r0
 800a802:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a806:	e004      	b.n	800a812 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a808:	2301      	movs	r3, #1
 800a80a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a80e:	e000      	b.n	800a812 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800a810:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a812:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a816:	2b00      	cmp	r3, #0
 800a818:	d10b      	bne.n	800a832 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a81a:	4b4b      	ldr	r3, [pc, #300]	@ (800a948 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a81c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a81e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800a822:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a826:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a82a:	4a47      	ldr	r2, [pc, #284]	@ (800a948 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a82c:	430b      	orrs	r3, r1
 800a82e:	6593      	str	r3, [r2, #88]	@ 0x58
 800a830:	e003      	b.n	800a83a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a832:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a836:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a83a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a83e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a842:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800a846:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a848:	2300      	movs	r3, #0
 800a84a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a84c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800a850:	460b      	mov	r3, r1
 800a852:	4313      	orrs	r3, r2
 800a854:	d03b      	beq.n	800a8ce <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800a856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a85a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a85e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a862:	d01f      	beq.n	800a8a4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800a864:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a868:	d818      	bhi.n	800a89c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800a86a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a86e:	d003      	beq.n	800a878 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800a870:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a874:	d007      	beq.n	800a886 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800a876:	e011      	b.n	800a89c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a878:	4b33      	ldr	r3, [pc, #204]	@ (800a948 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a87a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a87c:	4a32      	ldr	r2, [pc, #200]	@ (800a948 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a87e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a882:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800a884:	e00f      	b.n	800a8a6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a88a:	3328      	adds	r3, #40	@ 0x28
 800a88c:	2101      	movs	r1, #1
 800a88e:	4618      	mov	r0, r3
 800a890:	f001 fc6a 	bl	800c168 <RCCEx_PLL3_Config>
 800a894:	4603      	mov	r3, r0
 800a896:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800a89a:	e004      	b.n	800a8a6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a89c:	2301      	movs	r3, #1
 800a89e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a8a2:	e000      	b.n	800a8a6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800a8a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a8a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d10b      	bne.n	800a8c6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a8ae:	4b26      	ldr	r3, [pc, #152]	@ (800a948 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a8b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8b2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a8b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8be:	4a22      	ldr	r2, [pc, #136]	@ (800a948 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a8c0:	430b      	orrs	r3, r1
 800a8c2:	6553      	str	r3, [r2, #84]	@ 0x54
 800a8c4:	e003      	b.n	800a8ce <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a8c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a8ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800a8ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8d6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800a8da:	673b      	str	r3, [r7, #112]	@ 0x70
 800a8dc:	2300      	movs	r3, #0
 800a8de:	677b      	str	r3, [r7, #116]	@ 0x74
 800a8e0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800a8e4:	460b      	mov	r3, r1
 800a8e6:	4313      	orrs	r3, r2
 800a8e8:	d034      	beq.n	800a954 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800a8ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d003      	beq.n	800a8fc <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800a8f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a8f8:	d007      	beq.n	800a90a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800a8fa:	e011      	b.n	800a920 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a8fc:	4b12      	ldr	r3, [pc, #72]	@ (800a948 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a8fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a900:	4a11      	ldr	r2, [pc, #68]	@ (800a948 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a902:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a906:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a908:	e00e      	b.n	800a928 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a90a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a90e:	3308      	adds	r3, #8
 800a910:	2102      	movs	r1, #2
 800a912:	4618      	mov	r0, r3
 800a914:	f001 fb76 	bl	800c004 <RCCEx_PLL2_Config>
 800a918:	4603      	mov	r3, r0
 800a91a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a91e:	e003      	b.n	800a928 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800a920:	2301      	movs	r3, #1
 800a922:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a926:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a928:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d10d      	bne.n	800a94c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800a930:	4b05      	ldr	r3, [pc, #20]	@ (800a948 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a932:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a934:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a938:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a93c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a93e:	4a02      	ldr	r2, [pc, #8]	@ (800a948 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a940:	430b      	orrs	r3, r1
 800a942:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a944:	e006      	b.n	800a954 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800a946:	bf00      	nop
 800a948:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a94c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a950:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a954:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a95c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800a960:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a962:	2300      	movs	r3, #0
 800a964:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a966:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800a96a:	460b      	mov	r3, r1
 800a96c:	4313      	orrs	r3, r2
 800a96e:	d00c      	beq.n	800a98a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a970:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a974:	3328      	adds	r3, #40	@ 0x28
 800a976:	2102      	movs	r1, #2
 800a978:	4618      	mov	r0, r3
 800a97a:	f001 fbf5 	bl	800c168 <RCCEx_PLL3_Config>
 800a97e:	4603      	mov	r3, r0
 800a980:	2b00      	cmp	r3, #0
 800a982:	d002      	beq.n	800a98a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800a984:	2301      	movs	r3, #1
 800a986:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a98a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a98e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a992:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800a996:	663b      	str	r3, [r7, #96]	@ 0x60
 800a998:	2300      	movs	r3, #0
 800a99a:	667b      	str	r3, [r7, #100]	@ 0x64
 800a99c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800a9a0:	460b      	mov	r3, r1
 800a9a2:	4313      	orrs	r3, r2
 800a9a4:	d038      	beq.n	800aa18 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800a9a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a9ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a9b2:	d018      	beq.n	800a9e6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800a9b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a9b8:	d811      	bhi.n	800a9de <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800a9ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a9be:	d014      	beq.n	800a9ea <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800a9c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a9c4:	d80b      	bhi.n	800a9de <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d011      	beq.n	800a9ee <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800a9ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a9ce:	d106      	bne.n	800a9de <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a9d0:	4bc3      	ldr	r3, [pc, #780]	@ (800ace0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a9d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9d4:	4ac2      	ldr	r2, [pc, #776]	@ (800ace0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a9d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a9da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800a9dc:	e008      	b.n	800a9f0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a9de:	2301      	movs	r3, #1
 800a9e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a9e4:	e004      	b.n	800a9f0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a9e6:	bf00      	nop
 800a9e8:	e002      	b.n	800a9f0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a9ea:	bf00      	nop
 800a9ec:	e000      	b.n	800a9f0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a9ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a9f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d10b      	bne.n	800aa10 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a9f8:	4bb9      	ldr	r3, [pc, #740]	@ (800ace0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a9fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9fc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800aa00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa08:	4ab5      	ldr	r2, [pc, #724]	@ (800ace0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800aa0a:	430b      	orrs	r3, r1
 800aa0c:	6553      	str	r3, [r2, #84]	@ 0x54
 800aa0e:	e003      	b.n	800aa18 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aa14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800aa18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa20:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800aa24:	65bb      	str	r3, [r7, #88]	@ 0x58
 800aa26:	2300      	movs	r3, #0
 800aa28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800aa2a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800aa2e:	460b      	mov	r3, r1
 800aa30:	4313      	orrs	r3, r2
 800aa32:	d009      	beq.n	800aa48 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800aa34:	4baa      	ldr	r3, [pc, #680]	@ (800ace0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800aa36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa38:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800aa3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aa42:	4aa7      	ldr	r2, [pc, #668]	@ (800ace0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800aa44:	430b      	orrs	r3, r1
 800aa46:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800aa48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa50:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800aa54:	653b      	str	r3, [r7, #80]	@ 0x50
 800aa56:	2300      	movs	r3, #0
 800aa58:	657b      	str	r3, [r7, #84]	@ 0x54
 800aa5a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800aa5e:	460b      	mov	r3, r1
 800aa60:	4313      	orrs	r3, r2
 800aa62:	d00a      	beq.n	800aa7a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800aa64:	4b9e      	ldr	r3, [pc, #632]	@ (800ace0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800aa66:	691b      	ldr	r3, [r3, #16]
 800aa68:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800aa6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa70:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800aa74:	4a9a      	ldr	r2, [pc, #616]	@ (800ace0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800aa76:	430b      	orrs	r3, r1
 800aa78:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800aa7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa82:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800aa86:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa88:	2300      	movs	r3, #0
 800aa8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aa8c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800aa90:	460b      	mov	r3, r1
 800aa92:	4313      	orrs	r3, r2
 800aa94:	d009      	beq.n	800aaaa <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800aa96:	4b92      	ldr	r3, [pc, #584]	@ (800ace0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800aa98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa9a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800aa9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aaa2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aaa4:	4a8e      	ldr	r2, [pc, #568]	@ (800ace0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800aaa6:	430b      	orrs	r3, r1
 800aaa8:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800aaaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aaae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aab2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800aab6:	643b      	str	r3, [r7, #64]	@ 0x40
 800aab8:	2300      	movs	r3, #0
 800aaba:	647b      	str	r3, [r7, #68]	@ 0x44
 800aabc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800aac0:	460b      	mov	r3, r1
 800aac2:	4313      	orrs	r3, r2
 800aac4:	d00e      	beq.n	800aae4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800aac6:	4b86      	ldr	r3, [pc, #536]	@ (800ace0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800aac8:	691b      	ldr	r3, [r3, #16]
 800aaca:	4a85      	ldr	r2, [pc, #532]	@ (800ace0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800aacc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800aad0:	6113      	str	r3, [r2, #16]
 800aad2:	4b83      	ldr	r3, [pc, #524]	@ (800ace0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800aad4:	6919      	ldr	r1, [r3, #16]
 800aad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aada:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800aade:	4a80      	ldr	r2, [pc, #512]	@ (800ace0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800aae0:	430b      	orrs	r3, r1
 800aae2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800aae4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaec:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800aaf0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aaf6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800aafa:	460b      	mov	r3, r1
 800aafc:	4313      	orrs	r3, r2
 800aafe:	d009      	beq.n	800ab14 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800ab00:	4b77      	ldr	r3, [pc, #476]	@ (800ace0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ab02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab04:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800ab08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab0e:	4a74      	ldr	r2, [pc, #464]	@ (800ace0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ab10:	430b      	orrs	r3, r1
 800ab12:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800ab14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab1c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800ab20:	633b      	str	r3, [r7, #48]	@ 0x30
 800ab22:	2300      	movs	r3, #0
 800ab24:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab26:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800ab2a:	460b      	mov	r3, r1
 800ab2c:	4313      	orrs	r3, r2
 800ab2e:	d00a      	beq.n	800ab46 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800ab30:	4b6b      	ldr	r3, [pc, #428]	@ (800ace0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ab32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab34:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800ab38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ab40:	4a67      	ldr	r2, [pc, #412]	@ (800ace0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ab42:	430b      	orrs	r3, r1
 800ab44:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800ab46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab4e:	2100      	movs	r1, #0
 800ab50:	62b9      	str	r1, [r7, #40]	@ 0x28
 800ab52:	f003 0301 	and.w	r3, r3, #1
 800ab56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ab58:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800ab5c:	460b      	mov	r3, r1
 800ab5e:	4313      	orrs	r3, r2
 800ab60:	d011      	beq.n	800ab86 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ab62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab66:	3308      	adds	r3, #8
 800ab68:	2100      	movs	r1, #0
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	f001 fa4a 	bl	800c004 <RCCEx_PLL2_Config>
 800ab70:	4603      	mov	r3, r0
 800ab72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800ab76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d003      	beq.n	800ab86 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ab82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800ab86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab8e:	2100      	movs	r1, #0
 800ab90:	6239      	str	r1, [r7, #32]
 800ab92:	f003 0302 	and.w	r3, r3, #2
 800ab96:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab98:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800ab9c:	460b      	mov	r3, r1
 800ab9e:	4313      	orrs	r3, r2
 800aba0:	d011      	beq.n	800abc6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800aba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aba6:	3308      	adds	r3, #8
 800aba8:	2101      	movs	r1, #1
 800abaa:	4618      	mov	r0, r3
 800abac:	f001 fa2a 	bl	800c004 <RCCEx_PLL2_Config>
 800abb0:	4603      	mov	r3, r0
 800abb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800abb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d003      	beq.n	800abc6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800abbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800abc2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800abc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800abca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abce:	2100      	movs	r1, #0
 800abd0:	61b9      	str	r1, [r7, #24]
 800abd2:	f003 0304 	and.w	r3, r3, #4
 800abd6:	61fb      	str	r3, [r7, #28]
 800abd8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800abdc:	460b      	mov	r3, r1
 800abde:	4313      	orrs	r3, r2
 800abe0:	d011      	beq.n	800ac06 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800abe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800abe6:	3308      	adds	r3, #8
 800abe8:	2102      	movs	r1, #2
 800abea:	4618      	mov	r0, r3
 800abec:	f001 fa0a 	bl	800c004 <RCCEx_PLL2_Config>
 800abf0:	4603      	mov	r3, r0
 800abf2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800abf6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d003      	beq.n	800ac06 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800abfe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ac02:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800ac06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac0e:	2100      	movs	r1, #0
 800ac10:	6139      	str	r1, [r7, #16]
 800ac12:	f003 0308 	and.w	r3, r3, #8
 800ac16:	617b      	str	r3, [r7, #20]
 800ac18:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800ac1c:	460b      	mov	r3, r1
 800ac1e:	4313      	orrs	r3, r2
 800ac20:	d011      	beq.n	800ac46 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ac22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac26:	3328      	adds	r3, #40	@ 0x28
 800ac28:	2100      	movs	r1, #0
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	f001 fa9c 	bl	800c168 <RCCEx_PLL3_Config>
 800ac30:	4603      	mov	r3, r0
 800ac32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800ac36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d003      	beq.n	800ac46 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ac3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ac42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800ac46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac4e:	2100      	movs	r1, #0
 800ac50:	60b9      	str	r1, [r7, #8]
 800ac52:	f003 0310 	and.w	r3, r3, #16
 800ac56:	60fb      	str	r3, [r7, #12]
 800ac58:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800ac5c:	460b      	mov	r3, r1
 800ac5e:	4313      	orrs	r3, r2
 800ac60:	d011      	beq.n	800ac86 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ac62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac66:	3328      	adds	r3, #40	@ 0x28
 800ac68:	2101      	movs	r1, #1
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	f001 fa7c 	bl	800c168 <RCCEx_PLL3_Config>
 800ac70:	4603      	mov	r3, r0
 800ac72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800ac76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d003      	beq.n	800ac86 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ac7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ac82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800ac86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac8e:	2100      	movs	r1, #0
 800ac90:	6039      	str	r1, [r7, #0]
 800ac92:	f003 0320 	and.w	r3, r3, #32
 800ac96:	607b      	str	r3, [r7, #4]
 800ac98:	e9d7 1200 	ldrd	r1, r2, [r7]
 800ac9c:	460b      	mov	r3, r1
 800ac9e:	4313      	orrs	r3, r2
 800aca0:	d011      	beq.n	800acc6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800aca2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aca6:	3328      	adds	r3, #40	@ 0x28
 800aca8:	2102      	movs	r1, #2
 800acaa:	4618      	mov	r0, r3
 800acac:	f001 fa5c 	bl	800c168 <RCCEx_PLL3_Config>
 800acb0:	4603      	mov	r3, r0
 800acb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800acb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d003      	beq.n	800acc6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800acbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800acc2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800acc6:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800acca:	2b00      	cmp	r3, #0
 800accc:	d101      	bne.n	800acd2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800acce:	2300      	movs	r3, #0
 800acd0:	e000      	b.n	800acd4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800acd2:	2301      	movs	r3, #1
}
 800acd4:	4618      	mov	r0, r3
 800acd6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800acda:	46bd      	mov	sp, r7
 800acdc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ace0:	58024400 	.word	0x58024400

0800ace4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800ace4:	b580      	push	{r7, lr}
 800ace6:	b090      	sub	sp, #64	@ 0x40
 800ace8:	af00      	add	r7, sp, #0
 800acea:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800acee:	e9d7 2300 	ldrd	r2, r3, [r7]
 800acf2:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800acf6:	430b      	orrs	r3, r1
 800acf8:	f040 8094 	bne.w	800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800acfc:	4b9e      	ldr	r3, [pc, #632]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800acfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad00:	f003 0307 	and.w	r3, r3, #7
 800ad04:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800ad06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad08:	2b04      	cmp	r3, #4
 800ad0a:	f200 8087 	bhi.w	800ae1c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800ad0e:	a201      	add	r2, pc, #4	@ (adr r2, 800ad14 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800ad10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad14:	0800ad29 	.word	0x0800ad29
 800ad18:	0800ad51 	.word	0x0800ad51
 800ad1c:	0800ad79 	.word	0x0800ad79
 800ad20:	0800ae15 	.word	0x0800ae15
 800ad24:	0800ada1 	.word	0x0800ada1
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ad28:	4b93      	ldr	r3, [pc, #588]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ad30:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ad34:	d108      	bne.n	800ad48 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ad36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ad3a:	4618      	mov	r0, r3
 800ad3c:	f001 f810 	bl	800bd60 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ad40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad44:	f000 bd45 	b.w	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad48:	2300      	movs	r3, #0
 800ad4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad4c:	f000 bd41 	b.w	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ad50:	4b89      	ldr	r3, [pc, #548]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ad58:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad5c:	d108      	bne.n	800ad70 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ad5e:	f107 0318 	add.w	r3, r7, #24
 800ad62:	4618      	mov	r0, r3
 800ad64:	f000 fd54 	bl	800b810 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ad68:	69bb      	ldr	r3, [r7, #24]
 800ad6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad6c:	f000 bd31 	b.w	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad70:	2300      	movs	r3, #0
 800ad72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad74:	f000 bd2d 	b.w	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ad78:	4b7f      	ldr	r3, [pc, #508]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ad80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad84:	d108      	bne.n	800ad98 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ad86:	f107 030c 	add.w	r3, r7, #12
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	f000 fe94 	bl	800bab8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad94:	f000 bd1d 	b.w	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad98:	2300      	movs	r3, #0
 800ad9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad9c:	f000 bd19 	b.w	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ada0:	4b75      	ldr	r3, [pc, #468]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ada2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ada4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ada8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800adaa:	4b73      	ldr	r3, [pc, #460]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	f003 0304 	and.w	r3, r3, #4
 800adb2:	2b04      	cmp	r3, #4
 800adb4:	d10c      	bne.n	800add0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800adb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d109      	bne.n	800add0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800adbc:	4b6e      	ldr	r3, [pc, #440]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	08db      	lsrs	r3, r3, #3
 800adc2:	f003 0303 	and.w	r3, r3, #3
 800adc6:	4a6d      	ldr	r2, [pc, #436]	@ (800af7c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800adc8:	fa22 f303 	lsr.w	r3, r2, r3
 800adcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800adce:	e01f      	b.n	800ae10 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800add0:	4b69      	ldr	r3, [pc, #420]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800add8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800addc:	d106      	bne.n	800adec <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800adde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ade0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ade4:	d102      	bne.n	800adec <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ade6:	4b66      	ldr	r3, [pc, #408]	@ (800af80 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800ade8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800adea:	e011      	b.n	800ae10 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800adec:	4b62      	ldr	r3, [pc, #392]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800adf4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800adf8:	d106      	bne.n	800ae08 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800adfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adfc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae00:	d102      	bne.n	800ae08 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ae02:	4b60      	ldr	r3, [pc, #384]	@ (800af84 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800ae04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ae06:	e003      	b.n	800ae10 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ae08:	2300      	movs	r3, #0
 800ae0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ae0c:	f000 bce1 	b.w	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ae10:	f000 bcdf 	b.w	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ae14:	4b5c      	ldr	r3, [pc, #368]	@ (800af88 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800ae16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae18:	f000 bcdb 	b.w	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae20:	f000 bcd7 	b.w	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800ae24:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ae28:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800ae2c:	430b      	orrs	r3, r1
 800ae2e:	f040 80ad 	bne.w	800af8c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800ae32:	4b51      	ldr	r3, [pc, #324]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ae34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae36:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800ae3a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800ae3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ae42:	d056      	beq.n	800aef2 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800ae44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ae4a:	f200 8090 	bhi.w	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800ae4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae50:	2bc0      	cmp	r3, #192	@ 0xc0
 800ae52:	f000 8088 	beq.w	800af66 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800ae56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae58:	2bc0      	cmp	r3, #192	@ 0xc0
 800ae5a:	f200 8088 	bhi.w	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800ae5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae60:	2b80      	cmp	r3, #128	@ 0x80
 800ae62:	d032      	beq.n	800aeca <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800ae64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae66:	2b80      	cmp	r3, #128	@ 0x80
 800ae68:	f200 8081 	bhi.w	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800ae6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d003      	beq.n	800ae7a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800ae72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae74:	2b40      	cmp	r3, #64	@ 0x40
 800ae76:	d014      	beq.n	800aea2 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800ae78:	e079      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ae7a:	4b3f      	ldr	r3, [pc, #252]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ae82:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ae86:	d108      	bne.n	800ae9a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ae88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ae8c:	4618      	mov	r0, r3
 800ae8e:	f000 ff67 	bl	800bd60 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ae92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae96:	f000 bc9c 	b.w	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ae9a:	2300      	movs	r3, #0
 800ae9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae9e:	f000 bc98 	b.w	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aea2:	4b35      	ldr	r3, [pc, #212]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aeaa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aeae:	d108      	bne.n	800aec2 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aeb0:	f107 0318 	add.w	r3, r7, #24
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	f000 fcab 	bl	800b810 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800aeba:	69bb      	ldr	r3, [r7, #24]
 800aebc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aebe:	f000 bc88 	b.w	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aec2:	2300      	movs	r3, #0
 800aec4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aec6:	f000 bc84 	b.w	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aeca:	4b2b      	ldr	r3, [pc, #172]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aed2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aed6:	d108      	bne.n	800aeea <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aed8:	f107 030c 	add.w	r3, r7, #12
 800aedc:	4618      	mov	r0, r3
 800aede:	f000 fdeb 	bl	800bab8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aee6:	f000 bc74 	b.w	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aeea:	2300      	movs	r3, #0
 800aeec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aeee:	f000 bc70 	b.w	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aef2:	4b21      	ldr	r3, [pc, #132]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800aef4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aef6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800aefa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800aefc:	4b1e      	ldr	r3, [pc, #120]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	f003 0304 	and.w	r3, r3, #4
 800af04:	2b04      	cmp	r3, #4
 800af06:	d10c      	bne.n	800af22 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800af08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d109      	bne.n	800af22 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800af0e:	4b1a      	ldr	r3, [pc, #104]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	08db      	lsrs	r3, r3, #3
 800af14:	f003 0303 	and.w	r3, r3, #3
 800af18:	4a18      	ldr	r2, [pc, #96]	@ (800af7c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800af1a:	fa22 f303 	lsr.w	r3, r2, r3
 800af1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800af20:	e01f      	b.n	800af62 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800af22:	4b15      	ldr	r3, [pc, #84]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800af2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800af2e:	d106      	bne.n	800af3e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800af30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800af36:	d102      	bne.n	800af3e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800af38:	4b11      	ldr	r3, [pc, #68]	@ (800af80 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800af3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800af3c:	e011      	b.n	800af62 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800af3e:	4b0e      	ldr	r3, [pc, #56]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800af46:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af4a:	d106      	bne.n	800af5a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800af4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800af52:	d102      	bne.n	800af5a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800af54:	4b0b      	ldr	r3, [pc, #44]	@ (800af84 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800af56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800af58:	e003      	b.n	800af62 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800af5a:	2300      	movs	r3, #0
 800af5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800af5e:	f000 bc38 	b.w	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800af62:	f000 bc36 	b.w	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800af66:	4b08      	ldr	r3, [pc, #32]	@ (800af88 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800af68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af6a:	f000 bc32 	b.w	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800af6e:	2300      	movs	r3, #0
 800af70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af72:	f000 bc2e 	b.w	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800af76:	bf00      	nop
 800af78:	58024400 	.word	0x58024400
 800af7c:	03d09000 	.word	0x03d09000
 800af80:	003d0900 	.word	0x003d0900
 800af84:	007a1200 	.word	0x007a1200
 800af88:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800af8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800af90:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800af94:	430b      	orrs	r3, r1
 800af96:	f040 809c 	bne.w	800b0d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800af9a:	4b9e      	ldr	r3, [pc, #632]	@ (800b214 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800af9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af9e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800afa2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800afa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afa6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800afaa:	d054      	beq.n	800b056 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800afac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800afb2:	f200 808b 	bhi.w	800b0cc <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800afb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afb8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800afbc:	f000 8083 	beq.w	800b0c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800afc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afc2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800afc6:	f200 8081 	bhi.w	800b0cc <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800afca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afcc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800afd0:	d02f      	beq.n	800b032 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800afd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afd4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800afd8:	d878      	bhi.n	800b0cc <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800afda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d004      	beq.n	800afea <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800afe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afe2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800afe6:	d012      	beq.n	800b00e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800afe8:	e070      	b.n	800b0cc <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800afea:	4b8a      	ldr	r3, [pc, #552]	@ (800b214 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aff2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aff6:	d107      	bne.n	800b008 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aff8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800affc:	4618      	mov	r0, r3
 800affe:	f000 feaf 	bl	800bd60 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b004:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b006:	e3e4      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b008:	2300      	movs	r3, #0
 800b00a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b00c:	e3e1      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b00e:	4b81      	ldr	r3, [pc, #516]	@ (800b214 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b016:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b01a:	d107      	bne.n	800b02c <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b01c:	f107 0318 	add.w	r3, r7, #24
 800b020:	4618      	mov	r0, r3
 800b022:	f000 fbf5 	bl	800b810 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b026:	69bb      	ldr	r3, [r7, #24]
 800b028:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b02a:	e3d2      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b02c:	2300      	movs	r3, #0
 800b02e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b030:	e3cf      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b032:	4b78      	ldr	r3, [pc, #480]	@ (800b214 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b03a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b03e:	d107      	bne.n	800b050 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b040:	f107 030c 	add.w	r3, r7, #12
 800b044:	4618      	mov	r0, r3
 800b046:	f000 fd37 	bl	800bab8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b04e:	e3c0      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b050:	2300      	movs	r3, #0
 800b052:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b054:	e3bd      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b056:	4b6f      	ldr	r3, [pc, #444]	@ (800b214 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b058:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b05a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b05e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b060:	4b6c      	ldr	r3, [pc, #432]	@ (800b214 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	f003 0304 	and.w	r3, r3, #4
 800b068:	2b04      	cmp	r3, #4
 800b06a:	d10c      	bne.n	800b086 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800b06c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d109      	bne.n	800b086 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b072:	4b68      	ldr	r3, [pc, #416]	@ (800b214 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	08db      	lsrs	r3, r3, #3
 800b078:	f003 0303 	and.w	r3, r3, #3
 800b07c:	4a66      	ldr	r2, [pc, #408]	@ (800b218 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800b07e:	fa22 f303 	lsr.w	r3, r2, r3
 800b082:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b084:	e01e      	b.n	800b0c4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b086:	4b63      	ldr	r3, [pc, #396]	@ (800b214 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b08e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b092:	d106      	bne.n	800b0a2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800b094:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b096:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b09a:	d102      	bne.n	800b0a2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b09c:	4b5f      	ldr	r3, [pc, #380]	@ (800b21c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800b09e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b0a0:	e010      	b.n	800b0c4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b0a2:	4b5c      	ldr	r3, [pc, #368]	@ (800b214 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b0aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b0ae:	d106      	bne.n	800b0be <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800b0b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b0b6:	d102      	bne.n	800b0be <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b0b8:	4b59      	ldr	r3, [pc, #356]	@ (800b220 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800b0ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b0bc:	e002      	b.n	800b0c4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b0be:	2300      	movs	r3, #0
 800b0c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b0c2:	e386      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b0c4:	e385      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b0c6:	4b57      	ldr	r3, [pc, #348]	@ (800b224 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800b0c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b0ca:	e382      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b0d0:	e37f      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800b0d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b0d6:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800b0da:	430b      	orrs	r3, r1
 800b0dc:	f040 80a7 	bne.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800b0e0:	4b4c      	ldr	r3, [pc, #304]	@ (800b214 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b0e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b0e4:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800b0e8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800b0ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b0f0:	d055      	beq.n	800b19e <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800b0f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b0f8:	f200 8096 	bhi.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800b0fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0fe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b102:	f000 8084 	beq.w	800b20e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800b106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b108:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b10c:	f200 808c 	bhi.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800b110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b112:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b116:	d030      	beq.n	800b17a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800b118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b11a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b11e:	f200 8083 	bhi.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800b122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b124:	2b00      	cmp	r3, #0
 800b126:	d004      	beq.n	800b132 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800b128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b12a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b12e:	d012      	beq.n	800b156 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800b130:	e07a      	b.n	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b132:	4b38      	ldr	r3, [pc, #224]	@ (800b214 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b13a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b13e:	d107      	bne.n	800b150 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b140:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b144:	4618      	mov	r0, r3
 800b146:	f000 fe0b 	bl	800bd60 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b14a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b14c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b14e:	e340      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b150:	2300      	movs	r3, #0
 800b152:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b154:	e33d      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b156:	4b2f      	ldr	r3, [pc, #188]	@ (800b214 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b15e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b162:	d107      	bne.n	800b174 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b164:	f107 0318 	add.w	r3, r7, #24
 800b168:	4618      	mov	r0, r3
 800b16a:	f000 fb51 	bl	800b810 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b16e:	69bb      	ldr	r3, [r7, #24]
 800b170:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b172:	e32e      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b174:	2300      	movs	r3, #0
 800b176:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b178:	e32b      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b17a:	4b26      	ldr	r3, [pc, #152]	@ (800b214 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b182:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b186:	d107      	bne.n	800b198 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b188:	f107 030c 	add.w	r3, r7, #12
 800b18c:	4618      	mov	r0, r3
 800b18e:	f000 fc93 	bl	800bab8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b196:	e31c      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b198:	2300      	movs	r3, #0
 800b19a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b19c:	e319      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b19e:	4b1d      	ldr	r3, [pc, #116]	@ (800b214 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b1a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b1a2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b1a6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b1a8:	4b1a      	ldr	r3, [pc, #104]	@ (800b214 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	f003 0304 	and.w	r3, r3, #4
 800b1b0:	2b04      	cmp	r3, #4
 800b1b2:	d10c      	bne.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800b1b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d109      	bne.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b1ba:	4b16      	ldr	r3, [pc, #88]	@ (800b214 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	08db      	lsrs	r3, r3, #3
 800b1c0:	f003 0303 	and.w	r3, r3, #3
 800b1c4:	4a14      	ldr	r2, [pc, #80]	@ (800b218 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800b1c6:	fa22 f303 	lsr.w	r3, r2, r3
 800b1ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b1cc:	e01e      	b.n	800b20c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b1ce:	4b11      	ldr	r3, [pc, #68]	@ (800b214 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b1d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b1da:	d106      	bne.n	800b1ea <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800b1dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b1e2:	d102      	bne.n	800b1ea <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b1e4:	4b0d      	ldr	r3, [pc, #52]	@ (800b21c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800b1e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b1e8:	e010      	b.n	800b20c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b1ea:	4b0a      	ldr	r3, [pc, #40]	@ (800b214 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b1f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b1f6:	d106      	bne.n	800b206 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800b1f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b1fe:	d102      	bne.n	800b206 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b200:	4b07      	ldr	r3, [pc, #28]	@ (800b220 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800b202:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b204:	e002      	b.n	800b20c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b206:	2300      	movs	r3, #0
 800b208:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b20a:	e2e2      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b20c:	e2e1      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b20e:	4b05      	ldr	r3, [pc, #20]	@ (800b224 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800b210:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b212:	e2de      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b214:	58024400 	.word	0x58024400
 800b218:	03d09000 	.word	0x03d09000
 800b21c:	003d0900 	.word	0x003d0900
 800b220:	007a1200 	.word	0x007a1200
 800b224:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800b228:	2300      	movs	r3, #0
 800b22a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b22c:	e2d1      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800b22e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b232:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800b236:	430b      	orrs	r3, r1
 800b238:	f040 809c 	bne.w	800b374 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800b23c:	4b93      	ldr	r3, [pc, #588]	@ (800b48c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b23e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b240:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800b244:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b246:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b248:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b24c:	d054      	beq.n	800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800b24e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b250:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b254:	f200 808b 	bhi.w	800b36e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800b258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b25a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b25e:	f000 8083 	beq.w	800b368 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800b262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b264:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b268:	f200 8081 	bhi.w	800b36e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800b26c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b26e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b272:	d02f      	beq.n	800b2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800b274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b276:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b27a:	d878      	bhi.n	800b36e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800b27c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d004      	beq.n	800b28c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800b282:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b284:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b288:	d012      	beq.n	800b2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800b28a:	e070      	b.n	800b36e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b28c:	4b7f      	ldr	r3, [pc, #508]	@ (800b48c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b294:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b298:	d107      	bne.n	800b2aa <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b29a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b29e:	4618      	mov	r0, r3
 800b2a0:	f000 fd5e 	bl	800bd60 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b2a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b2a8:	e293      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2ae:	e290      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b2b0:	4b76      	ldr	r3, [pc, #472]	@ (800b48c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b2b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b2bc:	d107      	bne.n	800b2ce <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b2be:	f107 0318 	add.w	r3, r7, #24
 800b2c2:	4618      	mov	r0, r3
 800b2c4:	f000 faa4 	bl	800b810 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b2c8:	69bb      	ldr	r3, [r7, #24]
 800b2ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b2cc:	e281      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2d2:	e27e      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b2d4:	4b6d      	ldr	r3, [pc, #436]	@ (800b48c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b2dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b2e0:	d107      	bne.n	800b2f2 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b2e2:	f107 030c 	add.w	r3, r7, #12
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	f000 fbe6 	bl	800bab8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b2f0:	e26f      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2f6:	e26c      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b2f8:	4b64      	ldr	r3, [pc, #400]	@ (800b48c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b2fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b2fc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b300:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b302:	4b62      	ldr	r3, [pc, #392]	@ (800b48c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	f003 0304 	and.w	r3, r3, #4
 800b30a:	2b04      	cmp	r3, #4
 800b30c:	d10c      	bne.n	800b328 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800b30e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b310:	2b00      	cmp	r3, #0
 800b312:	d109      	bne.n	800b328 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b314:	4b5d      	ldr	r3, [pc, #372]	@ (800b48c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	08db      	lsrs	r3, r3, #3
 800b31a:	f003 0303 	and.w	r3, r3, #3
 800b31e:	4a5c      	ldr	r2, [pc, #368]	@ (800b490 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800b320:	fa22 f303 	lsr.w	r3, r2, r3
 800b324:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b326:	e01e      	b.n	800b366 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b328:	4b58      	ldr	r3, [pc, #352]	@ (800b48c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b330:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b334:	d106      	bne.n	800b344 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800b336:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b338:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b33c:	d102      	bne.n	800b344 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b33e:	4b55      	ldr	r3, [pc, #340]	@ (800b494 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800b340:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b342:	e010      	b.n	800b366 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b344:	4b51      	ldr	r3, [pc, #324]	@ (800b48c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b34c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b350:	d106      	bne.n	800b360 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800b352:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b354:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b358:	d102      	bne.n	800b360 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b35a:	4b4f      	ldr	r3, [pc, #316]	@ (800b498 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800b35c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b35e:	e002      	b.n	800b366 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b360:	2300      	movs	r3, #0
 800b362:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b364:	e235      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b366:	e234      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b368:	4b4c      	ldr	r3, [pc, #304]	@ (800b49c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800b36a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b36c:	e231      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800b36e:	2300      	movs	r3, #0
 800b370:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b372:	e22e      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800b374:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b378:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800b37c:	430b      	orrs	r3, r1
 800b37e:	f040 808f 	bne.w	800b4a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800b382:	4b42      	ldr	r3, [pc, #264]	@ (800b48c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b384:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b386:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800b38a:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800b38c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b38e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b392:	d06b      	beq.n	800b46c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800b394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b396:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b39a:	d874      	bhi.n	800b486 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800b39c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b39e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b3a2:	d056      	beq.n	800b452 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800b3a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3a6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b3aa:	d86c      	bhi.n	800b486 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800b3ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3ae:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b3b2:	d03b      	beq.n	800b42c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800b3b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3b6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b3ba:	d864      	bhi.n	800b486 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800b3bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b3c2:	d021      	beq.n	800b408 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800b3c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b3ca:	d85c      	bhi.n	800b486 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800b3cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d004      	beq.n	800b3dc <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800b3d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b3d8:	d004      	beq.n	800b3e4 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800b3da:	e054      	b.n	800b486 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800b3dc:	f7fe fa4c 	bl	8009878 <HAL_RCC_GetPCLK1Freq>
 800b3e0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b3e2:	e1f6      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b3e4:	4b29      	ldr	r3, [pc, #164]	@ (800b48c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b3ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b3f0:	d107      	bne.n	800b402 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b3f2:	f107 0318 	add.w	r3, r7, #24
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	f000 fa0a 	bl	800b810 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b3fc:	69fb      	ldr	r3, [r7, #28]
 800b3fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b400:	e1e7      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b402:	2300      	movs	r3, #0
 800b404:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b406:	e1e4      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b408:	4b20      	ldr	r3, [pc, #128]	@ (800b48c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b410:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b414:	d107      	bne.n	800b426 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b416:	f107 030c 	add.w	r3, r7, #12
 800b41a:	4618      	mov	r0, r3
 800b41c:	f000 fb4c 	bl	800bab8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b420:	693b      	ldr	r3, [r7, #16]
 800b422:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b424:	e1d5      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b426:	2300      	movs	r3, #0
 800b428:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b42a:	e1d2      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b42c:	4b17      	ldr	r3, [pc, #92]	@ (800b48c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	f003 0304 	and.w	r3, r3, #4
 800b434:	2b04      	cmp	r3, #4
 800b436:	d109      	bne.n	800b44c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b438:	4b14      	ldr	r3, [pc, #80]	@ (800b48c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	08db      	lsrs	r3, r3, #3
 800b43e:	f003 0303 	and.w	r3, r3, #3
 800b442:	4a13      	ldr	r2, [pc, #76]	@ (800b490 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800b444:	fa22 f303 	lsr.w	r3, r2, r3
 800b448:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b44a:	e1c2      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b44c:	2300      	movs	r3, #0
 800b44e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b450:	e1bf      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800b452:	4b0e      	ldr	r3, [pc, #56]	@ (800b48c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b45a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b45e:	d102      	bne.n	800b466 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800b460:	4b0c      	ldr	r3, [pc, #48]	@ (800b494 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800b462:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b464:	e1b5      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b466:	2300      	movs	r3, #0
 800b468:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b46a:	e1b2      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b46c:	4b07      	ldr	r3, [pc, #28]	@ (800b48c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b474:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b478:	d102      	bne.n	800b480 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800b47a:	4b07      	ldr	r3, [pc, #28]	@ (800b498 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800b47c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b47e:	e1a8      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b480:	2300      	movs	r3, #0
 800b482:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b484:	e1a5      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800b486:	2300      	movs	r3, #0
 800b488:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b48a:	e1a2      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b48c:	58024400 	.word	0x58024400
 800b490:	03d09000 	.word	0x03d09000
 800b494:	003d0900 	.word	0x003d0900
 800b498:	007a1200 	.word	0x007a1200
 800b49c:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800b4a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b4a4:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800b4a8:	430b      	orrs	r3, r1
 800b4aa:	d173      	bne.n	800b594 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800b4ac:	4b9c      	ldr	r3, [pc, #624]	@ (800b720 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b4ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b4b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b4b4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b4b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b4bc:	d02f      	beq.n	800b51e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800b4be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b4c4:	d863      	bhi.n	800b58e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800b4c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d004      	beq.n	800b4d6 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800b4cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b4d2:	d012      	beq.n	800b4fa <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800b4d4:	e05b      	b.n	800b58e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b4d6:	4b92      	ldr	r3, [pc, #584]	@ (800b720 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b4de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b4e2:	d107      	bne.n	800b4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b4e4:	f107 0318 	add.w	r3, r7, #24
 800b4e8:	4618      	mov	r0, r3
 800b4ea:	f000 f991 	bl	800b810 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b4ee:	69bb      	ldr	r3, [r7, #24]
 800b4f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b4f2:	e16e      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b4f8:	e16b      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b4fa:	4b89      	ldr	r3, [pc, #548]	@ (800b720 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b502:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b506:	d107      	bne.n	800b518 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b508:	f107 030c 	add.w	r3, r7, #12
 800b50c:	4618      	mov	r0, r3
 800b50e:	f000 fad3 	bl	800bab8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800b512:	697b      	ldr	r3, [r7, #20]
 800b514:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b516:	e15c      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b518:	2300      	movs	r3, #0
 800b51a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b51c:	e159      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b51e:	4b80      	ldr	r3, [pc, #512]	@ (800b720 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b522:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b526:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b528:	4b7d      	ldr	r3, [pc, #500]	@ (800b720 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	f003 0304 	and.w	r3, r3, #4
 800b530:	2b04      	cmp	r3, #4
 800b532:	d10c      	bne.n	800b54e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800b534:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b536:	2b00      	cmp	r3, #0
 800b538:	d109      	bne.n	800b54e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b53a:	4b79      	ldr	r3, [pc, #484]	@ (800b720 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	08db      	lsrs	r3, r3, #3
 800b540:	f003 0303 	and.w	r3, r3, #3
 800b544:	4a77      	ldr	r2, [pc, #476]	@ (800b724 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800b546:	fa22 f303 	lsr.w	r3, r2, r3
 800b54a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b54c:	e01e      	b.n	800b58c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b54e:	4b74      	ldr	r3, [pc, #464]	@ (800b720 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b556:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b55a:	d106      	bne.n	800b56a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800b55c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b55e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b562:	d102      	bne.n	800b56a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b564:	4b70      	ldr	r3, [pc, #448]	@ (800b728 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800b566:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b568:	e010      	b.n	800b58c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b56a:	4b6d      	ldr	r3, [pc, #436]	@ (800b720 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b572:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b576:	d106      	bne.n	800b586 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800b578:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b57a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b57e:	d102      	bne.n	800b586 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b580:	4b6a      	ldr	r3, [pc, #424]	@ (800b72c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800b582:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b584:	e002      	b.n	800b58c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b586:	2300      	movs	r3, #0
 800b588:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b58a:	e122      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b58c:	e121      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800b58e:	2300      	movs	r3, #0
 800b590:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b592:	e11e      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800b594:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b598:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800b59c:	430b      	orrs	r3, r1
 800b59e:	d133      	bne.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800b5a0:	4b5f      	ldr	r3, [pc, #380]	@ (800b720 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b5a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b5a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b5a8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b5aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d004      	beq.n	800b5ba <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800b5b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b5b6:	d012      	beq.n	800b5de <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800b5b8:	e023      	b.n	800b602 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b5ba:	4b59      	ldr	r3, [pc, #356]	@ (800b720 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b5c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b5c6:	d107      	bne.n	800b5d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b5c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	f000 fbc7 	bl	800bd60 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b5d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b5d6:	e0fc      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b5d8:	2300      	movs	r3, #0
 800b5da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b5dc:	e0f9      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b5de:	4b50      	ldr	r3, [pc, #320]	@ (800b720 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b5e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b5ea:	d107      	bne.n	800b5fc <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b5ec:	f107 0318 	add.w	r3, r7, #24
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	f000 f90d 	bl	800b810 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800b5f6:	6a3b      	ldr	r3, [r7, #32]
 800b5f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b5fa:	e0ea      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b5fc:	2300      	movs	r3, #0
 800b5fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b600:	e0e7      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800b602:	2300      	movs	r3, #0
 800b604:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b606:	e0e4      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800b608:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b60c:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800b610:	430b      	orrs	r3, r1
 800b612:	f040 808d 	bne.w	800b730 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800b616:	4b42      	ldr	r3, [pc, #264]	@ (800b720 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b61a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800b61e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b622:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b626:	d06b      	beq.n	800b700 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800b628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b62a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b62e:	d874      	bhi.n	800b71a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b630:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b632:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b636:	d056      	beq.n	800b6e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800b638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b63a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b63e:	d86c      	bhi.n	800b71a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b640:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b642:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b646:	d03b      	beq.n	800b6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800b648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b64a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b64e:	d864      	bhi.n	800b71a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b652:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b656:	d021      	beq.n	800b69c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800b658:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b65a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b65e:	d85c      	bhi.n	800b71a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b662:	2b00      	cmp	r3, #0
 800b664:	d004      	beq.n	800b670 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800b666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b668:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b66c:	d004      	beq.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800b66e:	e054      	b.n	800b71a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800b670:	f000 f8b8 	bl	800b7e4 <HAL_RCCEx_GetD3PCLK1Freq>
 800b674:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b676:	e0ac      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b678:	4b29      	ldr	r3, [pc, #164]	@ (800b720 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b680:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b684:	d107      	bne.n	800b696 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b686:	f107 0318 	add.w	r3, r7, #24
 800b68a:	4618      	mov	r0, r3
 800b68c:	f000 f8c0 	bl	800b810 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b690:	69fb      	ldr	r3, [r7, #28]
 800b692:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b694:	e09d      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b696:	2300      	movs	r3, #0
 800b698:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b69a:	e09a      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b69c:	4b20      	ldr	r3, [pc, #128]	@ (800b720 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b6a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b6a8:	d107      	bne.n	800b6ba <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b6aa:	f107 030c 	add.w	r3, r7, #12
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	f000 fa02 	bl	800bab8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b6b4:	693b      	ldr	r3, [r7, #16]
 800b6b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b6b8:	e08b      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b6ba:	2300      	movs	r3, #0
 800b6bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b6be:	e088      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b6c0:	4b17      	ldr	r3, [pc, #92]	@ (800b720 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	f003 0304 	and.w	r3, r3, #4
 800b6c8:	2b04      	cmp	r3, #4
 800b6ca:	d109      	bne.n	800b6e0 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b6cc:	4b14      	ldr	r3, [pc, #80]	@ (800b720 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	08db      	lsrs	r3, r3, #3
 800b6d2:	f003 0303 	and.w	r3, r3, #3
 800b6d6:	4a13      	ldr	r2, [pc, #76]	@ (800b724 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800b6d8:	fa22 f303 	lsr.w	r3, r2, r3
 800b6dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b6de:	e078      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b6e4:	e075      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800b6e6:	4b0e      	ldr	r3, [pc, #56]	@ (800b720 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b6ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b6f2:	d102      	bne.n	800b6fa <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800b6f4:	4b0c      	ldr	r3, [pc, #48]	@ (800b728 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800b6f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b6f8:	e06b      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b6fe:	e068      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b700:	4b07      	ldr	r3, [pc, #28]	@ (800b720 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b708:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b70c:	d102      	bne.n	800b714 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800b70e:	4b07      	ldr	r3, [pc, #28]	@ (800b72c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800b710:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b712:	e05e      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b714:	2300      	movs	r3, #0
 800b716:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b718:	e05b      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800b71a:	2300      	movs	r3, #0
 800b71c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b71e:	e058      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b720:	58024400 	.word	0x58024400
 800b724:	03d09000 	.word	0x03d09000
 800b728:	003d0900 	.word	0x003d0900
 800b72c:	007a1200 	.word	0x007a1200
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800b730:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b734:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800b738:	430b      	orrs	r3, r1
 800b73a:	d148      	bne.n	800b7ce <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800b73c:	4b27      	ldr	r3, [pc, #156]	@ (800b7dc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b73e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b740:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b744:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b748:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b74c:	d02a      	beq.n	800b7a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800b74e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b750:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b754:	d838      	bhi.n	800b7c8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800b756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d004      	beq.n	800b766 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800b75c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b75e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b762:	d00d      	beq.n	800b780 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800b764:	e030      	b.n	800b7c8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b766:	4b1d      	ldr	r3, [pc, #116]	@ (800b7dc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b76e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b772:	d102      	bne.n	800b77a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800b774:	4b1a      	ldr	r3, [pc, #104]	@ (800b7e0 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800b776:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b778:	e02b      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b77a:	2300      	movs	r3, #0
 800b77c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b77e:	e028      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b780:	4b16      	ldr	r3, [pc, #88]	@ (800b7dc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b788:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b78c:	d107      	bne.n	800b79e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b78e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b792:	4618      	mov	r0, r3
 800b794:	f000 fae4 	bl	800bd60 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b79a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b79c:	e019      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b79e:	2300      	movs	r3, #0
 800b7a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b7a2:	e016      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b7a4:	4b0d      	ldr	r3, [pc, #52]	@ (800b7dc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b7ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b7b0:	d107      	bne.n	800b7c2 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b7b2:	f107 0318 	add.w	r3, r7, #24
 800b7b6:	4618      	mov	r0, r3
 800b7b8:	f000 f82a 	bl	800b810 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b7bc:	69fb      	ldr	r3, [r7, #28]
 800b7be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b7c0:	e007      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b7c2:	2300      	movs	r3, #0
 800b7c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b7c6:	e004      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b7cc:	e001      	b.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800b7d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b7d4:	4618      	mov	r0, r3
 800b7d6:	3740      	adds	r7, #64	@ 0x40
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	bd80      	pop	{r7, pc}
 800b7dc:	58024400 	.word	0x58024400
 800b7e0:	007a1200 	.word	0x007a1200

0800b7e4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800b7e4:	b580      	push	{r7, lr}
 800b7e6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800b7e8:	f7fe f816 	bl	8009818 <HAL_RCC_GetHCLKFreq>
 800b7ec:	4602      	mov	r2, r0
 800b7ee:	4b06      	ldr	r3, [pc, #24]	@ (800b808 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800b7f0:	6a1b      	ldr	r3, [r3, #32]
 800b7f2:	091b      	lsrs	r3, r3, #4
 800b7f4:	f003 0307 	and.w	r3, r3, #7
 800b7f8:	4904      	ldr	r1, [pc, #16]	@ (800b80c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800b7fa:	5ccb      	ldrb	r3, [r1, r3]
 800b7fc:	f003 031f 	and.w	r3, r3, #31
 800b800:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800b804:	4618      	mov	r0, r3
 800b806:	bd80      	pop	{r7, pc}
 800b808:	58024400 	.word	0x58024400
 800b80c:	080137a0 	.word	0x080137a0

0800b810 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800b810:	b480      	push	{r7}
 800b812:	b089      	sub	sp, #36	@ 0x24
 800b814:	af00      	add	r7, sp, #0
 800b816:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b818:	4ba1      	ldr	r3, [pc, #644]	@ (800baa0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b81a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b81c:	f003 0303 	and.w	r3, r3, #3
 800b820:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800b822:	4b9f      	ldr	r3, [pc, #636]	@ (800baa0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b824:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b826:	0b1b      	lsrs	r3, r3, #12
 800b828:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b82c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800b82e:	4b9c      	ldr	r3, [pc, #624]	@ (800baa0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b832:	091b      	lsrs	r3, r3, #4
 800b834:	f003 0301 	and.w	r3, r3, #1
 800b838:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800b83a:	4b99      	ldr	r3, [pc, #612]	@ (800baa0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b83c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b83e:	08db      	lsrs	r3, r3, #3
 800b840:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b844:	693a      	ldr	r2, [r7, #16]
 800b846:	fb02 f303 	mul.w	r3, r2, r3
 800b84a:	ee07 3a90 	vmov	s15, r3
 800b84e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b852:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800b856:	697b      	ldr	r3, [r7, #20]
 800b858:	2b00      	cmp	r3, #0
 800b85a:	f000 8111 	beq.w	800ba80 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800b85e:	69bb      	ldr	r3, [r7, #24]
 800b860:	2b02      	cmp	r3, #2
 800b862:	f000 8083 	beq.w	800b96c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800b866:	69bb      	ldr	r3, [r7, #24]
 800b868:	2b02      	cmp	r3, #2
 800b86a:	f200 80a1 	bhi.w	800b9b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800b86e:	69bb      	ldr	r3, [r7, #24]
 800b870:	2b00      	cmp	r3, #0
 800b872:	d003      	beq.n	800b87c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800b874:	69bb      	ldr	r3, [r7, #24]
 800b876:	2b01      	cmp	r3, #1
 800b878:	d056      	beq.n	800b928 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800b87a:	e099      	b.n	800b9b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b87c:	4b88      	ldr	r3, [pc, #544]	@ (800baa0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	f003 0320 	and.w	r3, r3, #32
 800b884:	2b00      	cmp	r3, #0
 800b886:	d02d      	beq.n	800b8e4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b888:	4b85      	ldr	r3, [pc, #532]	@ (800baa0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	08db      	lsrs	r3, r3, #3
 800b88e:	f003 0303 	and.w	r3, r3, #3
 800b892:	4a84      	ldr	r2, [pc, #528]	@ (800baa4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800b894:	fa22 f303 	lsr.w	r3, r2, r3
 800b898:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b89a:	68bb      	ldr	r3, [r7, #8]
 800b89c:	ee07 3a90 	vmov	s15, r3
 800b8a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b8a4:	697b      	ldr	r3, [r7, #20]
 800b8a6:	ee07 3a90 	vmov	s15, r3
 800b8aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b8ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b8b2:	4b7b      	ldr	r3, [pc, #492]	@ (800baa0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b8b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b8b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b8ba:	ee07 3a90 	vmov	s15, r3
 800b8be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b8c2:	ed97 6a03 	vldr	s12, [r7, #12]
 800b8c6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800baa8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b8ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b8ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b8d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b8d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b8da:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b8de:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b8e2:	e087      	b.n	800b9f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b8e4:	697b      	ldr	r3, [r7, #20]
 800b8e6:	ee07 3a90 	vmov	s15, r3
 800b8ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b8ee:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800baac <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800b8f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b8f6:	4b6a      	ldr	r3, [pc, #424]	@ (800baa0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b8f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b8fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b8fe:	ee07 3a90 	vmov	s15, r3
 800b902:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b906:	ed97 6a03 	vldr	s12, [r7, #12]
 800b90a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800baa8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b90e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b912:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b916:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b91a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b91e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b922:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b926:	e065      	b.n	800b9f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b928:	697b      	ldr	r3, [r7, #20]
 800b92a:	ee07 3a90 	vmov	s15, r3
 800b92e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b932:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800bab0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b936:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b93a:	4b59      	ldr	r3, [pc, #356]	@ (800baa0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b93c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b93e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b942:	ee07 3a90 	vmov	s15, r3
 800b946:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b94a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b94e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800baa8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b952:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b956:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b95a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b95e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b962:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b966:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b96a:	e043      	b.n	800b9f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b96c:	697b      	ldr	r3, [r7, #20]
 800b96e:	ee07 3a90 	vmov	s15, r3
 800b972:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b976:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800bab4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800b97a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b97e:	4b48      	ldr	r3, [pc, #288]	@ (800baa0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b980:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b982:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b986:	ee07 3a90 	vmov	s15, r3
 800b98a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b98e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b992:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800baa8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b996:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b99a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b99e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b9a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b9a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b9aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b9ae:	e021      	b.n	800b9f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b9b0:	697b      	ldr	r3, [r7, #20]
 800b9b2:	ee07 3a90 	vmov	s15, r3
 800b9b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b9ba:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800bab0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b9be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b9c2:	4b37      	ldr	r3, [pc, #220]	@ (800baa0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b9c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b9ca:	ee07 3a90 	vmov	s15, r3
 800b9ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b9d2:	ed97 6a03 	vldr	s12, [r7, #12]
 800b9d6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800baa8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b9da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b9de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b9e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b9e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b9ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b9ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b9f2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800b9f4:	4b2a      	ldr	r3, [pc, #168]	@ (800baa0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b9f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9f8:	0a5b      	lsrs	r3, r3, #9
 800b9fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b9fe:	ee07 3a90 	vmov	s15, r3
 800ba02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba06:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ba0a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ba0e:	edd7 6a07 	vldr	s13, [r7, #28]
 800ba12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ba16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ba1a:	ee17 2a90 	vmov	r2, s15
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800ba22:	4b1f      	ldr	r3, [pc, #124]	@ (800baa0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ba24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba26:	0c1b      	lsrs	r3, r3, #16
 800ba28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ba2c:	ee07 3a90 	vmov	s15, r3
 800ba30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba34:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ba38:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ba3c:	edd7 6a07 	vldr	s13, [r7, #28]
 800ba40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ba44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ba48:	ee17 2a90 	vmov	r2, s15
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800ba50:	4b13      	ldr	r3, [pc, #76]	@ (800baa0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ba52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba54:	0e1b      	lsrs	r3, r3, #24
 800ba56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ba5a:	ee07 3a90 	vmov	s15, r3
 800ba5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba62:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ba66:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ba6a:	edd7 6a07 	vldr	s13, [r7, #28]
 800ba6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ba72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ba76:	ee17 2a90 	vmov	r2, s15
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800ba7e:	e008      	b.n	800ba92 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	2200      	movs	r2, #0
 800ba84:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	2200      	movs	r2, #0
 800ba8a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	2200      	movs	r2, #0
 800ba90:	609a      	str	r2, [r3, #8]
}
 800ba92:	bf00      	nop
 800ba94:	3724      	adds	r7, #36	@ 0x24
 800ba96:	46bd      	mov	sp, r7
 800ba98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9c:	4770      	bx	lr
 800ba9e:	bf00      	nop
 800baa0:	58024400 	.word	0x58024400
 800baa4:	03d09000 	.word	0x03d09000
 800baa8:	46000000 	.word	0x46000000
 800baac:	4c742400 	.word	0x4c742400
 800bab0:	4a742400 	.word	0x4a742400
 800bab4:	4af42400 	.word	0x4af42400

0800bab8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800bab8:	b480      	push	{r7}
 800baba:	b089      	sub	sp, #36	@ 0x24
 800babc:	af00      	add	r7, sp, #0
 800babe:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bac0:	4ba1      	ldr	r3, [pc, #644]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bac4:	f003 0303 	and.w	r3, r3, #3
 800bac8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800baca:	4b9f      	ldr	r3, [pc, #636]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bacc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bace:	0d1b      	lsrs	r3, r3, #20
 800bad0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bad4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800bad6:	4b9c      	ldr	r3, [pc, #624]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bada:	0a1b      	lsrs	r3, r3, #8
 800badc:	f003 0301 	and.w	r3, r3, #1
 800bae0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800bae2:	4b99      	ldr	r3, [pc, #612]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bae6:	08db      	lsrs	r3, r3, #3
 800bae8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800baec:	693a      	ldr	r2, [r7, #16]
 800baee:	fb02 f303 	mul.w	r3, r2, r3
 800baf2:	ee07 3a90 	vmov	s15, r3
 800baf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bafa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800bafe:	697b      	ldr	r3, [r7, #20]
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	f000 8111 	beq.w	800bd28 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800bb06:	69bb      	ldr	r3, [r7, #24]
 800bb08:	2b02      	cmp	r3, #2
 800bb0a:	f000 8083 	beq.w	800bc14 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800bb0e:	69bb      	ldr	r3, [r7, #24]
 800bb10:	2b02      	cmp	r3, #2
 800bb12:	f200 80a1 	bhi.w	800bc58 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800bb16:	69bb      	ldr	r3, [r7, #24]
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d003      	beq.n	800bb24 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800bb1c:	69bb      	ldr	r3, [r7, #24]
 800bb1e:	2b01      	cmp	r3, #1
 800bb20:	d056      	beq.n	800bbd0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800bb22:	e099      	b.n	800bc58 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bb24:	4b88      	ldr	r3, [pc, #544]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	f003 0320 	and.w	r3, r3, #32
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d02d      	beq.n	800bb8c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bb30:	4b85      	ldr	r3, [pc, #532]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	08db      	lsrs	r3, r3, #3
 800bb36:	f003 0303 	and.w	r3, r3, #3
 800bb3a:	4a84      	ldr	r2, [pc, #528]	@ (800bd4c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800bb3c:	fa22 f303 	lsr.w	r3, r2, r3
 800bb40:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800bb42:	68bb      	ldr	r3, [r7, #8]
 800bb44:	ee07 3a90 	vmov	s15, r3
 800bb48:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bb4c:	697b      	ldr	r3, [r7, #20]
 800bb4e:	ee07 3a90 	vmov	s15, r3
 800bb52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bb5a:	4b7b      	ldr	r3, [pc, #492]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bb5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bb62:	ee07 3a90 	vmov	s15, r3
 800bb66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bb6a:	ed97 6a03 	vldr	s12, [r7, #12]
 800bb6e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800bd50 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800bb72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bb76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bb7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bb7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bb82:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bb86:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800bb8a:	e087      	b.n	800bc9c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800bb8c:	697b      	ldr	r3, [r7, #20]
 800bb8e:	ee07 3a90 	vmov	s15, r3
 800bb92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb96:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800bd54 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800bb9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bb9e:	4b6a      	ldr	r3, [pc, #424]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bba2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bba6:	ee07 3a90 	vmov	s15, r3
 800bbaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bbae:	ed97 6a03 	vldr	s12, [r7, #12]
 800bbb2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800bd50 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800bbb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bbba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bbbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bbc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bbc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bbca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bbce:	e065      	b.n	800bc9c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800bbd0:	697b      	ldr	r3, [r7, #20]
 800bbd2:	ee07 3a90 	vmov	s15, r3
 800bbd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bbda:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800bd58 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800bbde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bbe2:	4b59      	ldr	r3, [pc, #356]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bbe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bbe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bbea:	ee07 3a90 	vmov	s15, r3
 800bbee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bbf2:	ed97 6a03 	vldr	s12, [r7, #12]
 800bbf6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800bd50 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800bbfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bbfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bc02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bc06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bc0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bc0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bc12:	e043      	b.n	800bc9c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800bc14:	697b      	ldr	r3, [r7, #20]
 800bc16:	ee07 3a90 	vmov	s15, r3
 800bc1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bc1e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800bd5c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800bc22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bc26:	4b48      	ldr	r3, [pc, #288]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bc28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bc2e:	ee07 3a90 	vmov	s15, r3
 800bc32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bc36:	ed97 6a03 	vldr	s12, [r7, #12]
 800bc3a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800bd50 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800bc3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bc42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bc46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bc4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bc4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bc52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bc56:	e021      	b.n	800bc9c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800bc58:	697b      	ldr	r3, [r7, #20]
 800bc5a:	ee07 3a90 	vmov	s15, r3
 800bc5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bc62:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800bd58 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800bc66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bc6a:	4b37      	ldr	r3, [pc, #220]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bc6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bc72:	ee07 3a90 	vmov	s15, r3
 800bc76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bc7a:	ed97 6a03 	vldr	s12, [r7, #12]
 800bc7e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800bd50 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800bc82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bc86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bc8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bc8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bc92:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bc96:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bc9a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800bc9c:	4b2a      	ldr	r3, [pc, #168]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bc9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bca0:	0a5b      	lsrs	r3, r3, #9
 800bca2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bca6:	ee07 3a90 	vmov	s15, r3
 800bcaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bcae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bcb2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bcb6:	edd7 6a07 	vldr	s13, [r7, #28]
 800bcba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bcbe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bcc2:	ee17 2a90 	vmov	r2, s15
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800bcca:	4b1f      	ldr	r3, [pc, #124]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bcce:	0c1b      	lsrs	r3, r3, #16
 800bcd0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bcd4:	ee07 3a90 	vmov	s15, r3
 800bcd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bcdc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bce0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bce4:	edd7 6a07 	vldr	s13, [r7, #28]
 800bce8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bcec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bcf0:	ee17 2a90 	vmov	r2, s15
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800bcf8:	4b13      	ldr	r3, [pc, #76]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bcfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bcfc:	0e1b      	lsrs	r3, r3, #24
 800bcfe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bd02:	ee07 3a90 	vmov	s15, r3
 800bd06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bd0a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bd0e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bd12:	edd7 6a07 	vldr	s13, [r7, #28]
 800bd16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bd1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bd1e:	ee17 2a90 	vmov	r2, s15
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800bd26:	e008      	b.n	800bd3a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	2200      	movs	r2, #0
 800bd2c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	2200      	movs	r2, #0
 800bd32:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	2200      	movs	r2, #0
 800bd38:	609a      	str	r2, [r3, #8]
}
 800bd3a:	bf00      	nop
 800bd3c:	3724      	adds	r7, #36	@ 0x24
 800bd3e:	46bd      	mov	sp, r7
 800bd40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd44:	4770      	bx	lr
 800bd46:	bf00      	nop
 800bd48:	58024400 	.word	0x58024400
 800bd4c:	03d09000 	.word	0x03d09000
 800bd50:	46000000 	.word	0x46000000
 800bd54:	4c742400 	.word	0x4c742400
 800bd58:	4a742400 	.word	0x4a742400
 800bd5c:	4af42400 	.word	0x4af42400

0800bd60 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800bd60:	b480      	push	{r7}
 800bd62:	b089      	sub	sp, #36	@ 0x24
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bd68:	4ba0      	ldr	r3, [pc, #640]	@ (800bfec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bd6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd6c:	f003 0303 	and.w	r3, r3, #3
 800bd70:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800bd72:	4b9e      	ldr	r3, [pc, #632]	@ (800bfec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bd74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd76:	091b      	lsrs	r3, r3, #4
 800bd78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bd7c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800bd7e:	4b9b      	ldr	r3, [pc, #620]	@ (800bfec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bd80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd82:	f003 0301 	and.w	r3, r3, #1
 800bd86:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800bd88:	4b98      	ldr	r3, [pc, #608]	@ (800bfec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bd8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd8c:	08db      	lsrs	r3, r3, #3
 800bd8e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bd92:	693a      	ldr	r2, [r7, #16]
 800bd94:	fb02 f303 	mul.w	r3, r2, r3
 800bd98:	ee07 3a90 	vmov	s15, r3
 800bd9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bda0:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800bda4:	697b      	ldr	r3, [r7, #20]
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	f000 8111 	beq.w	800bfce <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800bdac:	69bb      	ldr	r3, [r7, #24]
 800bdae:	2b02      	cmp	r3, #2
 800bdb0:	f000 8083 	beq.w	800beba <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800bdb4:	69bb      	ldr	r3, [r7, #24]
 800bdb6:	2b02      	cmp	r3, #2
 800bdb8:	f200 80a1 	bhi.w	800befe <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800bdbc:	69bb      	ldr	r3, [r7, #24]
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d003      	beq.n	800bdca <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800bdc2:	69bb      	ldr	r3, [r7, #24]
 800bdc4:	2b01      	cmp	r3, #1
 800bdc6:	d056      	beq.n	800be76 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800bdc8:	e099      	b.n	800befe <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bdca:	4b88      	ldr	r3, [pc, #544]	@ (800bfec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	f003 0320 	and.w	r3, r3, #32
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d02d      	beq.n	800be32 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bdd6:	4b85      	ldr	r3, [pc, #532]	@ (800bfec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	08db      	lsrs	r3, r3, #3
 800bddc:	f003 0303 	and.w	r3, r3, #3
 800bde0:	4a83      	ldr	r2, [pc, #524]	@ (800bff0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800bde2:	fa22 f303 	lsr.w	r3, r2, r3
 800bde6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bde8:	68bb      	ldr	r3, [r7, #8]
 800bdea:	ee07 3a90 	vmov	s15, r3
 800bdee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bdf2:	697b      	ldr	r3, [r7, #20]
 800bdf4:	ee07 3a90 	vmov	s15, r3
 800bdf8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bdfc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800be00:	4b7a      	ldr	r3, [pc, #488]	@ (800bfec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800be02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be08:	ee07 3a90 	vmov	s15, r3
 800be0c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800be10:	ed97 6a03 	vldr	s12, [r7, #12]
 800be14:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800bff4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800be18:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800be1c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800be20:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800be24:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800be28:	ee67 7a27 	vmul.f32	s15, s14, s15
 800be2c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800be30:	e087      	b.n	800bf42 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800be32:	697b      	ldr	r3, [r7, #20]
 800be34:	ee07 3a90 	vmov	s15, r3
 800be38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800be3c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800bff8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800be40:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800be44:	4b69      	ldr	r3, [pc, #420]	@ (800bfec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800be46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be4c:	ee07 3a90 	vmov	s15, r3
 800be50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800be54:	ed97 6a03 	vldr	s12, [r7, #12]
 800be58:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800bff4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800be5c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800be60:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800be64:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800be68:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800be6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800be70:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800be74:	e065      	b.n	800bf42 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800be76:	697b      	ldr	r3, [r7, #20]
 800be78:	ee07 3a90 	vmov	s15, r3
 800be7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800be80:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800bffc <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800be84:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800be88:	4b58      	ldr	r3, [pc, #352]	@ (800bfec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800be8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be90:	ee07 3a90 	vmov	s15, r3
 800be94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800be98:	ed97 6a03 	vldr	s12, [r7, #12]
 800be9c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800bff4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bea0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bea4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bea8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800beac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800beb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800beb4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800beb8:	e043      	b.n	800bf42 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800beba:	697b      	ldr	r3, [r7, #20]
 800bebc:	ee07 3a90 	vmov	s15, r3
 800bec0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bec4:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800c000 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800bec8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800becc:	4b47      	ldr	r3, [pc, #284]	@ (800bfec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bed0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bed4:	ee07 3a90 	vmov	s15, r3
 800bed8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bedc:	ed97 6a03 	vldr	s12, [r7, #12]
 800bee0:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800bff4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bee4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bee8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800beec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bef0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bef4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bef8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800befc:	e021      	b.n	800bf42 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800befe:	697b      	ldr	r3, [r7, #20]
 800bf00:	ee07 3a90 	vmov	s15, r3
 800bf04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bf08:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800bff8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800bf0c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bf10:	4b36      	ldr	r3, [pc, #216]	@ (800bfec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bf12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bf18:	ee07 3a90 	vmov	s15, r3
 800bf1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bf20:	ed97 6a03 	vldr	s12, [r7, #12]
 800bf24:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800bff4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bf28:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bf2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bf30:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bf34:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bf38:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bf3c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bf40:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800bf42:	4b2a      	ldr	r3, [pc, #168]	@ (800bfec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bf44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf46:	0a5b      	lsrs	r3, r3, #9
 800bf48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bf4c:	ee07 3a90 	vmov	s15, r3
 800bf50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bf54:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bf58:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bf5c:	edd7 6a07 	vldr	s13, [r7, #28]
 800bf60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bf64:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bf68:	ee17 2a90 	vmov	r2, s15
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800bf70:	4b1e      	ldr	r3, [pc, #120]	@ (800bfec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bf72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf74:	0c1b      	lsrs	r3, r3, #16
 800bf76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bf7a:	ee07 3a90 	vmov	s15, r3
 800bf7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bf82:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bf86:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bf8a:	edd7 6a07 	vldr	s13, [r7, #28]
 800bf8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bf92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bf96:	ee17 2a90 	vmov	r2, s15
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800bf9e:	4b13      	ldr	r3, [pc, #76]	@ (800bfec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bfa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bfa2:	0e1b      	lsrs	r3, r3, #24
 800bfa4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bfa8:	ee07 3a90 	vmov	s15, r3
 800bfac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bfb0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bfb4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bfb8:	edd7 6a07 	vldr	s13, [r7, #28]
 800bfbc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bfc0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bfc4:	ee17 2a90 	vmov	r2, s15
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800bfcc:	e008      	b.n	800bfe0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	2200      	movs	r2, #0
 800bfd2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	2200      	movs	r2, #0
 800bfd8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	2200      	movs	r2, #0
 800bfde:	609a      	str	r2, [r3, #8]
}
 800bfe0:	bf00      	nop
 800bfe2:	3724      	adds	r7, #36	@ 0x24
 800bfe4:	46bd      	mov	sp, r7
 800bfe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfea:	4770      	bx	lr
 800bfec:	58024400 	.word	0x58024400
 800bff0:	03d09000 	.word	0x03d09000
 800bff4:	46000000 	.word	0x46000000
 800bff8:	4c742400 	.word	0x4c742400
 800bffc:	4a742400 	.word	0x4a742400
 800c000:	4af42400 	.word	0x4af42400

0800c004 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800c004:	b580      	push	{r7, lr}
 800c006:	b084      	sub	sp, #16
 800c008:	af00      	add	r7, sp, #0
 800c00a:	6078      	str	r0, [r7, #4]
 800c00c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c00e:	2300      	movs	r3, #0
 800c010:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c012:	4b53      	ldr	r3, [pc, #332]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c016:	f003 0303 	and.w	r3, r3, #3
 800c01a:	2b03      	cmp	r3, #3
 800c01c:	d101      	bne.n	800c022 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800c01e:	2301      	movs	r3, #1
 800c020:	e099      	b.n	800c156 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800c022:	4b4f      	ldr	r3, [pc, #316]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	4a4e      	ldr	r2, [pc, #312]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c028:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c02c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c02e:	f7f7 fea3 	bl	8003d78 <HAL_GetTick>
 800c032:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c034:	e008      	b.n	800c048 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800c036:	f7f7 fe9f 	bl	8003d78 <HAL_GetTick>
 800c03a:	4602      	mov	r2, r0
 800c03c:	68bb      	ldr	r3, [r7, #8]
 800c03e:	1ad3      	subs	r3, r2, r3
 800c040:	2b02      	cmp	r3, #2
 800c042:	d901      	bls.n	800c048 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800c044:	2303      	movs	r3, #3
 800c046:	e086      	b.n	800c156 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c048:	4b45      	ldr	r3, [pc, #276]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c050:	2b00      	cmp	r3, #0
 800c052:	d1f0      	bne.n	800c036 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800c054:	4b42      	ldr	r3, [pc, #264]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c056:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c058:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	031b      	lsls	r3, r3, #12
 800c062:	493f      	ldr	r1, [pc, #252]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c064:	4313      	orrs	r3, r2
 800c066:	628b      	str	r3, [r1, #40]	@ 0x28
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	685b      	ldr	r3, [r3, #4]
 800c06c:	3b01      	subs	r3, #1
 800c06e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	689b      	ldr	r3, [r3, #8]
 800c076:	3b01      	subs	r3, #1
 800c078:	025b      	lsls	r3, r3, #9
 800c07a:	b29b      	uxth	r3, r3
 800c07c:	431a      	orrs	r2, r3
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	68db      	ldr	r3, [r3, #12]
 800c082:	3b01      	subs	r3, #1
 800c084:	041b      	lsls	r3, r3, #16
 800c086:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800c08a:	431a      	orrs	r2, r3
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	691b      	ldr	r3, [r3, #16]
 800c090:	3b01      	subs	r3, #1
 800c092:	061b      	lsls	r3, r3, #24
 800c094:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800c098:	4931      	ldr	r1, [pc, #196]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c09a:	4313      	orrs	r3, r2
 800c09c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800c09e:	4b30      	ldr	r3, [pc, #192]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c0a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0a2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	695b      	ldr	r3, [r3, #20]
 800c0aa:	492d      	ldr	r1, [pc, #180]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c0ac:	4313      	orrs	r3, r2
 800c0ae:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800c0b0:	4b2b      	ldr	r3, [pc, #172]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c0b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0b4:	f023 0220 	bic.w	r2, r3, #32
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	699b      	ldr	r3, [r3, #24]
 800c0bc:	4928      	ldr	r1, [pc, #160]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c0be:	4313      	orrs	r3, r2
 800c0c0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800c0c2:	4b27      	ldr	r3, [pc, #156]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c0c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0c6:	4a26      	ldr	r2, [pc, #152]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c0c8:	f023 0310 	bic.w	r3, r3, #16
 800c0cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800c0ce:	4b24      	ldr	r3, [pc, #144]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c0d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c0d2:	4b24      	ldr	r3, [pc, #144]	@ (800c164 <RCCEx_PLL2_Config+0x160>)
 800c0d4:	4013      	ands	r3, r2
 800c0d6:	687a      	ldr	r2, [r7, #4]
 800c0d8:	69d2      	ldr	r2, [r2, #28]
 800c0da:	00d2      	lsls	r2, r2, #3
 800c0dc:	4920      	ldr	r1, [pc, #128]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c0de:	4313      	orrs	r3, r2
 800c0e0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800c0e2:	4b1f      	ldr	r3, [pc, #124]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c0e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0e6:	4a1e      	ldr	r2, [pc, #120]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c0e8:	f043 0310 	orr.w	r3, r3, #16
 800c0ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800c0ee:	683b      	ldr	r3, [r7, #0]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d106      	bne.n	800c102 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800c0f4:	4b1a      	ldr	r3, [pc, #104]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c0f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0f8:	4a19      	ldr	r2, [pc, #100]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c0fa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c0fe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c100:	e00f      	b.n	800c122 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800c102:	683b      	ldr	r3, [r7, #0]
 800c104:	2b01      	cmp	r3, #1
 800c106:	d106      	bne.n	800c116 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800c108:	4b15      	ldr	r3, [pc, #84]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c10a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c10c:	4a14      	ldr	r2, [pc, #80]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c10e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c112:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c114:	e005      	b.n	800c122 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800c116:	4b12      	ldr	r3, [pc, #72]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c11a:	4a11      	ldr	r2, [pc, #68]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c11c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c120:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800c122:	4b0f      	ldr	r3, [pc, #60]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	4a0e      	ldr	r2, [pc, #56]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c128:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c12c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c12e:	f7f7 fe23 	bl	8003d78 <HAL_GetTick>
 800c132:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c134:	e008      	b.n	800c148 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800c136:	f7f7 fe1f 	bl	8003d78 <HAL_GetTick>
 800c13a:	4602      	mov	r2, r0
 800c13c:	68bb      	ldr	r3, [r7, #8]
 800c13e:	1ad3      	subs	r3, r2, r3
 800c140:	2b02      	cmp	r3, #2
 800c142:	d901      	bls.n	800c148 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800c144:	2303      	movs	r3, #3
 800c146:	e006      	b.n	800c156 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c148:	4b05      	ldr	r3, [pc, #20]	@ (800c160 <RCCEx_PLL2_Config+0x15c>)
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c150:	2b00      	cmp	r3, #0
 800c152:	d0f0      	beq.n	800c136 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800c154:	7bfb      	ldrb	r3, [r7, #15]
}
 800c156:	4618      	mov	r0, r3
 800c158:	3710      	adds	r7, #16
 800c15a:	46bd      	mov	sp, r7
 800c15c:	bd80      	pop	{r7, pc}
 800c15e:	bf00      	nop
 800c160:	58024400 	.word	0x58024400
 800c164:	ffff0007 	.word	0xffff0007

0800c168 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800c168:	b580      	push	{r7, lr}
 800c16a:	b084      	sub	sp, #16
 800c16c:	af00      	add	r7, sp, #0
 800c16e:	6078      	str	r0, [r7, #4]
 800c170:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c172:	2300      	movs	r3, #0
 800c174:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c176:	4b53      	ldr	r3, [pc, #332]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c17a:	f003 0303 	and.w	r3, r3, #3
 800c17e:	2b03      	cmp	r3, #3
 800c180:	d101      	bne.n	800c186 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800c182:	2301      	movs	r3, #1
 800c184:	e099      	b.n	800c2ba <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800c186:	4b4f      	ldr	r3, [pc, #316]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	4a4e      	ldr	r2, [pc, #312]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c18c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c190:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c192:	f7f7 fdf1 	bl	8003d78 <HAL_GetTick>
 800c196:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c198:	e008      	b.n	800c1ac <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c19a:	f7f7 fded 	bl	8003d78 <HAL_GetTick>
 800c19e:	4602      	mov	r2, r0
 800c1a0:	68bb      	ldr	r3, [r7, #8]
 800c1a2:	1ad3      	subs	r3, r2, r3
 800c1a4:	2b02      	cmp	r3, #2
 800c1a6:	d901      	bls.n	800c1ac <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800c1a8:	2303      	movs	r3, #3
 800c1aa:	e086      	b.n	800c2ba <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c1ac:	4b45      	ldr	r3, [pc, #276]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d1f0      	bne.n	800c19a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800c1b8:	4b42      	ldr	r3, [pc, #264]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c1ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1bc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	051b      	lsls	r3, r3, #20
 800c1c6:	493f      	ldr	r1, [pc, #252]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c1c8:	4313      	orrs	r3, r2
 800c1ca:	628b      	str	r3, [r1, #40]	@ 0x28
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	685b      	ldr	r3, [r3, #4]
 800c1d0:	3b01      	subs	r3, #1
 800c1d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	689b      	ldr	r3, [r3, #8]
 800c1da:	3b01      	subs	r3, #1
 800c1dc:	025b      	lsls	r3, r3, #9
 800c1de:	b29b      	uxth	r3, r3
 800c1e0:	431a      	orrs	r2, r3
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	68db      	ldr	r3, [r3, #12]
 800c1e6:	3b01      	subs	r3, #1
 800c1e8:	041b      	lsls	r3, r3, #16
 800c1ea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800c1ee:	431a      	orrs	r2, r3
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	691b      	ldr	r3, [r3, #16]
 800c1f4:	3b01      	subs	r3, #1
 800c1f6:	061b      	lsls	r3, r3, #24
 800c1f8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800c1fc:	4931      	ldr	r1, [pc, #196]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c1fe:	4313      	orrs	r3, r2
 800c200:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800c202:	4b30      	ldr	r3, [pc, #192]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c206:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	695b      	ldr	r3, [r3, #20]
 800c20e:	492d      	ldr	r1, [pc, #180]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c210:	4313      	orrs	r3, r2
 800c212:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800c214:	4b2b      	ldr	r3, [pc, #172]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c218:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	699b      	ldr	r3, [r3, #24]
 800c220:	4928      	ldr	r1, [pc, #160]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c222:	4313      	orrs	r3, r2
 800c224:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800c226:	4b27      	ldr	r3, [pc, #156]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c228:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c22a:	4a26      	ldr	r2, [pc, #152]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c22c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c230:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800c232:	4b24      	ldr	r3, [pc, #144]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c234:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c236:	4b24      	ldr	r3, [pc, #144]	@ (800c2c8 <RCCEx_PLL3_Config+0x160>)
 800c238:	4013      	ands	r3, r2
 800c23a:	687a      	ldr	r2, [r7, #4]
 800c23c:	69d2      	ldr	r2, [r2, #28]
 800c23e:	00d2      	lsls	r2, r2, #3
 800c240:	4920      	ldr	r1, [pc, #128]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c242:	4313      	orrs	r3, r2
 800c244:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800c246:	4b1f      	ldr	r3, [pc, #124]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c24a:	4a1e      	ldr	r2, [pc, #120]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c24c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c250:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800c252:	683b      	ldr	r3, [r7, #0]
 800c254:	2b00      	cmp	r3, #0
 800c256:	d106      	bne.n	800c266 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800c258:	4b1a      	ldr	r3, [pc, #104]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c25a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c25c:	4a19      	ldr	r2, [pc, #100]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c25e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800c262:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c264:	e00f      	b.n	800c286 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800c266:	683b      	ldr	r3, [r7, #0]
 800c268:	2b01      	cmp	r3, #1
 800c26a:	d106      	bne.n	800c27a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800c26c:	4b15      	ldr	r3, [pc, #84]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c26e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c270:	4a14      	ldr	r2, [pc, #80]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c272:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800c276:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c278:	e005      	b.n	800c286 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800c27a:	4b12      	ldr	r3, [pc, #72]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c27c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c27e:	4a11      	ldr	r2, [pc, #68]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c280:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c284:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800c286:	4b0f      	ldr	r3, [pc, #60]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	4a0e      	ldr	r2, [pc, #56]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c28c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c290:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c292:	f7f7 fd71 	bl	8003d78 <HAL_GetTick>
 800c296:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c298:	e008      	b.n	800c2ac <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c29a:	f7f7 fd6d 	bl	8003d78 <HAL_GetTick>
 800c29e:	4602      	mov	r2, r0
 800c2a0:	68bb      	ldr	r3, [r7, #8]
 800c2a2:	1ad3      	subs	r3, r2, r3
 800c2a4:	2b02      	cmp	r3, #2
 800c2a6:	d901      	bls.n	800c2ac <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800c2a8:	2303      	movs	r3, #3
 800c2aa:	e006      	b.n	800c2ba <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c2ac:	4b05      	ldr	r3, [pc, #20]	@ (800c2c4 <RCCEx_PLL3_Config+0x15c>)
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d0f0      	beq.n	800c29a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800c2b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2ba:	4618      	mov	r0, r3
 800c2bc:	3710      	adds	r7, #16
 800c2be:	46bd      	mov	sp, r7
 800c2c0:	bd80      	pop	{r7, pc}
 800c2c2:	bf00      	nop
 800c2c4:	58024400 	.word	0x58024400
 800c2c8:	ffff0007 	.word	0xffff0007

0800c2cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c2cc:	b580      	push	{r7, lr}
 800c2ce:	b082      	sub	sp, #8
 800c2d0:	af00      	add	r7, sp, #0
 800c2d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d101      	bne.n	800c2de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c2da:	2301      	movs	r3, #1
 800c2dc:	e049      	b.n	800c372 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c2e4:	b2db      	uxtb	r3, r3
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d106      	bne.n	800c2f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	2200      	movs	r2, #0
 800c2ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c2f2:	6878      	ldr	r0, [r7, #4]
 800c2f4:	f7f7 f9a8 	bl	8003648 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	2202      	movs	r2, #2
 800c2fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	681a      	ldr	r2, [r3, #0]
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	3304      	adds	r3, #4
 800c308:	4619      	mov	r1, r3
 800c30a:	4610      	mov	r0, r2
 800c30c:	f000 f8a6 	bl	800c45c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	2201      	movs	r2, #1
 800c314:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	2201      	movs	r2, #1
 800c31c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	2201      	movs	r2, #1
 800c324:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	2201      	movs	r2, #1
 800c32c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	2201      	movs	r2, #1
 800c334:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	2201      	movs	r2, #1
 800c33c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	2201      	movs	r2, #1
 800c344:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	2201      	movs	r2, #1
 800c34c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	2201      	movs	r2, #1
 800c354:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	2201      	movs	r2, #1
 800c35c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	2201      	movs	r2, #1
 800c364:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	2201      	movs	r2, #1
 800c36c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c370:	2300      	movs	r3, #0
}
 800c372:	4618      	mov	r0, r3
 800c374:	3708      	adds	r7, #8
 800c376:	46bd      	mov	sp, r7
 800c378:	bd80      	pop	{r7, pc}
	...

0800c37c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800c37c:	b480      	push	{r7}
 800c37e:	b085      	sub	sp, #20
 800c380:	af00      	add	r7, sp, #0
 800c382:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c38a:	b2db      	uxtb	r3, r3
 800c38c:	2b01      	cmp	r3, #1
 800c38e:	d001      	beq.n	800c394 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800c390:	2301      	movs	r3, #1
 800c392:	e04c      	b.n	800c42e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	2202      	movs	r2, #2
 800c398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	4a26      	ldr	r2, [pc, #152]	@ (800c43c <HAL_TIM_Base_Start+0xc0>)
 800c3a2:	4293      	cmp	r3, r2
 800c3a4:	d022      	beq.n	800c3ec <HAL_TIM_Base_Start+0x70>
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c3ae:	d01d      	beq.n	800c3ec <HAL_TIM_Base_Start+0x70>
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	4a22      	ldr	r2, [pc, #136]	@ (800c440 <HAL_TIM_Base_Start+0xc4>)
 800c3b6:	4293      	cmp	r3, r2
 800c3b8:	d018      	beq.n	800c3ec <HAL_TIM_Base_Start+0x70>
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	4a21      	ldr	r2, [pc, #132]	@ (800c444 <HAL_TIM_Base_Start+0xc8>)
 800c3c0:	4293      	cmp	r3, r2
 800c3c2:	d013      	beq.n	800c3ec <HAL_TIM_Base_Start+0x70>
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	4a1f      	ldr	r2, [pc, #124]	@ (800c448 <HAL_TIM_Base_Start+0xcc>)
 800c3ca:	4293      	cmp	r3, r2
 800c3cc:	d00e      	beq.n	800c3ec <HAL_TIM_Base_Start+0x70>
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	4a1e      	ldr	r2, [pc, #120]	@ (800c44c <HAL_TIM_Base_Start+0xd0>)
 800c3d4:	4293      	cmp	r3, r2
 800c3d6:	d009      	beq.n	800c3ec <HAL_TIM_Base_Start+0x70>
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	4a1c      	ldr	r2, [pc, #112]	@ (800c450 <HAL_TIM_Base_Start+0xd4>)
 800c3de:	4293      	cmp	r3, r2
 800c3e0:	d004      	beq.n	800c3ec <HAL_TIM_Base_Start+0x70>
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	4a1b      	ldr	r2, [pc, #108]	@ (800c454 <HAL_TIM_Base_Start+0xd8>)
 800c3e8:	4293      	cmp	r3, r2
 800c3ea:	d115      	bne.n	800c418 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	689a      	ldr	r2, [r3, #8]
 800c3f2:	4b19      	ldr	r3, [pc, #100]	@ (800c458 <HAL_TIM_Base_Start+0xdc>)
 800c3f4:	4013      	ands	r3, r2
 800c3f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	2b06      	cmp	r3, #6
 800c3fc:	d015      	beq.n	800c42a <HAL_TIM_Base_Start+0xae>
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c404:	d011      	beq.n	800c42a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	681a      	ldr	r2, [r3, #0]
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	f042 0201 	orr.w	r2, r2, #1
 800c414:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c416:	e008      	b.n	800c42a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	681a      	ldr	r2, [r3, #0]
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	f042 0201 	orr.w	r2, r2, #1
 800c426:	601a      	str	r2, [r3, #0]
 800c428:	e000      	b.n	800c42c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c42a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c42c:	2300      	movs	r3, #0
}
 800c42e:	4618      	mov	r0, r3
 800c430:	3714      	adds	r7, #20
 800c432:	46bd      	mov	sp, r7
 800c434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c438:	4770      	bx	lr
 800c43a:	bf00      	nop
 800c43c:	40010000 	.word	0x40010000
 800c440:	40000400 	.word	0x40000400
 800c444:	40000800 	.word	0x40000800
 800c448:	40000c00 	.word	0x40000c00
 800c44c:	40010400 	.word	0x40010400
 800c450:	40001800 	.word	0x40001800
 800c454:	40014000 	.word	0x40014000
 800c458:	00010007 	.word	0x00010007

0800c45c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c45c:	b480      	push	{r7}
 800c45e:	b085      	sub	sp, #20
 800c460:	af00      	add	r7, sp, #0
 800c462:	6078      	str	r0, [r7, #4]
 800c464:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	4a43      	ldr	r2, [pc, #268]	@ (800c57c <TIM_Base_SetConfig+0x120>)
 800c470:	4293      	cmp	r3, r2
 800c472:	d013      	beq.n	800c49c <TIM_Base_SetConfig+0x40>
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c47a:	d00f      	beq.n	800c49c <TIM_Base_SetConfig+0x40>
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	4a40      	ldr	r2, [pc, #256]	@ (800c580 <TIM_Base_SetConfig+0x124>)
 800c480:	4293      	cmp	r3, r2
 800c482:	d00b      	beq.n	800c49c <TIM_Base_SetConfig+0x40>
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	4a3f      	ldr	r2, [pc, #252]	@ (800c584 <TIM_Base_SetConfig+0x128>)
 800c488:	4293      	cmp	r3, r2
 800c48a:	d007      	beq.n	800c49c <TIM_Base_SetConfig+0x40>
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	4a3e      	ldr	r2, [pc, #248]	@ (800c588 <TIM_Base_SetConfig+0x12c>)
 800c490:	4293      	cmp	r3, r2
 800c492:	d003      	beq.n	800c49c <TIM_Base_SetConfig+0x40>
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	4a3d      	ldr	r2, [pc, #244]	@ (800c58c <TIM_Base_SetConfig+0x130>)
 800c498:	4293      	cmp	r3, r2
 800c49a:	d108      	bne.n	800c4ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c4a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c4a4:	683b      	ldr	r3, [r7, #0]
 800c4a6:	685b      	ldr	r3, [r3, #4]
 800c4a8:	68fa      	ldr	r2, [r7, #12]
 800c4aa:	4313      	orrs	r3, r2
 800c4ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	4a32      	ldr	r2, [pc, #200]	@ (800c57c <TIM_Base_SetConfig+0x120>)
 800c4b2:	4293      	cmp	r3, r2
 800c4b4:	d01f      	beq.n	800c4f6 <TIM_Base_SetConfig+0x9a>
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c4bc:	d01b      	beq.n	800c4f6 <TIM_Base_SetConfig+0x9a>
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	4a2f      	ldr	r2, [pc, #188]	@ (800c580 <TIM_Base_SetConfig+0x124>)
 800c4c2:	4293      	cmp	r3, r2
 800c4c4:	d017      	beq.n	800c4f6 <TIM_Base_SetConfig+0x9a>
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	4a2e      	ldr	r2, [pc, #184]	@ (800c584 <TIM_Base_SetConfig+0x128>)
 800c4ca:	4293      	cmp	r3, r2
 800c4cc:	d013      	beq.n	800c4f6 <TIM_Base_SetConfig+0x9a>
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	4a2d      	ldr	r2, [pc, #180]	@ (800c588 <TIM_Base_SetConfig+0x12c>)
 800c4d2:	4293      	cmp	r3, r2
 800c4d4:	d00f      	beq.n	800c4f6 <TIM_Base_SetConfig+0x9a>
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	4a2c      	ldr	r2, [pc, #176]	@ (800c58c <TIM_Base_SetConfig+0x130>)
 800c4da:	4293      	cmp	r3, r2
 800c4dc:	d00b      	beq.n	800c4f6 <TIM_Base_SetConfig+0x9a>
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	4a2b      	ldr	r2, [pc, #172]	@ (800c590 <TIM_Base_SetConfig+0x134>)
 800c4e2:	4293      	cmp	r3, r2
 800c4e4:	d007      	beq.n	800c4f6 <TIM_Base_SetConfig+0x9a>
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	4a2a      	ldr	r2, [pc, #168]	@ (800c594 <TIM_Base_SetConfig+0x138>)
 800c4ea:	4293      	cmp	r3, r2
 800c4ec:	d003      	beq.n	800c4f6 <TIM_Base_SetConfig+0x9a>
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	4a29      	ldr	r2, [pc, #164]	@ (800c598 <TIM_Base_SetConfig+0x13c>)
 800c4f2:	4293      	cmp	r3, r2
 800c4f4:	d108      	bne.n	800c508 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c4fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c4fe:	683b      	ldr	r3, [r7, #0]
 800c500:	68db      	ldr	r3, [r3, #12]
 800c502:	68fa      	ldr	r2, [r7, #12]
 800c504:	4313      	orrs	r3, r2
 800c506:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c50e:	683b      	ldr	r3, [r7, #0]
 800c510:	695b      	ldr	r3, [r3, #20]
 800c512:	4313      	orrs	r3, r2
 800c514:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c516:	683b      	ldr	r3, [r7, #0]
 800c518:	689a      	ldr	r2, [r3, #8]
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c51e:	683b      	ldr	r3, [r7, #0]
 800c520:	681a      	ldr	r2, [r3, #0]
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	4a14      	ldr	r2, [pc, #80]	@ (800c57c <TIM_Base_SetConfig+0x120>)
 800c52a:	4293      	cmp	r3, r2
 800c52c:	d00f      	beq.n	800c54e <TIM_Base_SetConfig+0xf2>
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	4a16      	ldr	r2, [pc, #88]	@ (800c58c <TIM_Base_SetConfig+0x130>)
 800c532:	4293      	cmp	r3, r2
 800c534:	d00b      	beq.n	800c54e <TIM_Base_SetConfig+0xf2>
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	4a15      	ldr	r2, [pc, #84]	@ (800c590 <TIM_Base_SetConfig+0x134>)
 800c53a:	4293      	cmp	r3, r2
 800c53c:	d007      	beq.n	800c54e <TIM_Base_SetConfig+0xf2>
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	4a14      	ldr	r2, [pc, #80]	@ (800c594 <TIM_Base_SetConfig+0x138>)
 800c542:	4293      	cmp	r3, r2
 800c544:	d003      	beq.n	800c54e <TIM_Base_SetConfig+0xf2>
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	4a13      	ldr	r2, [pc, #76]	@ (800c598 <TIM_Base_SetConfig+0x13c>)
 800c54a:	4293      	cmp	r3, r2
 800c54c:	d103      	bne.n	800c556 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c54e:	683b      	ldr	r3, [r7, #0]
 800c550:	691a      	ldr	r2, [r3, #16]
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	f043 0204 	orr.w	r2, r3, #4
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	2201      	movs	r2, #1
 800c566:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	68fa      	ldr	r2, [r7, #12]
 800c56c:	601a      	str	r2, [r3, #0]
}
 800c56e:	bf00      	nop
 800c570:	3714      	adds	r7, #20
 800c572:	46bd      	mov	sp, r7
 800c574:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c578:	4770      	bx	lr
 800c57a:	bf00      	nop
 800c57c:	40010000 	.word	0x40010000
 800c580:	40000400 	.word	0x40000400
 800c584:	40000800 	.word	0x40000800
 800c588:	40000c00 	.word	0x40000c00
 800c58c:	40010400 	.word	0x40010400
 800c590:	40014000 	.word	0x40014000
 800c594:	40014400 	.word	0x40014400
 800c598:	40014800 	.word	0x40014800

0800c59c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c59c:	b480      	push	{r7}
 800c59e:	b085      	sub	sp, #20
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	6078      	str	r0, [r7, #4]
 800c5a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c5ac:	2b01      	cmp	r3, #1
 800c5ae:	d101      	bne.n	800c5b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c5b0:	2302      	movs	r3, #2
 800c5b2:	e06d      	b.n	800c690 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	2201      	movs	r2, #1
 800c5b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	2202      	movs	r2, #2
 800c5c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	685b      	ldr	r3, [r3, #4]
 800c5ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	689b      	ldr	r3, [r3, #8]
 800c5d2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	4a30      	ldr	r2, [pc, #192]	@ (800c69c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c5da:	4293      	cmp	r3, r2
 800c5dc:	d004      	beq.n	800c5e8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	4a2f      	ldr	r2, [pc, #188]	@ (800c6a0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c5e4:	4293      	cmp	r3, r2
 800c5e6:	d108      	bne.n	800c5fa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c5ee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c5f0:	683b      	ldr	r3, [r7, #0]
 800c5f2:	685b      	ldr	r3, [r3, #4]
 800c5f4:	68fa      	ldr	r2, [r7, #12]
 800c5f6:	4313      	orrs	r3, r2
 800c5f8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c600:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c602:	683b      	ldr	r3, [r7, #0]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	68fa      	ldr	r2, [r7, #12]
 800c608:	4313      	orrs	r3, r2
 800c60a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	68fa      	ldr	r2, [r7, #12]
 800c612:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	4a20      	ldr	r2, [pc, #128]	@ (800c69c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c61a:	4293      	cmp	r3, r2
 800c61c:	d022      	beq.n	800c664 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c626:	d01d      	beq.n	800c664 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	4a1d      	ldr	r2, [pc, #116]	@ (800c6a4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800c62e:	4293      	cmp	r3, r2
 800c630:	d018      	beq.n	800c664 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	4a1c      	ldr	r2, [pc, #112]	@ (800c6a8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800c638:	4293      	cmp	r3, r2
 800c63a:	d013      	beq.n	800c664 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	4a1a      	ldr	r2, [pc, #104]	@ (800c6ac <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c642:	4293      	cmp	r3, r2
 800c644:	d00e      	beq.n	800c664 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	4a15      	ldr	r2, [pc, #84]	@ (800c6a0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c64c:	4293      	cmp	r3, r2
 800c64e:	d009      	beq.n	800c664 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	4a16      	ldr	r2, [pc, #88]	@ (800c6b0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c656:	4293      	cmp	r3, r2
 800c658:	d004      	beq.n	800c664 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	4a15      	ldr	r2, [pc, #84]	@ (800c6b4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c660:	4293      	cmp	r3, r2
 800c662:	d10c      	bne.n	800c67e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c664:	68bb      	ldr	r3, [r7, #8]
 800c666:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c66a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c66c:	683b      	ldr	r3, [r7, #0]
 800c66e:	689b      	ldr	r3, [r3, #8]
 800c670:	68ba      	ldr	r2, [r7, #8]
 800c672:	4313      	orrs	r3, r2
 800c674:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	68ba      	ldr	r2, [r7, #8]
 800c67c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	2201      	movs	r2, #1
 800c682:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	2200      	movs	r2, #0
 800c68a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c68e:	2300      	movs	r3, #0
}
 800c690:	4618      	mov	r0, r3
 800c692:	3714      	adds	r7, #20
 800c694:	46bd      	mov	sp, r7
 800c696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c69a:	4770      	bx	lr
 800c69c:	40010000 	.word	0x40010000
 800c6a0:	40010400 	.word	0x40010400
 800c6a4:	40000400 	.word	0x40000400
 800c6a8:	40000800 	.word	0x40000800
 800c6ac:	40000c00 	.word	0x40000c00
 800c6b0:	40001800 	.word	0x40001800
 800c6b4:	40014000 	.word	0x40014000

0800c6b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c6b8:	b580      	push	{r7, lr}
 800c6ba:	b082      	sub	sp, #8
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d101      	bne.n	800c6ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c6c6:	2301      	movs	r3, #1
 800c6c8:	e042      	b.n	800c750 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d106      	bne.n	800c6e2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	2200      	movs	r2, #0
 800c6d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c6dc:	6878      	ldr	r0, [r7, #4]
 800c6de:	f7f7 f839 	bl	8003754 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	2224      	movs	r2, #36	@ 0x24
 800c6e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	681a      	ldr	r2, [r3, #0]
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	f022 0201 	bic.w	r2, r2, #1
 800c6f8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d002      	beq.n	800c708 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c702:	6878      	ldr	r0, [r7, #4]
 800c704:	f000 fd90 	bl	800d228 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c708:	6878      	ldr	r0, [r7, #4]
 800c70a:	f000 f825 	bl	800c758 <UART_SetConfig>
 800c70e:	4603      	mov	r3, r0
 800c710:	2b01      	cmp	r3, #1
 800c712:	d101      	bne.n	800c718 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c714:	2301      	movs	r3, #1
 800c716:	e01b      	b.n	800c750 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	685a      	ldr	r2, [r3, #4]
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c726:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	689a      	ldr	r2, [r3, #8]
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c736:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	681a      	ldr	r2, [r3, #0]
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	f042 0201 	orr.w	r2, r2, #1
 800c746:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c748:	6878      	ldr	r0, [r7, #4]
 800c74a:	f000 fe0f 	bl	800d36c <UART_CheckIdleState>
 800c74e:	4603      	mov	r3, r0
}
 800c750:	4618      	mov	r0, r3
 800c752:	3708      	adds	r7, #8
 800c754:	46bd      	mov	sp, r7
 800c756:	bd80      	pop	{r7, pc}

0800c758 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c758:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c75c:	b092      	sub	sp, #72	@ 0x48
 800c75e:	af00      	add	r7, sp, #0
 800c760:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c762:	2300      	movs	r3, #0
 800c764:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c768:	697b      	ldr	r3, [r7, #20]
 800c76a:	689a      	ldr	r2, [r3, #8]
 800c76c:	697b      	ldr	r3, [r7, #20]
 800c76e:	691b      	ldr	r3, [r3, #16]
 800c770:	431a      	orrs	r2, r3
 800c772:	697b      	ldr	r3, [r7, #20]
 800c774:	695b      	ldr	r3, [r3, #20]
 800c776:	431a      	orrs	r2, r3
 800c778:	697b      	ldr	r3, [r7, #20]
 800c77a:	69db      	ldr	r3, [r3, #28]
 800c77c:	4313      	orrs	r3, r2
 800c77e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c780:	697b      	ldr	r3, [r7, #20]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	681a      	ldr	r2, [r3, #0]
 800c786:	4bbe      	ldr	r3, [pc, #760]	@ (800ca80 <UART_SetConfig+0x328>)
 800c788:	4013      	ands	r3, r2
 800c78a:	697a      	ldr	r2, [r7, #20]
 800c78c:	6812      	ldr	r2, [r2, #0]
 800c78e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c790:	430b      	orrs	r3, r1
 800c792:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c794:	697b      	ldr	r3, [r7, #20]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	685b      	ldr	r3, [r3, #4]
 800c79a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c79e:	697b      	ldr	r3, [r7, #20]
 800c7a0:	68da      	ldr	r2, [r3, #12]
 800c7a2:	697b      	ldr	r3, [r7, #20]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	430a      	orrs	r2, r1
 800c7a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c7aa:	697b      	ldr	r3, [r7, #20]
 800c7ac:	699b      	ldr	r3, [r3, #24]
 800c7ae:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c7b0:	697b      	ldr	r3, [r7, #20]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	4ab3      	ldr	r2, [pc, #716]	@ (800ca84 <UART_SetConfig+0x32c>)
 800c7b6:	4293      	cmp	r3, r2
 800c7b8:	d004      	beq.n	800c7c4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c7ba:	697b      	ldr	r3, [r7, #20]
 800c7bc:	6a1b      	ldr	r3, [r3, #32]
 800c7be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c7c0:	4313      	orrs	r3, r2
 800c7c2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c7c4:	697b      	ldr	r3, [r7, #20]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	689a      	ldr	r2, [r3, #8]
 800c7ca:	4baf      	ldr	r3, [pc, #700]	@ (800ca88 <UART_SetConfig+0x330>)
 800c7cc:	4013      	ands	r3, r2
 800c7ce:	697a      	ldr	r2, [r7, #20]
 800c7d0:	6812      	ldr	r2, [r2, #0]
 800c7d2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c7d4:	430b      	orrs	r3, r1
 800c7d6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c7d8:	697b      	ldr	r3, [r7, #20]
 800c7da:	681b      	ldr	r3, [r3, #0]
 800c7dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7de:	f023 010f 	bic.w	r1, r3, #15
 800c7e2:	697b      	ldr	r3, [r7, #20]
 800c7e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c7e6:	697b      	ldr	r3, [r7, #20]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	430a      	orrs	r2, r1
 800c7ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c7ee:	697b      	ldr	r3, [r7, #20]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	4aa6      	ldr	r2, [pc, #664]	@ (800ca8c <UART_SetConfig+0x334>)
 800c7f4:	4293      	cmp	r3, r2
 800c7f6:	d177      	bne.n	800c8e8 <UART_SetConfig+0x190>
 800c7f8:	4ba5      	ldr	r3, [pc, #660]	@ (800ca90 <UART_SetConfig+0x338>)
 800c7fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c7fc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c800:	2b28      	cmp	r3, #40	@ 0x28
 800c802:	d86d      	bhi.n	800c8e0 <UART_SetConfig+0x188>
 800c804:	a201      	add	r2, pc, #4	@ (adr r2, 800c80c <UART_SetConfig+0xb4>)
 800c806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c80a:	bf00      	nop
 800c80c:	0800c8b1 	.word	0x0800c8b1
 800c810:	0800c8e1 	.word	0x0800c8e1
 800c814:	0800c8e1 	.word	0x0800c8e1
 800c818:	0800c8e1 	.word	0x0800c8e1
 800c81c:	0800c8e1 	.word	0x0800c8e1
 800c820:	0800c8e1 	.word	0x0800c8e1
 800c824:	0800c8e1 	.word	0x0800c8e1
 800c828:	0800c8e1 	.word	0x0800c8e1
 800c82c:	0800c8b9 	.word	0x0800c8b9
 800c830:	0800c8e1 	.word	0x0800c8e1
 800c834:	0800c8e1 	.word	0x0800c8e1
 800c838:	0800c8e1 	.word	0x0800c8e1
 800c83c:	0800c8e1 	.word	0x0800c8e1
 800c840:	0800c8e1 	.word	0x0800c8e1
 800c844:	0800c8e1 	.word	0x0800c8e1
 800c848:	0800c8e1 	.word	0x0800c8e1
 800c84c:	0800c8c1 	.word	0x0800c8c1
 800c850:	0800c8e1 	.word	0x0800c8e1
 800c854:	0800c8e1 	.word	0x0800c8e1
 800c858:	0800c8e1 	.word	0x0800c8e1
 800c85c:	0800c8e1 	.word	0x0800c8e1
 800c860:	0800c8e1 	.word	0x0800c8e1
 800c864:	0800c8e1 	.word	0x0800c8e1
 800c868:	0800c8e1 	.word	0x0800c8e1
 800c86c:	0800c8c9 	.word	0x0800c8c9
 800c870:	0800c8e1 	.word	0x0800c8e1
 800c874:	0800c8e1 	.word	0x0800c8e1
 800c878:	0800c8e1 	.word	0x0800c8e1
 800c87c:	0800c8e1 	.word	0x0800c8e1
 800c880:	0800c8e1 	.word	0x0800c8e1
 800c884:	0800c8e1 	.word	0x0800c8e1
 800c888:	0800c8e1 	.word	0x0800c8e1
 800c88c:	0800c8d1 	.word	0x0800c8d1
 800c890:	0800c8e1 	.word	0x0800c8e1
 800c894:	0800c8e1 	.word	0x0800c8e1
 800c898:	0800c8e1 	.word	0x0800c8e1
 800c89c:	0800c8e1 	.word	0x0800c8e1
 800c8a0:	0800c8e1 	.word	0x0800c8e1
 800c8a4:	0800c8e1 	.word	0x0800c8e1
 800c8a8:	0800c8e1 	.word	0x0800c8e1
 800c8ac:	0800c8d9 	.word	0x0800c8d9
 800c8b0:	2301      	movs	r3, #1
 800c8b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c8b6:	e222      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800c8b8:	2304      	movs	r3, #4
 800c8ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c8be:	e21e      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800c8c0:	2308      	movs	r3, #8
 800c8c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c8c6:	e21a      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800c8c8:	2310      	movs	r3, #16
 800c8ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c8ce:	e216      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800c8d0:	2320      	movs	r3, #32
 800c8d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c8d6:	e212      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800c8d8:	2340      	movs	r3, #64	@ 0x40
 800c8da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c8de:	e20e      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800c8e0:	2380      	movs	r3, #128	@ 0x80
 800c8e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c8e6:	e20a      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800c8e8:	697b      	ldr	r3, [r7, #20]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	4a69      	ldr	r2, [pc, #420]	@ (800ca94 <UART_SetConfig+0x33c>)
 800c8ee:	4293      	cmp	r3, r2
 800c8f0:	d130      	bne.n	800c954 <UART_SetConfig+0x1fc>
 800c8f2:	4b67      	ldr	r3, [pc, #412]	@ (800ca90 <UART_SetConfig+0x338>)
 800c8f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c8f6:	f003 0307 	and.w	r3, r3, #7
 800c8fa:	2b05      	cmp	r3, #5
 800c8fc:	d826      	bhi.n	800c94c <UART_SetConfig+0x1f4>
 800c8fe:	a201      	add	r2, pc, #4	@ (adr r2, 800c904 <UART_SetConfig+0x1ac>)
 800c900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c904:	0800c91d 	.word	0x0800c91d
 800c908:	0800c925 	.word	0x0800c925
 800c90c:	0800c92d 	.word	0x0800c92d
 800c910:	0800c935 	.word	0x0800c935
 800c914:	0800c93d 	.word	0x0800c93d
 800c918:	0800c945 	.word	0x0800c945
 800c91c:	2300      	movs	r3, #0
 800c91e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c922:	e1ec      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800c924:	2304      	movs	r3, #4
 800c926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c92a:	e1e8      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800c92c:	2308      	movs	r3, #8
 800c92e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c932:	e1e4      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800c934:	2310      	movs	r3, #16
 800c936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c93a:	e1e0      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800c93c:	2320      	movs	r3, #32
 800c93e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c942:	e1dc      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800c944:	2340      	movs	r3, #64	@ 0x40
 800c946:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c94a:	e1d8      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800c94c:	2380      	movs	r3, #128	@ 0x80
 800c94e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c952:	e1d4      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800c954:	697b      	ldr	r3, [r7, #20]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	4a4f      	ldr	r2, [pc, #316]	@ (800ca98 <UART_SetConfig+0x340>)
 800c95a:	4293      	cmp	r3, r2
 800c95c:	d130      	bne.n	800c9c0 <UART_SetConfig+0x268>
 800c95e:	4b4c      	ldr	r3, [pc, #304]	@ (800ca90 <UART_SetConfig+0x338>)
 800c960:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c962:	f003 0307 	and.w	r3, r3, #7
 800c966:	2b05      	cmp	r3, #5
 800c968:	d826      	bhi.n	800c9b8 <UART_SetConfig+0x260>
 800c96a:	a201      	add	r2, pc, #4	@ (adr r2, 800c970 <UART_SetConfig+0x218>)
 800c96c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c970:	0800c989 	.word	0x0800c989
 800c974:	0800c991 	.word	0x0800c991
 800c978:	0800c999 	.word	0x0800c999
 800c97c:	0800c9a1 	.word	0x0800c9a1
 800c980:	0800c9a9 	.word	0x0800c9a9
 800c984:	0800c9b1 	.word	0x0800c9b1
 800c988:	2300      	movs	r3, #0
 800c98a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c98e:	e1b6      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800c990:	2304      	movs	r3, #4
 800c992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c996:	e1b2      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800c998:	2308      	movs	r3, #8
 800c99a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c99e:	e1ae      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800c9a0:	2310      	movs	r3, #16
 800c9a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9a6:	e1aa      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800c9a8:	2320      	movs	r3, #32
 800c9aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9ae:	e1a6      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800c9b0:	2340      	movs	r3, #64	@ 0x40
 800c9b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9b6:	e1a2      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800c9b8:	2380      	movs	r3, #128	@ 0x80
 800c9ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9be:	e19e      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800c9c0:	697b      	ldr	r3, [r7, #20]
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	4a35      	ldr	r2, [pc, #212]	@ (800ca9c <UART_SetConfig+0x344>)
 800c9c6:	4293      	cmp	r3, r2
 800c9c8:	d130      	bne.n	800ca2c <UART_SetConfig+0x2d4>
 800c9ca:	4b31      	ldr	r3, [pc, #196]	@ (800ca90 <UART_SetConfig+0x338>)
 800c9cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c9ce:	f003 0307 	and.w	r3, r3, #7
 800c9d2:	2b05      	cmp	r3, #5
 800c9d4:	d826      	bhi.n	800ca24 <UART_SetConfig+0x2cc>
 800c9d6:	a201      	add	r2, pc, #4	@ (adr r2, 800c9dc <UART_SetConfig+0x284>)
 800c9d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9dc:	0800c9f5 	.word	0x0800c9f5
 800c9e0:	0800c9fd 	.word	0x0800c9fd
 800c9e4:	0800ca05 	.word	0x0800ca05
 800c9e8:	0800ca0d 	.word	0x0800ca0d
 800c9ec:	0800ca15 	.word	0x0800ca15
 800c9f0:	0800ca1d 	.word	0x0800ca1d
 800c9f4:	2300      	movs	r3, #0
 800c9f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9fa:	e180      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800c9fc:	2304      	movs	r3, #4
 800c9fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca02:	e17c      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800ca04:	2308      	movs	r3, #8
 800ca06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca0a:	e178      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800ca0c:	2310      	movs	r3, #16
 800ca0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca12:	e174      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800ca14:	2320      	movs	r3, #32
 800ca16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca1a:	e170      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800ca1c:	2340      	movs	r3, #64	@ 0x40
 800ca1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca22:	e16c      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800ca24:	2380      	movs	r3, #128	@ 0x80
 800ca26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca2a:	e168      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800ca2c:	697b      	ldr	r3, [r7, #20]
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	4a1b      	ldr	r2, [pc, #108]	@ (800caa0 <UART_SetConfig+0x348>)
 800ca32:	4293      	cmp	r3, r2
 800ca34:	d142      	bne.n	800cabc <UART_SetConfig+0x364>
 800ca36:	4b16      	ldr	r3, [pc, #88]	@ (800ca90 <UART_SetConfig+0x338>)
 800ca38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca3a:	f003 0307 	and.w	r3, r3, #7
 800ca3e:	2b05      	cmp	r3, #5
 800ca40:	d838      	bhi.n	800cab4 <UART_SetConfig+0x35c>
 800ca42:	a201      	add	r2, pc, #4	@ (adr r2, 800ca48 <UART_SetConfig+0x2f0>)
 800ca44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca48:	0800ca61 	.word	0x0800ca61
 800ca4c:	0800ca69 	.word	0x0800ca69
 800ca50:	0800ca71 	.word	0x0800ca71
 800ca54:	0800ca79 	.word	0x0800ca79
 800ca58:	0800caa5 	.word	0x0800caa5
 800ca5c:	0800caad 	.word	0x0800caad
 800ca60:	2300      	movs	r3, #0
 800ca62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca66:	e14a      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800ca68:	2304      	movs	r3, #4
 800ca6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca6e:	e146      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800ca70:	2308      	movs	r3, #8
 800ca72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca76:	e142      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800ca78:	2310      	movs	r3, #16
 800ca7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca7e:	e13e      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800ca80:	cfff69f3 	.word	0xcfff69f3
 800ca84:	58000c00 	.word	0x58000c00
 800ca88:	11fff4ff 	.word	0x11fff4ff
 800ca8c:	40011000 	.word	0x40011000
 800ca90:	58024400 	.word	0x58024400
 800ca94:	40004400 	.word	0x40004400
 800ca98:	40004800 	.word	0x40004800
 800ca9c:	40004c00 	.word	0x40004c00
 800caa0:	40005000 	.word	0x40005000
 800caa4:	2320      	movs	r3, #32
 800caa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800caaa:	e128      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800caac:	2340      	movs	r3, #64	@ 0x40
 800caae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cab2:	e124      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cab4:	2380      	movs	r3, #128	@ 0x80
 800cab6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800caba:	e120      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cabc:	697b      	ldr	r3, [r7, #20]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	4acb      	ldr	r2, [pc, #812]	@ (800cdf0 <UART_SetConfig+0x698>)
 800cac2:	4293      	cmp	r3, r2
 800cac4:	d176      	bne.n	800cbb4 <UART_SetConfig+0x45c>
 800cac6:	4bcb      	ldr	r3, [pc, #812]	@ (800cdf4 <UART_SetConfig+0x69c>)
 800cac8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800caca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800cace:	2b28      	cmp	r3, #40	@ 0x28
 800cad0:	d86c      	bhi.n	800cbac <UART_SetConfig+0x454>
 800cad2:	a201      	add	r2, pc, #4	@ (adr r2, 800cad8 <UART_SetConfig+0x380>)
 800cad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cad8:	0800cb7d 	.word	0x0800cb7d
 800cadc:	0800cbad 	.word	0x0800cbad
 800cae0:	0800cbad 	.word	0x0800cbad
 800cae4:	0800cbad 	.word	0x0800cbad
 800cae8:	0800cbad 	.word	0x0800cbad
 800caec:	0800cbad 	.word	0x0800cbad
 800caf0:	0800cbad 	.word	0x0800cbad
 800caf4:	0800cbad 	.word	0x0800cbad
 800caf8:	0800cb85 	.word	0x0800cb85
 800cafc:	0800cbad 	.word	0x0800cbad
 800cb00:	0800cbad 	.word	0x0800cbad
 800cb04:	0800cbad 	.word	0x0800cbad
 800cb08:	0800cbad 	.word	0x0800cbad
 800cb0c:	0800cbad 	.word	0x0800cbad
 800cb10:	0800cbad 	.word	0x0800cbad
 800cb14:	0800cbad 	.word	0x0800cbad
 800cb18:	0800cb8d 	.word	0x0800cb8d
 800cb1c:	0800cbad 	.word	0x0800cbad
 800cb20:	0800cbad 	.word	0x0800cbad
 800cb24:	0800cbad 	.word	0x0800cbad
 800cb28:	0800cbad 	.word	0x0800cbad
 800cb2c:	0800cbad 	.word	0x0800cbad
 800cb30:	0800cbad 	.word	0x0800cbad
 800cb34:	0800cbad 	.word	0x0800cbad
 800cb38:	0800cb95 	.word	0x0800cb95
 800cb3c:	0800cbad 	.word	0x0800cbad
 800cb40:	0800cbad 	.word	0x0800cbad
 800cb44:	0800cbad 	.word	0x0800cbad
 800cb48:	0800cbad 	.word	0x0800cbad
 800cb4c:	0800cbad 	.word	0x0800cbad
 800cb50:	0800cbad 	.word	0x0800cbad
 800cb54:	0800cbad 	.word	0x0800cbad
 800cb58:	0800cb9d 	.word	0x0800cb9d
 800cb5c:	0800cbad 	.word	0x0800cbad
 800cb60:	0800cbad 	.word	0x0800cbad
 800cb64:	0800cbad 	.word	0x0800cbad
 800cb68:	0800cbad 	.word	0x0800cbad
 800cb6c:	0800cbad 	.word	0x0800cbad
 800cb70:	0800cbad 	.word	0x0800cbad
 800cb74:	0800cbad 	.word	0x0800cbad
 800cb78:	0800cba5 	.word	0x0800cba5
 800cb7c:	2301      	movs	r3, #1
 800cb7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb82:	e0bc      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cb84:	2304      	movs	r3, #4
 800cb86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb8a:	e0b8      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cb8c:	2308      	movs	r3, #8
 800cb8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb92:	e0b4      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cb94:	2310      	movs	r3, #16
 800cb96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb9a:	e0b0      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cb9c:	2320      	movs	r3, #32
 800cb9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cba2:	e0ac      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cba4:	2340      	movs	r3, #64	@ 0x40
 800cba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbaa:	e0a8      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cbac:	2380      	movs	r3, #128	@ 0x80
 800cbae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbb2:	e0a4      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cbb4:	697b      	ldr	r3, [r7, #20]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	4a8f      	ldr	r2, [pc, #572]	@ (800cdf8 <UART_SetConfig+0x6a0>)
 800cbba:	4293      	cmp	r3, r2
 800cbbc:	d130      	bne.n	800cc20 <UART_SetConfig+0x4c8>
 800cbbe:	4b8d      	ldr	r3, [pc, #564]	@ (800cdf4 <UART_SetConfig+0x69c>)
 800cbc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cbc2:	f003 0307 	and.w	r3, r3, #7
 800cbc6:	2b05      	cmp	r3, #5
 800cbc8:	d826      	bhi.n	800cc18 <UART_SetConfig+0x4c0>
 800cbca:	a201      	add	r2, pc, #4	@ (adr r2, 800cbd0 <UART_SetConfig+0x478>)
 800cbcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbd0:	0800cbe9 	.word	0x0800cbe9
 800cbd4:	0800cbf1 	.word	0x0800cbf1
 800cbd8:	0800cbf9 	.word	0x0800cbf9
 800cbdc:	0800cc01 	.word	0x0800cc01
 800cbe0:	0800cc09 	.word	0x0800cc09
 800cbe4:	0800cc11 	.word	0x0800cc11
 800cbe8:	2300      	movs	r3, #0
 800cbea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbee:	e086      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cbf0:	2304      	movs	r3, #4
 800cbf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbf6:	e082      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cbf8:	2308      	movs	r3, #8
 800cbfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbfe:	e07e      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cc00:	2310      	movs	r3, #16
 800cc02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc06:	e07a      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cc08:	2320      	movs	r3, #32
 800cc0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc0e:	e076      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cc10:	2340      	movs	r3, #64	@ 0x40
 800cc12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc16:	e072      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cc18:	2380      	movs	r3, #128	@ 0x80
 800cc1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc1e:	e06e      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cc20:	697b      	ldr	r3, [r7, #20]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	4a75      	ldr	r2, [pc, #468]	@ (800cdfc <UART_SetConfig+0x6a4>)
 800cc26:	4293      	cmp	r3, r2
 800cc28:	d130      	bne.n	800cc8c <UART_SetConfig+0x534>
 800cc2a:	4b72      	ldr	r3, [pc, #456]	@ (800cdf4 <UART_SetConfig+0x69c>)
 800cc2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc2e:	f003 0307 	and.w	r3, r3, #7
 800cc32:	2b05      	cmp	r3, #5
 800cc34:	d826      	bhi.n	800cc84 <UART_SetConfig+0x52c>
 800cc36:	a201      	add	r2, pc, #4	@ (adr r2, 800cc3c <UART_SetConfig+0x4e4>)
 800cc38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc3c:	0800cc55 	.word	0x0800cc55
 800cc40:	0800cc5d 	.word	0x0800cc5d
 800cc44:	0800cc65 	.word	0x0800cc65
 800cc48:	0800cc6d 	.word	0x0800cc6d
 800cc4c:	0800cc75 	.word	0x0800cc75
 800cc50:	0800cc7d 	.word	0x0800cc7d
 800cc54:	2300      	movs	r3, #0
 800cc56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc5a:	e050      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cc5c:	2304      	movs	r3, #4
 800cc5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc62:	e04c      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cc64:	2308      	movs	r3, #8
 800cc66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc6a:	e048      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cc6c:	2310      	movs	r3, #16
 800cc6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc72:	e044      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cc74:	2320      	movs	r3, #32
 800cc76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc7a:	e040      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cc7c:	2340      	movs	r3, #64	@ 0x40
 800cc7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc82:	e03c      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cc84:	2380      	movs	r3, #128	@ 0x80
 800cc86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc8a:	e038      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cc8c:	697b      	ldr	r3, [r7, #20]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	4a5b      	ldr	r2, [pc, #364]	@ (800ce00 <UART_SetConfig+0x6a8>)
 800cc92:	4293      	cmp	r3, r2
 800cc94:	d130      	bne.n	800ccf8 <UART_SetConfig+0x5a0>
 800cc96:	4b57      	ldr	r3, [pc, #348]	@ (800cdf4 <UART_SetConfig+0x69c>)
 800cc98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc9a:	f003 0307 	and.w	r3, r3, #7
 800cc9e:	2b05      	cmp	r3, #5
 800cca0:	d826      	bhi.n	800ccf0 <UART_SetConfig+0x598>
 800cca2:	a201      	add	r2, pc, #4	@ (adr r2, 800cca8 <UART_SetConfig+0x550>)
 800cca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cca8:	0800ccc1 	.word	0x0800ccc1
 800ccac:	0800ccc9 	.word	0x0800ccc9
 800ccb0:	0800ccd1 	.word	0x0800ccd1
 800ccb4:	0800ccd9 	.word	0x0800ccd9
 800ccb8:	0800cce1 	.word	0x0800cce1
 800ccbc:	0800cce9 	.word	0x0800cce9
 800ccc0:	2302      	movs	r3, #2
 800ccc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ccc6:	e01a      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800ccc8:	2304      	movs	r3, #4
 800ccca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ccce:	e016      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800ccd0:	2308      	movs	r3, #8
 800ccd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ccd6:	e012      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800ccd8:	2310      	movs	r3, #16
 800ccda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ccde:	e00e      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cce0:	2320      	movs	r3, #32
 800cce2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cce6:	e00a      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800cce8:	2340      	movs	r3, #64	@ 0x40
 800ccea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ccee:	e006      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800ccf0:	2380      	movs	r3, #128	@ 0x80
 800ccf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ccf6:	e002      	b.n	800ccfe <UART_SetConfig+0x5a6>
 800ccf8:	2380      	movs	r3, #128	@ 0x80
 800ccfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ccfe:	697b      	ldr	r3, [r7, #20]
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	4a3f      	ldr	r2, [pc, #252]	@ (800ce00 <UART_SetConfig+0x6a8>)
 800cd04:	4293      	cmp	r3, r2
 800cd06:	f040 80f8 	bne.w	800cefa <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800cd0a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800cd0e:	2b20      	cmp	r3, #32
 800cd10:	dc46      	bgt.n	800cda0 <UART_SetConfig+0x648>
 800cd12:	2b02      	cmp	r3, #2
 800cd14:	f2c0 8082 	blt.w	800ce1c <UART_SetConfig+0x6c4>
 800cd18:	3b02      	subs	r3, #2
 800cd1a:	2b1e      	cmp	r3, #30
 800cd1c:	d87e      	bhi.n	800ce1c <UART_SetConfig+0x6c4>
 800cd1e:	a201      	add	r2, pc, #4	@ (adr r2, 800cd24 <UART_SetConfig+0x5cc>)
 800cd20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd24:	0800cda7 	.word	0x0800cda7
 800cd28:	0800ce1d 	.word	0x0800ce1d
 800cd2c:	0800cdaf 	.word	0x0800cdaf
 800cd30:	0800ce1d 	.word	0x0800ce1d
 800cd34:	0800ce1d 	.word	0x0800ce1d
 800cd38:	0800ce1d 	.word	0x0800ce1d
 800cd3c:	0800cdbf 	.word	0x0800cdbf
 800cd40:	0800ce1d 	.word	0x0800ce1d
 800cd44:	0800ce1d 	.word	0x0800ce1d
 800cd48:	0800ce1d 	.word	0x0800ce1d
 800cd4c:	0800ce1d 	.word	0x0800ce1d
 800cd50:	0800ce1d 	.word	0x0800ce1d
 800cd54:	0800ce1d 	.word	0x0800ce1d
 800cd58:	0800ce1d 	.word	0x0800ce1d
 800cd5c:	0800cdcf 	.word	0x0800cdcf
 800cd60:	0800ce1d 	.word	0x0800ce1d
 800cd64:	0800ce1d 	.word	0x0800ce1d
 800cd68:	0800ce1d 	.word	0x0800ce1d
 800cd6c:	0800ce1d 	.word	0x0800ce1d
 800cd70:	0800ce1d 	.word	0x0800ce1d
 800cd74:	0800ce1d 	.word	0x0800ce1d
 800cd78:	0800ce1d 	.word	0x0800ce1d
 800cd7c:	0800ce1d 	.word	0x0800ce1d
 800cd80:	0800ce1d 	.word	0x0800ce1d
 800cd84:	0800ce1d 	.word	0x0800ce1d
 800cd88:	0800ce1d 	.word	0x0800ce1d
 800cd8c:	0800ce1d 	.word	0x0800ce1d
 800cd90:	0800ce1d 	.word	0x0800ce1d
 800cd94:	0800ce1d 	.word	0x0800ce1d
 800cd98:	0800ce1d 	.word	0x0800ce1d
 800cd9c:	0800ce0f 	.word	0x0800ce0f
 800cda0:	2b40      	cmp	r3, #64	@ 0x40
 800cda2:	d037      	beq.n	800ce14 <UART_SetConfig+0x6bc>
 800cda4:	e03a      	b.n	800ce1c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800cda6:	f7fe fd1d 	bl	800b7e4 <HAL_RCCEx_GetD3PCLK1Freq>
 800cdaa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800cdac:	e03c      	b.n	800ce28 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cdae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cdb2:	4618      	mov	r0, r3
 800cdb4:	f7fe fd2c 	bl	800b810 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800cdb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cdbc:	e034      	b.n	800ce28 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cdbe:	f107 0318 	add.w	r3, r7, #24
 800cdc2:	4618      	mov	r0, r3
 800cdc4:	f7fe fe78 	bl	800bab8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800cdc8:	69fb      	ldr	r3, [r7, #28]
 800cdca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cdcc:	e02c      	b.n	800ce28 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cdce:	4b09      	ldr	r3, [pc, #36]	@ (800cdf4 <UART_SetConfig+0x69c>)
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	f003 0320 	and.w	r3, r3, #32
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d016      	beq.n	800ce08 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800cdda:	4b06      	ldr	r3, [pc, #24]	@ (800cdf4 <UART_SetConfig+0x69c>)
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	08db      	lsrs	r3, r3, #3
 800cde0:	f003 0303 	and.w	r3, r3, #3
 800cde4:	4a07      	ldr	r2, [pc, #28]	@ (800ce04 <UART_SetConfig+0x6ac>)
 800cde6:	fa22 f303 	lsr.w	r3, r2, r3
 800cdea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800cdec:	e01c      	b.n	800ce28 <UART_SetConfig+0x6d0>
 800cdee:	bf00      	nop
 800cdf0:	40011400 	.word	0x40011400
 800cdf4:	58024400 	.word	0x58024400
 800cdf8:	40007800 	.word	0x40007800
 800cdfc:	40007c00 	.word	0x40007c00
 800ce00:	58000c00 	.word	0x58000c00
 800ce04:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800ce08:	4b9d      	ldr	r3, [pc, #628]	@ (800d080 <UART_SetConfig+0x928>)
 800ce0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ce0c:	e00c      	b.n	800ce28 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ce0e:	4b9d      	ldr	r3, [pc, #628]	@ (800d084 <UART_SetConfig+0x92c>)
 800ce10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ce12:	e009      	b.n	800ce28 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ce14:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ce18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ce1a:	e005      	b.n	800ce28 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800ce1c:	2300      	movs	r3, #0
 800ce1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ce20:	2301      	movs	r3, #1
 800ce22:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ce26:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ce28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	f000 81de 	beq.w	800d1ec <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ce30:	697b      	ldr	r3, [r7, #20]
 800ce32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce34:	4a94      	ldr	r2, [pc, #592]	@ (800d088 <UART_SetConfig+0x930>)
 800ce36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ce3a:	461a      	mov	r2, r3
 800ce3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce3e:	fbb3 f3f2 	udiv	r3, r3, r2
 800ce42:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ce44:	697b      	ldr	r3, [r7, #20]
 800ce46:	685a      	ldr	r2, [r3, #4]
 800ce48:	4613      	mov	r3, r2
 800ce4a:	005b      	lsls	r3, r3, #1
 800ce4c:	4413      	add	r3, r2
 800ce4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ce50:	429a      	cmp	r2, r3
 800ce52:	d305      	bcc.n	800ce60 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ce54:	697b      	ldr	r3, [r7, #20]
 800ce56:	685b      	ldr	r3, [r3, #4]
 800ce58:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ce5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ce5c:	429a      	cmp	r2, r3
 800ce5e:	d903      	bls.n	800ce68 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800ce60:	2301      	movs	r3, #1
 800ce62:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ce66:	e1c1      	b.n	800d1ec <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ce68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce6a:	2200      	movs	r2, #0
 800ce6c:	60bb      	str	r3, [r7, #8]
 800ce6e:	60fa      	str	r2, [r7, #12]
 800ce70:	697b      	ldr	r3, [r7, #20]
 800ce72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce74:	4a84      	ldr	r2, [pc, #528]	@ (800d088 <UART_SetConfig+0x930>)
 800ce76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ce7a:	b29b      	uxth	r3, r3
 800ce7c:	2200      	movs	r2, #0
 800ce7e:	603b      	str	r3, [r7, #0]
 800ce80:	607a      	str	r2, [r7, #4]
 800ce82:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ce86:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ce8a:	f7f3 fc3d 	bl	8000708 <__aeabi_uldivmod>
 800ce8e:	4602      	mov	r2, r0
 800ce90:	460b      	mov	r3, r1
 800ce92:	4610      	mov	r0, r2
 800ce94:	4619      	mov	r1, r3
 800ce96:	f04f 0200 	mov.w	r2, #0
 800ce9a:	f04f 0300 	mov.w	r3, #0
 800ce9e:	020b      	lsls	r3, r1, #8
 800cea0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800cea4:	0202      	lsls	r2, r0, #8
 800cea6:	6979      	ldr	r1, [r7, #20]
 800cea8:	6849      	ldr	r1, [r1, #4]
 800ceaa:	0849      	lsrs	r1, r1, #1
 800ceac:	2000      	movs	r0, #0
 800ceae:	460c      	mov	r4, r1
 800ceb0:	4605      	mov	r5, r0
 800ceb2:	eb12 0804 	adds.w	r8, r2, r4
 800ceb6:	eb43 0905 	adc.w	r9, r3, r5
 800ceba:	697b      	ldr	r3, [r7, #20]
 800cebc:	685b      	ldr	r3, [r3, #4]
 800cebe:	2200      	movs	r2, #0
 800cec0:	469a      	mov	sl, r3
 800cec2:	4693      	mov	fp, r2
 800cec4:	4652      	mov	r2, sl
 800cec6:	465b      	mov	r3, fp
 800cec8:	4640      	mov	r0, r8
 800ceca:	4649      	mov	r1, r9
 800cecc:	f7f3 fc1c 	bl	8000708 <__aeabi_uldivmod>
 800ced0:	4602      	mov	r2, r0
 800ced2:	460b      	mov	r3, r1
 800ced4:	4613      	mov	r3, r2
 800ced6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ced8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ceda:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cede:	d308      	bcc.n	800cef2 <UART_SetConfig+0x79a>
 800cee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cee2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cee6:	d204      	bcs.n	800cef2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800cee8:	697b      	ldr	r3, [r7, #20]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ceee:	60da      	str	r2, [r3, #12]
 800cef0:	e17c      	b.n	800d1ec <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800cef2:	2301      	movs	r3, #1
 800cef4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800cef8:	e178      	b.n	800d1ec <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cefa:	697b      	ldr	r3, [r7, #20]
 800cefc:	69db      	ldr	r3, [r3, #28]
 800cefe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cf02:	f040 80c5 	bne.w	800d090 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800cf06:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800cf0a:	2b20      	cmp	r3, #32
 800cf0c:	dc48      	bgt.n	800cfa0 <UART_SetConfig+0x848>
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	db7b      	blt.n	800d00a <UART_SetConfig+0x8b2>
 800cf12:	2b20      	cmp	r3, #32
 800cf14:	d879      	bhi.n	800d00a <UART_SetConfig+0x8b2>
 800cf16:	a201      	add	r2, pc, #4	@ (adr r2, 800cf1c <UART_SetConfig+0x7c4>)
 800cf18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf1c:	0800cfa7 	.word	0x0800cfa7
 800cf20:	0800cfaf 	.word	0x0800cfaf
 800cf24:	0800d00b 	.word	0x0800d00b
 800cf28:	0800d00b 	.word	0x0800d00b
 800cf2c:	0800cfb7 	.word	0x0800cfb7
 800cf30:	0800d00b 	.word	0x0800d00b
 800cf34:	0800d00b 	.word	0x0800d00b
 800cf38:	0800d00b 	.word	0x0800d00b
 800cf3c:	0800cfc7 	.word	0x0800cfc7
 800cf40:	0800d00b 	.word	0x0800d00b
 800cf44:	0800d00b 	.word	0x0800d00b
 800cf48:	0800d00b 	.word	0x0800d00b
 800cf4c:	0800d00b 	.word	0x0800d00b
 800cf50:	0800d00b 	.word	0x0800d00b
 800cf54:	0800d00b 	.word	0x0800d00b
 800cf58:	0800d00b 	.word	0x0800d00b
 800cf5c:	0800cfd7 	.word	0x0800cfd7
 800cf60:	0800d00b 	.word	0x0800d00b
 800cf64:	0800d00b 	.word	0x0800d00b
 800cf68:	0800d00b 	.word	0x0800d00b
 800cf6c:	0800d00b 	.word	0x0800d00b
 800cf70:	0800d00b 	.word	0x0800d00b
 800cf74:	0800d00b 	.word	0x0800d00b
 800cf78:	0800d00b 	.word	0x0800d00b
 800cf7c:	0800d00b 	.word	0x0800d00b
 800cf80:	0800d00b 	.word	0x0800d00b
 800cf84:	0800d00b 	.word	0x0800d00b
 800cf88:	0800d00b 	.word	0x0800d00b
 800cf8c:	0800d00b 	.word	0x0800d00b
 800cf90:	0800d00b 	.word	0x0800d00b
 800cf94:	0800d00b 	.word	0x0800d00b
 800cf98:	0800d00b 	.word	0x0800d00b
 800cf9c:	0800cffd 	.word	0x0800cffd
 800cfa0:	2b40      	cmp	r3, #64	@ 0x40
 800cfa2:	d02e      	beq.n	800d002 <UART_SetConfig+0x8aa>
 800cfa4:	e031      	b.n	800d00a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cfa6:	f7fc fc67 	bl	8009878 <HAL_RCC_GetPCLK1Freq>
 800cfaa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800cfac:	e033      	b.n	800d016 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cfae:	f7fc fc79 	bl	80098a4 <HAL_RCC_GetPCLK2Freq>
 800cfb2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800cfb4:	e02f      	b.n	800d016 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cfb6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cfba:	4618      	mov	r0, r3
 800cfbc:	f7fe fc28 	bl	800b810 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800cfc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cfc4:	e027      	b.n	800d016 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cfc6:	f107 0318 	add.w	r3, r7, #24
 800cfca:	4618      	mov	r0, r3
 800cfcc:	f7fe fd74 	bl	800bab8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800cfd0:	69fb      	ldr	r3, [r7, #28]
 800cfd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cfd4:	e01f      	b.n	800d016 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cfd6:	4b2d      	ldr	r3, [pc, #180]	@ (800d08c <UART_SetConfig+0x934>)
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	f003 0320 	and.w	r3, r3, #32
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d009      	beq.n	800cff6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800cfe2:	4b2a      	ldr	r3, [pc, #168]	@ (800d08c <UART_SetConfig+0x934>)
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	08db      	lsrs	r3, r3, #3
 800cfe8:	f003 0303 	and.w	r3, r3, #3
 800cfec:	4a24      	ldr	r2, [pc, #144]	@ (800d080 <UART_SetConfig+0x928>)
 800cfee:	fa22 f303 	lsr.w	r3, r2, r3
 800cff2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800cff4:	e00f      	b.n	800d016 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800cff6:	4b22      	ldr	r3, [pc, #136]	@ (800d080 <UART_SetConfig+0x928>)
 800cff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cffa:	e00c      	b.n	800d016 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800cffc:	4b21      	ldr	r3, [pc, #132]	@ (800d084 <UART_SetConfig+0x92c>)
 800cffe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d000:	e009      	b.n	800d016 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d002:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d006:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d008:	e005      	b.n	800d016 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800d00a:	2300      	movs	r3, #0
 800d00c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d00e:	2301      	movs	r3, #1
 800d010:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d014:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d016:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d018:	2b00      	cmp	r3, #0
 800d01a:	f000 80e7 	beq.w	800d1ec <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d01e:	697b      	ldr	r3, [r7, #20]
 800d020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d022:	4a19      	ldr	r2, [pc, #100]	@ (800d088 <UART_SetConfig+0x930>)
 800d024:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d028:	461a      	mov	r2, r3
 800d02a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d02c:	fbb3 f3f2 	udiv	r3, r3, r2
 800d030:	005a      	lsls	r2, r3, #1
 800d032:	697b      	ldr	r3, [r7, #20]
 800d034:	685b      	ldr	r3, [r3, #4]
 800d036:	085b      	lsrs	r3, r3, #1
 800d038:	441a      	add	r2, r3
 800d03a:	697b      	ldr	r3, [r7, #20]
 800d03c:	685b      	ldr	r3, [r3, #4]
 800d03e:	fbb2 f3f3 	udiv	r3, r2, r3
 800d042:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d046:	2b0f      	cmp	r3, #15
 800d048:	d916      	bls.n	800d078 <UART_SetConfig+0x920>
 800d04a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d04c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d050:	d212      	bcs.n	800d078 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d054:	b29b      	uxth	r3, r3
 800d056:	f023 030f 	bic.w	r3, r3, #15
 800d05a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d05c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d05e:	085b      	lsrs	r3, r3, #1
 800d060:	b29b      	uxth	r3, r3
 800d062:	f003 0307 	and.w	r3, r3, #7
 800d066:	b29a      	uxth	r2, r3
 800d068:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d06a:	4313      	orrs	r3, r2
 800d06c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800d06e:	697b      	ldr	r3, [r7, #20]
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800d074:	60da      	str	r2, [r3, #12]
 800d076:	e0b9      	b.n	800d1ec <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800d078:	2301      	movs	r3, #1
 800d07a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d07e:	e0b5      	b.n	800d1ec <UART_SetConfig+0xa94>
 800d080:	03d09000 	.word	0x03d09000
 800d084:	003d0900 	.word	0x003d0900
 800d088:	08013fe4 	.word	0x08013fe4
 800d08c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800d090:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d094:	2b20      	cmp	r3, #32
 800d096:	dc49      	bgt.n	800d12c <UART_SetConfig+0x9d4>
 800d098:	2b00      	cmp	r3, #0
 800d09a:	db7c      	blt.n	800d196 <UART_SetConfig+0xa3e>
 800d09c:	2b20      	cmp	r3, #32
 800d09e:	d87a      	bhi.n	800d196 <UART_SetConfig+0xa3e>
 800d0a0:	a201      	add	r2, pc, #4	@ (adr r2, 800d0a8 <UART_SetConfig+0x950>)
 800d0a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0a6:	bf00      	nop
 800d0a8:	0800d133 	.word	0x0800d133
 800d0ac:	0800d13b 	.word	0x0800d13b
 800d0b0:	0800d197 	.word	0x0800d197
 800d0b4:	0800d197 	.word	0x0800d197
 800d0b8:	0800d143 	.word	0x0800d143
 800d0bc:	0800d197 	.word	0x0800d197
 800d0c0:	0800d197 	.word	0x0800d197
 800d0c4:	0800d197 	.word	0x0800d197
 800d0c8:	0800d153 	.word	0x0800d153
 800d0cc:	0800d197 	.word	0x0800d197
 800d0d0:	0800d197 	.word	0x0800d197
 800d0d4:	0800d197 	.word	0x0800d197
 800d0d8:	0800d197 	.word	0x0800d197
 800d0dc:	0800d197 	.word	0x0800d197
 800d0e0:	0800d197 	.word	0x0800d197
 800d0e4:	0800d197 	.word	0x0800d197
 800d0e8:	0800d163 	.word	0x0800d163
 800d0ec:	0800d197 	.word	0x0800d197
 800d0f0:	0800d197 	.word	0x0800d197
 800d0f4:	0800d197 	.word	0x0800d197
 800d0f8:	0800d197 	.word	0x0800d197
 800d0fc:	0800d197 	.word	0x0800d197
 800d100:	0800d197 	.word	0x0800d197
 800d104:	0800d197 	.word	0x0800d197
 800d108:	0800d197 	.word	0x0800d197
 800d10c:	0800d197 	.word	0x0800d197
 800d110:	0800d197 	.word	0x0800d197
 800d114:	0800d197 	.word	0x0800d197
 800d118:	0800d197 	.word	0x0800d197
 800d11c:	0800d197 	.word	0x0800d197
 800d120:	0800d197 	.word	0x0800d197
 800d124:	0800d197 	.word	0x0800d197
 800d128:	0800d189 	.word	0x0800d189
 800d12c:	2b40      	cmp	r3, #64	@ 0x40
 800d12e:	d02e      	beq.n	800d18e <UART_SetConfig+0xa36>
 800d130:	e031      	b.n	800d196 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d132:	f7fc fba1 	bl	8009878 <HAL_RCC_GetPCLK1Freq>
 800d136:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d138:	e033      	b.n	800d1a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d13a:	f7fc fbb3 	bl	80098a4 <HAL_RCC_GetPCLK2Freq>
 800d13e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d140:	e02f      	b.n	800d1a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d142:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d146:	4618      	mov	r0, r3
 800d148:	f7fe fb62 	bl	800b810 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d14c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d14e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d150:	e027      	b.n	800d1a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d152:	f107 0318 	add.w	r3, r7, #24
 800d156:	4618      	mov	r0, r3
 800d158:	f7fe fcae 	bl	800bab8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d15c:	69fb      	ldr	r3, [r7, #28]
 800d15e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d160:	e01f      	b.n	800d1a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d162:	4b2d      	ldr	r3, [pc, #180]	@ (800d218 <UART_SetConfig+0xac0>)
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	f003 0320 	and.w	r3, r3, #32
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d009      	beq.n	800d182 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d16e:	4b2a      	ldr	r3, [pc, #168]	@ (800d218 <UART_SetConfig+0xac0>)
 800d170:	681b      	ldr	r3, [r3, #0]
 800d172:	08db      	lsrs	r3, r3, #3
 800d174:	f003 0303 	and.w	r3, r3, #3
 800d178:	4a28      	ldr	r2, [pc, #160]	@ (800d21c <UART_SetConfig+0xac4>)
 800d17a:	fa22 f303 	lsr.w	r3, r2, r3
 800d17e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d180:	e00f      	b.n	800d1a2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800d182:	4b26      	ldr	r3, [pc, #152]	@ (800d21c <UART_SetConfig+0xac4>)
 800d184:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d186:	e00c      	b.n	800d1a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d188:	4b25      	ldr	r3, [pc, #148]	@ (800d220 <UART_SetConfig+0xac8>)
 800d18a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d18c:	e009      	b.n	800d1a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d18e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d192:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d194:	e005      	b.n	800d1a2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800d196:	2300      	movs	r3, #0
 800d198:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d19a:	2301      	movs	r3, #1
 800d19c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d1a0:	bf00      	nop
    }

    if (pclk != 0U)
 800d1a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d021      	beq.n	800d1ec <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d1a8:	697b      	ldr	r3, [r7, #20]
 800d1aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1ac:	4a1d      	ldr	r2, [pc, #116]	@ (800d224 <UART_SetConfig+0xacc>)
 800d1ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d1b2:	461a      	mov	r2, r3
 800d1b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1b6:	fbb3 f2f2 	udiv	r2, r3, r2
 800d1ba:	697b      	ldr	r3, [r7, #20]
 800d1bc:	685b      	ldr	r3, [r3, #4]
 800d1be:	085b      	lsrs	r3, r3, #1
 800d1c0:	441a      	add	r2, r3
 800d1c2:	697b      	ldr	r3, [r7, #20]
 800d1c4:	685b      	ldr	r3, [r3, #4]
 800d1c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800d1ca:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d1cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1ce:	2b0f      	cmp	r3, #15
 800d1d0:	d909      	bls.n	800d1e6 <UART_SetConfig+0xa8e>
 800d1d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d1d8:	d205      	bcs.n	800d1e6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d1da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1dc:	b29a      	uxth	r2, r3
 800d1de:	697b      	ldr	r3, [r7, #20]
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	60da      	str	r2, [r3, #12]
 800d1e4:	e002      	b.n	800d1ec <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800d1e6:	2301      	movs	r3, #1
 800d1e8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d1ec:	697b      	ldr	r3, [r7, #20]
 800d1ee:	2201      	movs	r2, #1
 800d1f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d1f4:	697b      	ldr	r3, [r7, #20]
 800d1f6:	2201      	movs	r2, #1
 800d1f8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d1fc:	697b      	ldr	r3, [r7, #20]
 800d1fe:	2200      	movs	r2, #0
 800d200:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d202:	697b      	ldr	r3, [r7, #20]
 800d204:	2200      	movs	r2, #0
 800d206:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d208:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800d20c:	4618      	mov	r0, r3
 800d20e:	3748      	adds	r7, #72	@ 0x48
 800d210:	46bd      	mov	sp, r7
 800d212:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d216:	bf00      	nop
 800d218:	58024400 	.word	0x58024400
 800d21c:	03d09000 	.word	0x03d09000
 800d220:	003d0900 	.word	0x003d0900
 800d224:	08013fe4 	.word	0x08013fe4

0800d228 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d228:	b480      	push	{r7}
 800d22a:	b083      	sub	sp, #12
 800d22c:	af00      	add	r7, sp, #0
 800d22e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d234:	f003 0308 	and.w	r3, r3, #8
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d00a      	beq.n	800d252 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	685b      	ldr	r3, [r3, #4]
 800d242:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	430a      	orrs	r2, r1
 800d250:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d256:	f003 0301 	and.w	r3, r3, #1
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	d00a      	beq.n	800d274 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	685b      	ldr	r3, [r3, #4]
 800d264:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	681b      	ldr	r3, [r3, #0]
 800d270:	430a      	orrs	r2, r1
 800d272:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d278:	f003 0302 	and.w	r3, r3, #2
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d00a      	beq.n	800d296 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	685b      	ldr	r3, [r3, #4]
 800d286:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	430a      	orrs	r2, r1
 800d294:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d29a:	f003 0304 	and.w	r3, r3, #4
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d00a      	beq.n	800d2b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	685b      	ldr	r3, [r3, #4]
 800d2a8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	430a      	orrs	r2, r1
 800d2b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2bc:	f003 0310 	and.w	r3, r3, #16
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d00a      	beq.n	800d2da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	689b      	ldr	r3, [r3, #8]
 800d2ca:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	430a      	orrs	r2, r1
 800d2d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2de:	f003 0320 	and.w	r3, r3, #32
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d00a      	beq.n	800d2fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	689b      	ldr	r3, [r3, #8]
 800d2ec:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	430a      	orrs	r2, r1
 800d2fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d300:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d304:	2b00      	cmp	r3, #0
 800d306:	d01a      	beq.n	800d33e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	685b      	ldr	r3, [r3, #4]
 800d30e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	430a      	orrs	r2, r1
 800d31c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d322:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d326:	d10a      	bne.n	800d33e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	685b      	ldr	r3, [r3, #4]
 800d32e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	430a      	orrs	r2, r1
 800d33c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d342:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d346:	2b00      	cmp	r3, #0
 800d348:	d00a      	beq.n	800d360 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	685b      	ldr	r3, [r3, #4]
 800d350:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	430a      	orrs	r2, r1
 800d35e:	605a      	str	r2, [r3, #4]
  }
}
 800d360:	bf00      	nop
 800d362:	370c      	adds	r7, #12
 800d364:	46bd      	mov	sp, r7
 800d366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d36a:	4770      	bx	lr

0800d36c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d36c:	b580      	push	{r7, lr}
 800d36e:	b098      	sub	sp, #96	@ 0x60
 800d370:	af02      	add	r7, sp, #8
 800d372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	2200      	movs	r2, #0
 800d378:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d37c:	f7f6 fcfc 	bl	8003d78 <HAL_GetTick>
 800d380:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	f003 0308 	and.w	r3, r3, #8
 800d38c:	2b08      	cmp	r3, #8
 800d38e:	d12f      	bne.n	800d3f0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d390:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d394:	9300      	str	r3, [sp, #0]
 800d396:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d398:	2200      	movs	r2, #0
 800d39a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d39e:	6878      	ldr	r0, [r7, #4]
 800d3a0:	f000 f88e 	bl	800d4c0 <UART_WaitOnFlagUntilTimeout>
 800d3a4:	4603      	mov	r3, r0
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d022      	beq.n	800d3f0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3b2:	e853 3f00 	ldrex	r3, [r3]
 800d3b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d3b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d3be:	653b      	str	r3, [r7, #80]	@ 0x50
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	461a      	mov	r2, r3
 800d3c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d3c8:	647b      	str	r3, [r7, #68]	@ 0x44
 800d3ca:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d3ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d3d0:	e841 2300 	strex	r3, r2, [r1]
 800d3d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d3d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d1e6      	bne.n	800d3aa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	2220      	movs	r2, #32
 800d3e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	2200      	movs	r2, #0
 800d3e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d3ec:	2303      	movs	r3, #3
 800d3ee:	e063      	b.n	800d4b8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	681b      	ldr	r3, [r3, #0]
 800d3f6:	f003 0304 	and.w	r3, r3, #4
 800d3fa:	2b04      	cmp	r3, #4
 800d3fc:	d149      	bne.n	800d492 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d3fe:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d402:	9300      	str	r3, [sp, #0]
 800d404:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d406:	2200      	movs	r2, #0
 800d408:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d40c:	6878      	ldr	r0, [r7, #4]
 800d40e:	f000 f857 	bl	800d4c0 <UART_WaitOnFlagUntilTimeout>
 800d412:	4603      	mov	r3, r0
 800d414:	2b00      	cmp	r3, #0
 800d416:	d03c      	beq.n	800d492 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d41e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d420:	e853 3f00 	ldrex	r3, [r3]
 800d424:	623b      	str	r3, [r7, #32]
   return(result);
 800d426:	6a3b      	ldr	r3, [r7, #32]
 800d428:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d42c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	461a      	mov	r2, r3
 800d434:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d436:	633b      	str	r3, [r7, #48]	@ 0x30
 800d438:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d43a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d43c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d43e:	e841 2300 	strex	r3, r2, [r1]
 800d442:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d446:	2b00      	cmp	r3, #0
 800d448:	d1e6      	bne.n	800d418 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	3308      	adds	r3, #8
 800d450:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d452:	693b      	ldr	r3, [r7, #16]
 800d454:	e853 3f00 	ldrex	r3, [r3]
 800d458:	60fb      	str	r3, [r7, #12]
   return(result);
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	f023 0301 	bic.w	r3, r3, #1
 800d460:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	3308      	adds	r3, #8
 800d468:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d46a:	61fa      	str	r2, [r7, #28]
 800d46c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d46e:	69b9      	ldr	r1, [r7, #24]
 800d470:	69fa      	ldr	r2, [r7, #28]
 800d472:	e841 2300 	strex	r3, r2, [r1]
 800d476:	617b      	str	r3, [r7, #20]
   return(result);
 800d478:	697b      	ldr	r3, [r7, #20]
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d1e5      	bne.n	800d44a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	2220      	movs	r2, #32
 800d482:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	2200      	movs	r2, #0
 800d48a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d48e:	2303      	movs	r3, #3
 800d490:	e012      	b.n	800d4b8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	2220      	movs	r2, #32
 800d496:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	2220      	movs	r2, #32
 800d49e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	2200      	movs	r2, #0
 800d4a6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	2200      	movs	r2, #0
 800d4ac:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	2200      	movs	r2, #0
 800d4b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d4b6:	2300      	movs	r3, #0
}
 800d4b8:	4618      	mov	r0, r3
 800d4ba:	3758      	adds	r7, #88	@ 0x58
 800d4bc:	46bd      	mov	sp, r7
 800d4be:	bd80      	pop	{r7, pc}

0800d4c0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d4c0:	b580      	push	{r7, lr}
 800d4c2:	b084      	sub	sp, #16
 800d4c4:	af00      	add	r7, sp, #0
 800d4c6:	60f8      	str	r0, [r7, #12]
 800d4c8:	60b9      	str	r1, [r7, #8]
 800d4ca:	603b      	str	r3, [r7, #0]
 800d4cc:	4613      	mov	r3, r2
 800d4ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d4d0:	e04f      	b.n	800d572 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d4d2:	69bb      	ldr	r3, [r7, #24]
 800d4d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4d8:	d04b      	beq.n	800d572 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d4da:	f7f6 fc4d 	bl	8003d78 <HAL_GetTick>
 800d4de:	4602      	mov	r2, r0
 800d4e0:	683b      	ldr	r3, [r7, #0]
 800d4e2:	1ad3      	subs	r3, r2, r3
 800d4e4:	69ba      	ldr	r2, [r7, #24]
 800d4e6:	429a      	cmp	r2, r3
 800d4e8:	d302      	bcc.n	800d4f0 <UART_WaitOnFlagUntilTimeout+0x30>
 800d4ea:	69bb      	ldr	r3, [r7, #24]
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d101      	bne.n	800d4f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d4f0:	2303      	movs	r3, #3
 800d4f2:	e04e      	b.n	800d592 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	f003 0304 	and.w	r3, r3, #4
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d037      	beq.n	800d572 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d502:	68bb      	ldr	r3, [r7, #8]
 800d504:	2b80      	cmp	r3, #128	@ 0x80
 800d506:	d034      	beq.n	800d572 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d508:	68bb      	ldr	r3, [r7, #8]
 800d50a:	2b40      	cmp	r3, #64	@ 0x40
 800d50c:	d031      	beq.n	800d572 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d50e:	68fb      	ldr	r3, [r7, #12]
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	69db      	ldr	r3, [r3, #28]
 800d514:	f003 0308 	and.w	r3, r3, #8
 800d518:	2b08      	cmp	r3, #8
 800d51a:	d110      	bne.n	800d53e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	681b      	ldr	r3, [r3, #0]
 800d520:	2208      	movs	r2, #8
 800d522:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d524:	68f8      	ldr	r0, [r7, #12]
 800d526:	f000 f839 	bl	800d59c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	2208      	movs	r2, #8
 800d52e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	2200      	movs	r2, #0
 800d536:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d53a:	2301      	movs	r3, #1
 800d53c:	e029      	b.n	800d592 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d53e:	68fb      	ldr	r3, [r7, #12]
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	69db      	ldr	r3, [r3, #28]
 800d544:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d548:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d54c:	d111      	bne.n	800d572 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d556:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d558:	68f8      	ldr	r0, [r7, #12]
 800d55a:	f000 f81f 	bl	800d59c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	2220      	movs	r2, #32
 800d562:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d566:	68fb      	ldr	r3, [r7, #12]
 800d568:	2200      	movs	r2, #0
 800d56a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d56e:	2303      	movs	r3, #3
 800d570:	e00f      	b.n	800d592 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	69da      	ldr	r2, [r3, #28]
 800d578:	68bb      	ldr	r3, [r7, #8]
 800d57a:	4013      	ands	r3, r2
 800d57c:	68ba      	ldr	r2, [r7, #8]
 800d57e:	429a      	cmp	r2, r3
 800d580:	bf0c      	ite	eq
 800d582:	2301      	moveq	r3, #1
 800d584:	2300      	movne	r3, #0
 800d586:	b2db      	uxtb	r3, r3
 800d588:	461a      	mov	r2, r3
 800d58a:	79fb      	ldrb	r3, [r7, #7]
 800d58c:	429a      	cmp	r2, r3
 800d58e:	d0a0      	beq.n	800d4d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d590:	2300      	movs	r3, #0
}
 800d592:	4618      	mov	r0, r3
 800d594:	3710      	adds	r7, #16
 800d596:	46bd      	mov	sp, r7
 800d598:	bd80      	pop	{r7, pc}
	...

0800d59c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d59c:	b480      	push	{r7}
 800d59e:	b095      	sub	sp, #84	@ 0x54
 800d5a0:	af00      	add	r7, sp, #0
 800d5a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5ac:	e853 3f00 	ldrex	r3, [r3]
 800d5b0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d5b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d5b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	461a      	mov	r2, r3
 800d5c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d5c2:	643b      	str	r3, [r7, #64]	@ 0x40
 800d5c4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5c6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d5c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d5ca:	e841 2300 	strex	r3, r2, [r1]
 800d5ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d5d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d1e6      	bne.n	800d5a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	3308      	adds	r3, #8
 800d5dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5de:	6a3b      	ldr	r3, [r7, #32]
 800d5e0:	e853 3f00 	ldrex	r3, [r3]
 800d5e4:	61fb      	str	r3, [r7, #28]
   return(result);
 800d5e6:	69fa      	ldr	r2, [r7, #28]
 800d5e8:	4b1e      	ldr	r3, [pc, #120]	@ (800d664 <UART_EndRxTransfer+0xc8>)
 800d5ea:	4013      	ands	r3, r2
 800d5ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	681b      	ldr	r3, [r3, #0]
 800d5f2:	3308      	adds	r3, #8
 800d5f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d5f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d5f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d5fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d5fe:	e841 2300 	strex	r3, r2, [r1]
 800d602:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d606:	2b00      	cmp	r3, #0
 800d608:	d1e5      	bne.n	800d5d6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d60e:	2b01      	cmp	r3, #1
 800d610:	d118      	bne.n	800d644 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	e853 3f00 	ldrex	r3, [r3]
 800d61e:	60bb      	str	r3, [r7, #8]
   return(result);
 800d620:	68bb      	ldr	r3, [r7, #8]
 800d622:	f023 0310 	bic.w	r3, r3, #16
 800d626:	647b      	str	r3, [r7, #68]	@ 0x44
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	461a      	mov	r2, r3
 800d62e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d630:	61bb      	str	r3, [r7, #24]
 800d632:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d634:	6979      	ldr	r1, [r7, #20]
 800d636:	69ba      	ldr	r2, [r7, #24]
 800d638:	e841 2300 	strex	r3, r2, [r1]
 800d63c:	613b      	str	r3, [r7, #16]
   return(result);
 800d63e:	693b      	ldr	r3, [r7, #16]
 800d640:	2b00      	cmp	r3, #0
 800d642:	d1e6      	bne.n	800d612 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	2220      	movs	r2, #32
 800d648:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	2200      	movs	r2, #0
 800d650:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	2200      	movs	r2, #0
 800d656:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d658:	bf00      	nop
 800d65a:	3754      	adds	r7, #84	@ 0x54
 800d65c:	46bd      	mov	sp, r7
 800d65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d662:	4770      	bx	lr
 800d664:	effffffe 	.word	0xeffffffe

0800d668 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d668:	b480      	push	{r7}
 800d66a:	b085      	sub	sp, #20
 800d66c:	af00      	add	r7, sp, #0
 800d66e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d676:	2b01      	cmp	r3, #1
 800d678:	d101      	bne.n	800d67e <HAL_UARTEx_DisableFifoMode+0x16>
 800d67a:	2302      	movs	r3, #2
 800d67c:	e027      	b.n	800d6ce <HAL_UARTEx_DisableFifoMode+0x66>
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	2201      	movs	r2, #1
 800d682:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	2224      	movs	r2, #36	@ 0x24
 800d68a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	681a      	ldr	r2, [r3, #0]
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	f022 0201 	bic.w	r2, r2, #1
 800d6a4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d6a6:	68fb      	ldr	r3, [r7, #12]
 800d6a8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d6ac:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	2200      	movs	r2, #0
 800d6b2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	68fa      	ldr	r2, [r7, #12]
 800d6ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	2220      	movs	r2, #32
 800d6c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	2200      	movs	r2, #0
 800d6c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d6cc:	2300      	movs	r3, #0
}
 800d6ce:	4618      	mov	r0, r3
 800d6d0:	3714      	adds	r7, #20
 800d6d2:	46bd      	mov	sp, r7
 800d6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d8:	4770      	bx	lr

0800d6da <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d6da:	b580      	push	{r7, lr}
 800d6dc:	b084      	sub	sp, #16
 800d6de:	af00      	add	r7, sp, #0
 800d6e0:	6078      	str	r0, [r7, #4]
 800d6e2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d6ea:	2b01      	cmp	r3, #1
 800d6ec:	d101      	bne.n	800d6f2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d6ee:	2302      	movs	r3, #2
 800d6f0:	e02d      	b.n	800d74e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	2201      	movs	r2, #1
 800d6f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	2224      	movs	r2, #36	@ 0x24
 800d6fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	681a      	ldr	r2, [r3, #0]
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	f022 0201 	bic.w	r2, r2, #1
 800d718:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	689b      	ldr	r3, [r3, #8]
 800d720:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	683a      	ldr	r2, [r7, #0]
 800d72a:	430a      	orrs	r2, r1
 800d72c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d72e:	6878      	ldr	r0, [r7, #4]
 800d730:	f000 f850 	bl	800d7d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	68fa      	ldr	r2, [r7, #12]
 800d73a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	2220      	movs	r2, #32
 800d740:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	2200      	movs	r2, #0
 800d748:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d74c:	2300      	movs	r3, #0
}
 800d74e:	4618      	mov	r0, r3
 800d750:	3710      	adds	r7, #16
 800d752:	46bd      	mov	sp, r7
 800d754:	bd80      	pop	{r7, pc}

0800d756 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d756:	b580      	push	{r7, lr}
 800d758:	b084      	sub	sp, #16
 800d75a:	af00      	add	r7, sp, #0
 800d75c:	6078      	str	r0, [r7, #4]
 800d75e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d766:	2b01      	cmp	r3, #1
 800d768:	d101      	bne.n	800d76e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d76a:	2302      	movs	r3, #2
 800d76c:	e02d      	b.n	800d7ca <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	2201      	movs	r2, #1
 800d772:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	2224      	movs	r2, #36	@ 0x24
 800d77a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	681b      	ldr	r3, [r3, #0]
 800d78a:	681a      	ldr	r2, [r3, #0]
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	f022 0201 	bic.w	r2, r2, #1
 800d794:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	689b      	ldr	r3, [r3, #8]
 800d79c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	683a      	ldr	r2, [r7, #0]
 800d7a6:	430a      	orrs	r2, r1
 800d7a8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d7aa:	6878      	ldr	r0, [r7, #4]
 800d7ac:	f000 f812 	bl	800d7d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	68fa      	ldr	r2, [r7, #12]
 800d7b6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	2220      	movs	r2, #32
 800d7bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	2200      	movs	r2, #0
 800d7c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d7c8:	2300      	movs	r3, #0
}
 800d7ca:	4618      	mov	r0, r3
 800d7cc:	3710      	adds	r7, #16
 800d7ce:	46bd      	mov	sp, r7
 800d7d0:	bd80      	pop	{r7, pc}
	...

0800d7d4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d7d4:	b480      	push	{r7}
 800d7d6:	b085      	sub	sp, #20
 800d7d8:	af00      	add	r7, sp, #0
 800d7da:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d108      	bne.n	800d7f6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	2201      	movs	r2, #1
 800d7e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	2201      	movs	r2, #1
 800d7f0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d7f4:	e031      	b.n	800d85a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d7f6:	2310      	movs	r3, #16
 800d7f8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d7fa:	2310      	movs	r3, #16
 800d7fc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	689b      	ldr	r3, [r3, #8]
 800d804:	0e5b      	lsrs	r3, r3, #25
 800d806:	b2db      	uxtb	r3, r3
 800d808:	f003 0307 	and.w	r3, r3, #7
 800d80c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	689b      	ldr	r3, [r3, #8]
 800d814:	0f5b      	lsrs	r3, r3, #29
 800d816:	b2db      	uxtb	r3, r3
 800d818:	f003 0307 	and.w	r3, r3, #7
 800d81c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d81e:	7bbb      	ldrb	r3, [r7, #14]
 800d820:	7b3a      	ldrb	r2, [r7, #12]
 800d822:	4911      	ldr	r1, [pc, #68]	@ (800d868 <UARTEx_SetNbDataToProcess+0x94>)
 800d824:	5c8a      	ldrb	r2, [r1, r2]
 800d826:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d82a:	7b3a      	ldrb	r2, [r7, #12]
 800d82c:	490f      	ldr	r1, [pc, #60]	@ (800d86c <UARTEx_SetNbDataToProcess+0x98>)
 800d82e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d830:	fb93 f3f2 	sdiv	r3, r3, r2
 800d834:	b29a      	uxth	r2, r3
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d83c:	7bfb      	ldrb	r3, [r7, #15]
 800d83e:	7b7a      	ldrb	r2, [r7, #13]
 800d840:	4909      	ldr	r1, [pc, #36]	@ (800d868 <UARTEx_SetNbDataToProcess+0x94>)
 800d842:	5c8a      	ldrb	r2, [r1, r2]
 800d844:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d848:	7b7a      	ldrb	r2, [r7, #13]
 800d84a:	4908      	ldr	r1, [pc, #32]	@ (800d86c <UARTEx_SetNbDataToProcess+0x98>)
 800d84c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d84e:	fb93 f3f2 	sdiv	r3, r3, r2
 800d852:	b29a      	uxth	r2, r3
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800d85a:	bf00      	nop
 800d85c:	3714      	adds	r7, #20
 800d85e:	46bd      	mov	sp, r7
 800d860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d864:	4770      	bx	lr
 800d866:	bf00      	nop
 800d868:	08013ffc 	.word	0x08013ffc
 800d86c:	08014004 	.word	0x08014004

0800d870 <arm_bitreversal_32>:

ARM_DSP_ATTRIBUTE void arm_bitreversal_32(
        uint32_t *pSrc,
  const uint16_t bitRevLen,
  const uint16_t *pBitRevTab)
{
 800d870:	b480      	push	{r7}
 800d872:	b089      	sub	sp, #36	@ 0x24
 800d874:	af00      	add	r7, sp, #0
 800d876:	60f8      	str	r0, [r7, #12]
 800d878:	460b      	mov	r3, r1
 800d87a:	607a      	str	r2, [r7, #4]
 800d87c:	817b      	strh	r3, [r7, #10]
  uint32_t a, b, i, tmp;

  for (i = 0; i < bitRevLen; )
 800d87e:	2300      	movs	r3, #0
 800d880:	61fb      	str	r3, [r7, #28]
 800d882:	e043      	b.n	800d90c <arm_bitreversal_32+0x9c>
  {
     a = pBitRevTab[i    ] >> 2;
 800d884:	69fb      	ldr	r3, [r7, #28]
 800d886:	005b      	lsls	r3, r3, #1
 800d888:	687a      	ldr	r2, [r7, #4]
 800d88a:	4413      	add	r3, r2
 800d88c:	881b      	ldrh	r3, [r3, #0]
 800d88e:	089b      	lsrs	r3, r3, #2
 800d890:	b29b      	uxth	r3, r3
 800d892:	61bb      	str	r3, [r7, #24]
     b = pBitRevTab[i + 1] >> 2;
 800d894:	69fb      	ldr	r3, [r7, #28]
 800d896:	3301      	adds	r3, #1
 800d898:	005b      	lsls	r3, r3, #1
 800d89a:	687a      	ldr	r2, [r7, #4]
 800d89c:	4413      	add	r3, r2
 800d89e:	881b      	ldrh	r3, [r3, #0]
 800d8a0:	089b      	lsrs	r3, r3, #2
 800d8a2:	b29b      	uxth	r3, r3
 800d8a4:	617b      	str	r3, [r7, #20]

     //real
     tmp = pSrc[a];
 800d8a6:	69bb      	ldr	r3, [r7, #24]
 800d8a8:	009b      	lsls	r3, r3, #2
 800d8aa:	68fa      	ldr	r2, [r7, #12]
 800d8ac:	4413      	add	r3, r2
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	613b      	str	r3, [r7, #16]
     pSrc[a] = pSrc[b];
 800d8b2:	697b      	ldr	r3, [r7, #20]
 800d8b4:	009b      	lsls	r3, r3, #2
 800d8b6:	68fa      	ldr	r2, [r7, #12]
 800d8b8:	441a      	add	r2, r3
 800d8ba:	69bb      	ldr	r3, [r7, #24]
 800d8bc:	009b      	lsls	r3, r3, #2
 800d8be:	68f9      	ldr	r1, [r7, #12]
 800d8c0:	440b      	add	r3, r1
 800d8c2:	6812      	ldr	r2, [r2, #0]
 800d8c4:	601a      	str	r2, [r3, #0]
     pSrc[b] = tmp;
 800d8c6:	697b      	ldr	r3, [r7, #20]
 800d8c8:	009b      	lsls	r3, r3, #2
 800d8ca:	68fa      	ldr	r2, [r7, #12]
 800d8cc:	4413      	add	r3, r2
 800d8ce:	693a      	ldr	r2, [r7, #16]
 800d8d0:	601a      	str	r2, [r3, #0]

     //complex
     tmp = pSrc[a+1];
 800d8d2:	69bb      	ldr	r3, [r7, #24]
 800d8d4:	3301      	adds	r3, #1
 800d8d6:	009b      	lsls	r3, r3, #2
 800d8d8:	68fa      	ldr	r2, [r7, #12]
 800d8da:	4413      	add	r3, r2
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	613b      	str	r3, [r7, #16]
     pSrc[a+1] = pSrc[b+1];
 800d8e0:	697b      	ldr	r3, [r7, #20]
 800d8e2:	3301      	adds	r3, #1
 800d8e4:	009b      	lsls	r3, r3, #2
 800d8e6:	68fa      	ldr	r2, [r7, #12]
 800d8e8:	441a      	add	r2, r3
 800d8ea:	69bb      	ldr	r3, [r7, #24]
 800d8ec:	3301      	adds	r3, #1
 800d8ee:	009b      	lsls	r3, r3, #2
 800d8f0:	68f9      	ldr	r1, [r7, #12]
 800d8f2:	440b      	add	r3, r1
 800d8f4:	6812      	ldr	r2, [r2, #0]
 800d8f6:	601a      	str	r2, [r3, #0]
     pSrc[b+1] = tmp;
 800d8f8:	697b      	ldr	r3, [r7, #20]
 800d8fa:	3301      	adds	r3, #1
 800d8fc:	009b      	lsls	r3, r3, #2
 800d8fe:	68fa      	ldr	r2, [r7, #12]
 800d900:	4413      	add	r3, r2
 800d902:	693a      	ldr	r2, [r7, #16]
 800d904:	601a      	str	r2, [r3, #0]

    i += 2;
 800d906:	69fb      	ldr	r3, [r7, #28]
 800d908:	3302      	adds	r3, #2
 800d90a:	61fb      	str	r3, [r7, #28]
  for (i = 0; i < bitRevLen; )
 800d90c:	897b      	ldrh	r3, [r7, #10]
 800d90e:	69fa      	ldr	r2, [r7, #28]
 800d910:	429a      	cmp	r2, r3
 800d912:	d3b7      	bcc.n	800d884 <arm_bitreversal_32+0x14>
  }
}
 800d914:	bf00      	nop
 800d916:	bf00      	nop
 800d918:	3724      	adds	r7, #36	@ 0x24
 800d91a:	46bd      	mov	sp, r7
 800d91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d920:	4770      	bx	lr

0800d922 <arm_cfft_radix8by2_f32>:
  @par Size of buffers according to the target architecture and datatype:
       They are described on the page \ref transformbuffers "transform buffers".
 */

static void arm_cfft_radix8by2_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 800d922:	b580      	push	{r7, lr}
 800d924:	b0a0      	sub	sp, #128	@ 0x80
 800d926:	af00      	add	r7, sp, #0
 800d928:	6078      	str	r0, [r7, #4]
 800d92a:	6039      	str	r1, [r7, #0]
  uint32_t    L  = S->fftLen;
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	881b      	ldrh	r3, [r3, #0]
 800d930:	66bb      	str	r3, [r7, #104]	@ 0x68
  float32_t * pCol1, * pCol2, * pMid1, * pMid2;
  float32_t * p2 = p1 + L;
 800d932:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d934:	009b      	lsls	r3, r3, #2
 800d936:	683a      	ldr	r2, [r7, #0]
 800d938:	4413      	add	r3, r2
 800d93a:	677b      	str	r3, [r7, #116]	@ 0x74
  const float32_t * tw = (float32_t *) S->pTwiddle;
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	685b      	ldr	r3, [r3, #4]
 800d940:	673b      	str	r3, [r7, #112]	@ 0x70
  float32_t t1[4], t2[4], t3[4], t4[4], twR, twI;
  float32_t m0, m1, m2, m3;
  uint32_t l;

  pCol1 = p1;
 800d942:	683b      	ldr	r3, [r7, #0]
 800d944:	667b      	str	r3, [r7, #100]	@ 0x64
  pCol2 = p2;
 800d946:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d948:	663b      	str	r3, [r7, #96]	@ 0x60

  /* Define new length */
  L >>= 1;
 800d94a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d94c:	085b      	lsrs	r3, r3, #1
 800d94e:	66bb      	str	r3, [r7, #104]	@ 0x68

  /* Initialize mid pointers */
  pMid1 = p1 + L;
 800d950:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d952:	009b      	lsls	r3, r3, #2
 800d954:	683a      	ldr	r2, [r7, #0]
 800d956:	4413      	add	r3, r2
 800d958:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pMid2 = p2 + L;
 800d95a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d95c:	009b      	lsls	r3, r3, #2
 800d95e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800d960:	4413      	add	r3, r2
 800d962:	67bb      	str	r3, [r7, #120]	@ 0x78

  /* do two dot Fourier transform */
  for (l = L >> 2; l > 0; l-- )
 800d964:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d966:	089b      	lsrs	r3, r3, #2
 800d968:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d96a:	e1b6      	b.n	800dcda <arm_cfft_radix8by2_f32+0x3b8>
  {
    t1[0] = p1[0];
 800d96c:	683b      	ldr	r3, [r7, #0]
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	63bb      	str	r3, [r7, #56]	@ 0x38
    t1[1] = p1[1];
 800d972:	683b      	ldr	r3, [r7, #0]
 800d974:	685b      	ldr	r3, [r3, #4]
 800d976:	63fb      	str	r3, [r7, #60]	@ 0x3c
    t1[2] = p1[2];
 800d978:	683b      	ldr	r3, [r7, #0]
 800d97a:	689b      	ldr	r3, [r3, #8]
 800d97c:	643b      	str	r3, [r7, #64]	@ 0x40
    t1[3] = p1[3];
 800d97e:	683b      	ldr	r3, [r7, #0]
 800d980:	68db      	ldr	r3, [r3, #12]
 800d982:	647b      	str	r3, [r7, #68]	@ 0x44

    t2[0] = p2[0];
 800d984:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	62bb      	str	r3, [r7, #40]	@ 0x28
    t2[1] = p2[1];
 800d98a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d98c:	685b      	ldr	r3, [r3, #4]
 800d98e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    t2[2] = p2[2];
 800d990:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d992:	689b      	ldr	r3, [r3, #8]
 800d994:	633b      	str	r3, [r7, #48]	@ 0x30
    t2[3] = p2[3];
 800d996:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d998:	68db      	ldr	r3, [r3, #12]
 800d99a:	637b      	str	r3, [r7, #52]	@ 0x34

    t3[0] = pMid1[0];
 800d99c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	61bb      	str	r3, [r7, #24]
    t3[1] = pMid1[1];
 800d9a2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d9a4:	685b      	ldr	r3, [r3, #4]
 800d9a6:	61fb      	str	r3, [r7, #28]
    t3[2] = pMid1[2];
 800d9a8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d9aa:	689b      	ldr	r3, [r3, #8]
 800d9ac:	623b      	str	r3, [r7, #32]
    t3[3] = pMid1[3];
 800d9ae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d9b0:	68db      	ldr	r3, [r3, #12]
 800d9b2:	627b      	str	r3, [r7, #36]	@ 0x24

    t4[0] = pMid2[0];
 800d9b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	60bb      	str	r3, [r7, #8]
    t4[1] = pMid2[1];
 800d9ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d9bc:	685b      	ldr	r3, [r3, #4]
 800d9be:	60fb      	str	r3, [r7, #12]
    t4[2] = pMid2[2];
 800d9c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d9c2:	689b      	ldr	r3, [r3, #8]
 800d9c4:	613b      	str	r3, [r7, #16]
    t4[3] = pMid2[3];
 800d9c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d9c8:	68db      	ldr	r3, [r3, #12]
 800d9ca:	617b      	str	r3, [r7, #20]

    *p1++ = t1[0] + t2[0];
 800d9cc:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800d9d0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800d9d4:	683b      	ldr	r3, [r7, #0]
 800d9d6:	1d1a      	adds	r2, r3, #4
 800d9d8:	603a      	str	r2, [r7, #0]
 800d9da:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d9de:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = t1[1] + t2[1];
 800d9e2:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800d9e6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800d9ea:	683b      	ldr	r3, [r7, #0]
 800d9ec:	1d1a      	adds	r2, r3, #4
 800d9ee:	603a      	str	r2, [r7, #0]
 800d9f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d9f4:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = t1[2] + t2[2];
 800d9f8:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800d9fc:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800da00:	683b      	ldr	r3, [r7, #0]
 800da02:	1d1a      	adds	r2, r3, #4
 800da04:	603a      	str	r2, [r7, #0]
 800da06:	ee77 7a27 	vadd.f32	s15, s14, s15
 800da0a:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = t1[3] + t2[3];    /* col 1 */
 800da0e:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 800da12:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800da16:	683b      	ldr	r3, [r7, #0]
 800da18:	1d1a      	adds	r2, r3, #4
 800da1a:	603a      	str	r2, [r7, #0]
 800da1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800da20:	edc3 7a00 	vstr	s15, [r3]

    t2[0] = t1[0] - t2[0];
 800da24:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800da28:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800da2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800da30:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    t2[1] = t1[1] - t2[1];
 800da34:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800da38:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800da3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800da40:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    t2[2] = t1[2] - t2[2];
 800da44:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800da48:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800da4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800da50:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    t2[3] = t1[3] - t2[3];    /* for col 2 */
 800da54:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 800da58:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800da5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800da60:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    *pMid1++ = t3[0] + t4[0];
 800da64:	ed97 7a06 	vldr	s14, [r7, #24]
 800da68:	edd7 7a02 	vldr	s15, [r7, #8]
 800da6c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800da6e:	1d1a      	adds	r2, r3, #4
 800da70:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800da72:	ee77 7a27 	vadd.f32	s15, s14, s15
 800da76:	edc3 7a00 	vstr	s15, [r3]
    *pMid1++ = t3[1] + t4[1];
 800da7a:	ed97 7a07 	vldr	s14, [r7, #28]
 800da7e:	edd7 7a03 	vldr	s15, [r7, #12]
 800da82:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800da84:	1d1a      	adds	r2, r3, #4
 800da86:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800da88:	ee77 7a27 	vadd.f32	s15, s14, s15
 800da8c:	edc3 7a00 	vstr	s15, [r3]
    *pMid1++ = t3[2] + t4[2];
 800da90:	ed97 7a08 	vldr	s14, [r7, #32]
 800da94:	edd7 7a04 	vldr	s15, [r7, #16]
 800da98:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800da9a:	1d1a      	adds	r2, r3, #4
 800da9c:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800da9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800daa2:	edc3 7a00 	vstr	s15, [r3]
    *pMid1++ = t3[3] + t4[3]; /* col 1 */
 800daa6:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800daaa:	edd7 7a05 	vldr	s15, [r7, #20]
 800daae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800dab0:	1d1a      	adds	r2, r3, #4
 800dab2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800dab4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dab8:	edc3 7a00 	vstr	s15, [r3]

    t4[0] = t4[0] - t3[0];
 800dabc:	ed97 7a02 	vldr	s14, [r7, #8]
 800dac0:	edd7 7a06 	vldr	s15, [r7, #24]
 800dac4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dac8:	edc7 7a02 	vstr	s15, [r7, #8]
    t4[1] = t4[1] - t3[1];
 800dacc:	ed97 7a03 	vldr	s14, [r7, #12]
 800dad0:	edd7 7a07 	vldr	s15, [r7, #28]
 800dad4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dad8:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[2] = t4[2] - t3[2];
 800dadc:	ed97 7a04 	vldr	s14, [r7, #16]
 800dae0:	edd7 7a08 	vldr	s15, [r7, #32]
 800dae4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dae8:	edc7 7a04 	vstr	s15, [r7, #16]
    t4[3] = t4[3] - t3[3];    /* for col 2 */
 800daec:	ed97 7a05 	vldr	s14, [r7, #20]
 800daf0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800daf4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800daf8:	edc7 7a05 	vstr	s15, [r7, #20]

    twR = *tw++;
 800dafc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dafe:	1d1a      	adds	r2, r3, #4
 800db00:	673a      	str	r2, [r7, #112]	@ 0x70
 800db02:	681b      	ldr	r3, [r3, #0]
 800db04:	65fb      	str	r3, [r7, #92]	@ 0x5c
    twI = *tw++;
 800db06:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800db08:	1d1a      	adds	r2, r3, #4
 800db0a:	673a      	str	r2, [r7, #112]	@ 0x70
 800db0c:	681b      	ldr	r3, [r3, #0]
 800db0e:	65bb      	str	r3, [r7, #88]	@ 0x58

    /* multiply by twiddle factors */
    m0 = t2[0] * twR;
 800db10:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800db14:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800db18:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db1c:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    m1 = t2[1] * twI;
 800db20:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800db24:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800db28:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db2c:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    m2 = t2[1] * twR;
 800db30:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800db34:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800db38:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db3c:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    m3 = t2[0] * twI;
 800db40:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800db44:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800db48:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db4c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

    /* R  =  R  *  Tr - I * Ti */
    *p2++ = m0 + m1;
 800db50:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800db52:	1d1a      	adds	r2, r3, #4
 800db54:	677a      	str	r2, [r7, #116]	@ 0x74
 800db56:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800db5a:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800db5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800db62:	edc3 7a00 	vstr	s15, [r3]
    /* I  =  I  *  Tr + R * Ti */
    *p2++ = m2 - m3;
 800db66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800db68:	1d1a      	adds	r2, r3, #4
 800db6a:	677a      	str	r2, [r7, #116]	@ 0x74
 800db6c:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800db70:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800db74:	ee77 7a67 	vsub.f32	s15, s14, s15
 800db78:	edc3 7a00 	vstr	s15, [r3]

    /* use vertical symmetry */
    /*  0.9988 - 0.0491i <==> -0.0491 - 0.9988i */
    m0 = t4[0] * twI;
 800db7c:	edd7 7a02 	vldr	s15, [r7, #8]
 800db80:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800db84:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db88:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    m1 = t4[1] * twR;
 800db8c:	edd7 7a03 	vldr	s15, [r7, #12]
 800db90:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800db94:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db98:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    m2 = t4[1] * twI;
 800db9c:	edd7 7a03 	vldr	s15, [r7, #12]
 800dba0:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800dba4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dba8:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    m3 = t4[0] * twR;
 800dbac:	edd7 7a02 	vldr	s15, [r7, #8]
 800dbb0:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800dbb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dbb8:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

    *pMid2++ = m0 - m1;
 800dbbc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dbbe:	1d1a      	adds	r2, r3, #4
 800dbc0:	67ba      	str	r2, [r7, #120]	@ 0x78
 800dbc2:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800dbc6:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800dbca:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dbce:	edc3 7a00 	vstr	s15, [r3]
    *pMid2++ = m2 + m3;
 800dbd2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dbd4:	1d1a      	adds	r2, r3, #4
 800dbd6:	67ba      	str	r2, [r7, #120]	@ 0x78
 800dbd8:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800dbdc:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800dbe0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dbe4:	edc3 7a00 	vstr	s15, [r3]

    twR = *tw++;
 800dbe8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dbea:	1d1a      	adds	r2, r3, #4
 800dbec:	673a      	str	r2, [r7, #112]	@ 0x70
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    twI = *tw++;
 800dbf2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dbf4:	1d1a      	adds	r2, r3, #4
 800dbf6:	673a      	str	r2, [r7, #112]	@ 0x70
 800dbf8:	681b      	ldr	r3, [r3, #0]
 800dbfa:	65bb      	str	r3, [r7, #88]	@ 0x58

    m0 = t2[2] * twR;
 800dbfc:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800dc00:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800dc04:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dc08:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    m1 = t2[3] * twI;
 800dc0c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800dc10:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800dc14:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dc18:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    m2 = t2[3] * twR;
 800dc1c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800dc20:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800dc24:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dc28:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    m3 = t2[2] * twI;
 800dc2c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800dc30:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800dc34:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dc38:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

    *p2++ = m0 + m1;
 800dc3c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800dc3e:	1d1a      	adds	r2, r3, #4
 800dc40:	677a      	str	r2, [r7, #116]	@ 0x74
 800dc42:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800dc46:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800dc4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dc4e:	edc3 7a00 	vstr	s15, [r3]
    *p2++ = m2 - m3;
 800dc52:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800dc54:	1d1a      	adds	r2, r3, #4
 800dc56:	677a      	str	r2, [r7, #116]	@ 0x74
 800dc58:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800dc5c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800dc60:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dc64:	edc3 7a00 	vstr	s15, [r3]

    m0 = t4[2] * twI;
 800dc68:	edd7 7a04 	vldr	s15, [r7, #16]
 800dc6c:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800dc70:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dc74:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    m1 = t4[3] * twR;
 800dc78:	edd7 7a05 	vldr	s15, [r7, #20]
 800dc7c:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800dc80:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dc84:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    m2 = t4[3] * twI;
 800dc88:	edd7 7a05 	vldr	s15, [r7, #20]
 800dc8c:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800dc90:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dc94:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    m3 = t4[2] * twR;
 800dc98:	edd7 7a04 	vldr	s15, [r7, #16]
 800dc9c:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800dca0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dca4:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

    *pMid2++ = m0 - m1;
 800dca8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dcaa:	1d1a      	adds	r2, r3, #4
 800dcac:	67ba      	str	r2, [r7, #120]	@ 0x78
 800dcae:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800dcb2:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800dcb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dcba:	edc3 7a00 	vstr	s15, [r3]
    *pMid2++ = m2 + m3;
 800dcbe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dcc0:	1d1a      	adds	r2, r3, #4
 800dcc2:	67ba      	str	r2, [r7, #120]	@ 0x78
 800dcc4:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800dcc8:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800dccc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dcd0:	edc3 7a00 	vstr	s15, [r3]
  for (l = L >> 2; l > 0; l-- )
 800dcd4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dcd6:	3b01      	subs	r3, #1
 800dcd8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800dcda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	f47f ae45 	bne.w	800d96c <arm_cfft_radix8by2_f32+0x4a>
  }

  /* first col */
  arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 2U);
 800dce2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dce4:	b299      	uxth	r1, r3
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	685a      	ldr	r2, [r3, #4]
 800dcea:	2302      	movs	r3, #2
 800dcec:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800dcee:	f001 f80f 	bl	800ed10 <arm_radix8_butterfly_f32>

  /* second col */
  arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 2U);
 800dcf2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dcf4:	b299      	uxth	r1, r3
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	685a      	ldr	r2, [r3, #4]
 800dcfa:	2302      	movs	r3, #2
 800dcfc:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800dcfe:	f001 f807 	bl	800ed10 <arm_radix8_butterfly_f32>
}
 800dd02:	bf00      	nop
 800dd04:	3780      	adds	r7, #128	@ 0x80
 800dd06:	46bd      	mov	sp, r7
 800dd08:	bd80      	pop	{r7, pc}

0800dd0a <arm_cfft_radix8by4_f32>:

static void arm_cfft_radix8by4_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 800dd0a:	b580      	push	{r7, lr}
 800dd0c:	b0ac      	sub	sp, #176	@ 0xb0
 800dd0e:	af00      	add	r7, sp, #0
 800dd10:	6078      	str	r0, [r7, #4]
 800dd12:	6039      	str	r1, [r7, #0]
    uint32_t    L  = S->fftLen >> 1;
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	881b      	ldrh	r3, [r3, #0]
 800dd18:	085b      	lsrs	r3, r3, #1
 800dd1a:	b29b      	uxth	r3, r3
 800dd1c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    float32_t * pCol1, *pCol2, *pCol3, *pCol4, *pEnd1, *pEnd2, *pEnd3, *pEnd4;
    const float32_t *tw2, *tw3, *tw4;
    float32_t * p2 = p1 + L;
 800dd20:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dd24:	009b      	lsls	r3, r3, #2
 800dd26:	683a      	ldr	r2, [r7, #0]
 800dd28:	4413      	add	r3, r2
 800dd2a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    float32_t * p3 = p2 + L;
 800dd2e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dd32:	009b      	lsls	r3, r3, #2
 800dd34:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800dd38:	4413      	add	r3, r2
 800dd3a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    float32_t * p4 = p3 + L;
 800dd3e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dd42:	009b      	lsls	r3, r3, #2
 800dd44:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800dd48:	4413      	add	r3, r2
 800dd4a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    float32_t t2[4], t3[4], t4[4], twR, twI;
    float32_t p1ap3_0, p1sp3_0, p1ap3_1, p1sp3_1;
    float32_t m0, m1, m2, m3;
    uint32_t l, twMod2, twMod3, twMod4;

    pCol1 = p1;         /* points to real values by default */
 800dd4e:	683b      	ldr	r3, [r7, #0]
 800dd50:	67fb      	str	r3, [r7, #124]	@ 0x7c
    pCol2 = p2;
 800dd52:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800dd56:	67bb      	str	r3, [r7, #120]	@ 0x78
    pCol3 = p3;
 800dd58:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dd5c:	677b      	str	r3, [r7, #116]	@ 0x74
    pCol4 = p4;
 800dd5e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800dd62:	673b      	str	r3, [r7, #112]	@ 0x70
    pEnd1 = p2 - 1;     /* points to imaginary values by default */
 800dd64:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800dd68:	3b04      	subs	r3, #4
 800dd6a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    pEnd2 = p3 - 1;
 800dd6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dd72:	3b04      	subs	r3, #4
 800dd74:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    pEnd3 = p4 - 1;
 800dd78:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800dd7c:	3b04      	subs	r3, #4
 800dd7e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    pEnd4 = pEnd3 + L;
 800dd82:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dd86:	009b      	lsls	r3, r3, #2
 800dd88:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800dd8c:	4413      	add	r3, r2
 800dd8e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	685b      	ldr	r3, [r3, #4]
 800dd96:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800dd9a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800dd9e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800dda2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dda6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

    L >>= 1;
 800ddaa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ddae:	085b      	lsrs	r3, r3, #1
 800ddb0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

    /* do four dot Fourier transform */

    twMod2 = 2;
 800ddb4:	2302      	movs	r3, #2
 800ddb6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    twMod3 = 4;
 800ddb8:	2304      	movs	r3, #4
 800ddba:	66bb      	str	r3, [r7, #104]	@ 0x68
    twMod4 = 6;
 800ddbc:	2306      	movs	r3, #6
 800ddbe:	667b      	str	r3, [r7, #100]	@ 0x64

    /* TOP */
    p1ap3_0 = p1[0] + p3[0];
 800ddc0:	683b      	ldr	r3, [r7, #0]
 800ddc2:	ed93 7a00 	vldr	s14, [r3]
 800ddc6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ddca:	edd3 7a00 	vldr	s15, [r3]
 800ddce:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ddd2:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
    p1sp3_0 = p1[0] - p3[0];
 800ddd6:	683b      	ldr	r3, [r7, #0]
 800ddd8:	ed93 7a00 	vldr	s14, [r3]
 800dddc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dde0:	edd3 7a00 	vldr	s15, [r3]
 800dde4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dde8:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
    p1ap3_1 = p1[1] + p3[1];
 800ddec:	683b      	ldr	r3, [r7, #0]
 800ddee:	3304      	adds	r3, #4
 800ddf0:	ed93 7a00 	vldr	s14, [r3]
 800ddf4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ddf8:	3304      	adds	r3, #4
 800ddfa:	edd3 7a00 	vldr	s15, [r3]
 800ddfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 800de02:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    p1sp3_1 = p1[1] - p3[1];
 800de06:	683b      	ldr	r3, [r7, #0]
 800de08:	3304      	adds	r3, #4
 800de0a:	ed93 7a00 	vldr	s14, [r3]
 800de0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800de12:	3304      	adds	r3, #4
 800de14:	edd3 7a00 	vldr	s15, [r3]
 800de18:	ee77 7a67 	vsub.f32	s15, s14, s15
 800de1c:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

    /* col 2 */
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 800de20:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800de24:	3304      	adds	r3, #4
 800de26:	ed93 7a00 	vldr	s14, [r3]
 800de2a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800de2e:	ee37 7a27 	vadd.f32	s14, s14, s15
 800de32:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800de36:	3304      	adds	r3, #4
 800de38:	edd3 7a00 	vldr	s15, [r3]
 800de3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800de40:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 800de44:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800de48:	edd3 7a00 	vldr	s15, [r3]
 800de4c:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800de50:	ee37 7a67 	vsub.f32	s14, s14, s15
 800de54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800de58:	edd3 7a00 	vldr	s15, [r3]
 800de5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800de60:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    /* col 3 */
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 800de64:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800de68:	edd3 7a00 	vldr	s15, [r3]
 800de6c:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 800de70:	ee37 7a67 	vsub.f32	s14, s14, s15
 800de74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800de78:	edd3 7a00 	vldr	s15, [r3]
 800de7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800de80:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 800de84:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800de88:	3304      	adds	r3, #4
 800de8a:	edd3 7a00 	vldr	s15, [r3]
 800de8e:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800de92:	ee37 7a67 	vsub.f32	s14, s14, s15
 800de96:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800de9a:	3304      	adds	r3, #4
 800de9c:	edd3 7a00 	vldr	s15, [r3]
 800dea0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dea4:	edc7 7a08 	vstr	s15, [r7, #32]
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 800dea8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800deac:	3304      	adds	r3, #4
 800deae:	edd3 7a00 	vldr	s15, [r3]
 800deb2:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800deb6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800deba:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800debe:	3304      	adds	r3, #4
 800dec0:	edd3 7a00 	vldr	s15, [r3]
 800dec4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dec8:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 800decc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ded0:	ed93 7a00 	vldr	s14, [r3]
 800ded4:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800ded8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800dedc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800dee0:	edd3 7a00 	vldr	s15, [r3]
 800dee4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dee8:	edc7 7a04 	vstr	s15, [r7, #16]
    /* col 1 */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 800deec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800def0:	ed93 7a00 	vldr	s14, [r3]
 800def4:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800def8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800defc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800df00:	edd3 7a00 	vldr	s15, [r3]
 800df04:	683b      	ldr	r3, [r7, #0]
 800df06:	1d1a      	adds	r2, r3, #4
 800df08:	603a      	str	r2, [r7, #0]
 800df0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800df0e:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 800df12:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800df16:	3304      	adds	r3, #4
 800df18:	ed93 7a00 	vldr	s14, [r3]
 800df1c:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800df20:	ee37 7a27 	vadd.f32	s14, s14, s15
 800df24:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800df28:	3304      	adds	r3, #4
 800df2a:	edd3 7a00 	vldr	s15, [r3]
 800df2e:	683b      	ldr	r3, [r7, #0]
 800df30:	1d1a      	adds	r2, r3, #4
 800df32:	603a      	str	r2, [r7, #0]
 800df34:	ee77 7a27 	vadd.f32	s15, s14, s15
 800df38:	edc3 7a00 	vstr	s15, [r3]

    /* Twiddle factors are ones */
    *p2++ = t2[0];
 800df3c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800df40:	1d1a      	adds	r2, r3, #4
 800df42:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 800df46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800df48:	601a      	str	r2, [r3, #0]
    *p2++ = t2[1];
 800df4a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800df4e:	1d1a      	adds	r2, r3, #4
 800df50:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 800df54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800df56:	601a      	str	r2, [r3, #0]
    *p3++ = t3[0];
 800df58:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800df5c:	1d1a      	adds	r2, r3, #4
 800df5e:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800df62:	69fa      	ldr	r2, [r7, #28]
 800df64:	601a      	str	r2, [r3, #0]
    *p3++ = t3[1];
 800df66:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800df6a:	1d1a      	adds	r2, r3, #4
 800df6c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800df70:	6a3a      	ldr	r2, [r7, #32]
 800df72:	601a      	str	r2, [r3, #0]
    *p4++ = t4[0];
 800df74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800df78:	1d1a      	adds	r2, r3, #4
 800df7a:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 800df7e:	68fa      	ldr	r2, [r7, #12]
 800df80:	601a      	str	r2, [r3, #0]
    *p4++ = t4[1];
 800df82:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800df86:	1d1a      	adds	r2, r3, #4
 800df88:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 800df8c:	693a      	ldr	r2, [r7, #16]
 800df8e:	601a      	str	r2, [r3, #0]

    tw2 += twMod2;
 800df90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800df92:	009b      	lsls	r3, r3, #2
 800df94:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800df98:	4413      	add	r3, r2
 800df9a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    tw3 += twMod3;
 800df9e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dfa0:	009b      	lsls	r3, r3, #2
 800dfa2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800dfa6:	4413      	add	r3, r2
 800dfa8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    tw4 += twMod4;
 800dfac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dfae:	009b      	lsls	r3, r3, #2
 800dfb0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800dfb4:	4413      	add	r3, r2
 800dfb6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    for (l = (L - 2) >> 1; l > 0; l-- )
 800dfba:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dfbe:	3b02      	subs	r3, #2
 800dfc0:	085b      	lsrs	r3, r3, #1
 800dfc2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800dfc6:	e31c      	b.n	800e602 <arm_cfft_radix8by4_f32+0x8f8>
    {
      /* TOP */
      p1ap3_0 = p1[0] + p3[0];
 800dfc8:	683b      	ldr	r3, [r7, #0]
 800dfca:	ed93 7a00 	vldr	s14, [r3]
 800dfce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dfd2:	edd3 7a00 	vldr	s15, [r3]
 800dfd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dfda:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
      p1sp3_0 = p1[0] - p3[0];
 800dfde:	683b      	ldr	r3, [r7, #0]
 800dfe0:	ed93 7a00 	vldr	s14, [r3]
 800dfe4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dfe8:	edd3 7a00 	vldr	s15, [r3]
 800dfec:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dff0:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
      p1ap3_1 = p1[1] + p3[1];
 800dff4:	683b      	ldr	r3, [r7, #0]
 800dff6:	3304      	adds	r3, #4
 800dff8:	ed93 7a00 	vldr	s14, [r3]
 800dffc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e000:	3304      	adds	r3, #4
 800e002:	edd3 7a00 	vldr	s15, [r3]
 800e006:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e00a:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
      p1sp3_1 = p1[1] - p3[1];
 800e00e:	683b      	ldr	r3, [r7, #0]
 800e010:	3304      	adds	r3, #4
 800e012:	ed93 7a00 	vldr	s14, [r3]
 800e016:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e01a:	3304      	adds	r3, #4
 800e01c:	edd3 7a00 	vldr	s15, [r3]
 800e020:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e024:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
      /* col 2 */
      t2[0] = p1sp3_0 + p2[1] - p4[1];
 800e028:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e02c:	3304      	adds	r3, #4
 800e02e:	ed93 7a00 	vldr	s14, [r3]
 800e032:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800e036:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e03a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e03e:	3304      	adds	r3, #4
 800e040:	edd3 7a00 	vldr	s15, [r3]
 800e044:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e048:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 800e04c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e050:	edd3 7a00 	vldr	s15, [r3]
 800e054:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800e058:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e05c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e060:	edd3 7a00 	vldr	s15, [r3]
 800e064:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e068:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
      /* col 3 */
      t3[0] = p1ap3_0 - p2[0] - p4[0];
 800e06c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e070:	edd3 7a00 	vldr	s15, [r3]
 800e074:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 800e078:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e07c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e080:	edd3 7a00 	vldr	s15, [r3]
 800e084:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e088:	edc7 7a07 	vstr	s15, [r7, #28]
      t3[1] = p1ap3_1 - p2[1] - p4[1];
 800e08c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e090:	3304      	adds	r3, #4
 800e092:	edd3 7a00 	vldr	s15, [r3]
 800e096:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800e09a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e09e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e0a2:	3304      	adds	r3, #4
 800e0a4:	edd3 7a00 	vldr	s15, [r3]
 800e0a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e0ac:	edc7 7a08 	vstr	s15, [r7, #32]
      /* col 4 */
      t4[0] = p1sp3_0 - p2[1] + p4[1];
 800e0b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e0b4:	3304      	adds	r3, #4
 800e0b6:	edd3 7a00 	vldr	s15, [r3]
 800e0ba:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800e0be:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e0c2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e0c6:	3304      	adds	r3, #4
 800e0c8:	edd3 7a00 	vldr	s15, [r3]
 800e0cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e0d0:	edc7 7a03 	vstr	s15, [r7, #12]
      t4[1] = p1sp3_1 + p2[0] - p4[0];
 800e0d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e0d8:	ed93 7a00 	vldr	s14, [r3]
 800e0dc:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800e0e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e0e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e0e8:	edd3 7a00 	vldr	s15, [r3]
 800e0ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e0f0:	edc7 7a04 	vstr	s15, [r7, #16]
      /* col 1 - top */
      *p1++ = p1ap3_0 + p2[0] + p4[0];
 800e0f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e0f8:	ed93 7a00 	vldr	s14, [r3]
 800e0fc:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800e100:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e104:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e108:	edd3 7a00 	vldr	s15, [r3]
 800e10c:	683b      	ldr	r3, [r7, #0]
 800e10e:	1d1a      	adds	r2, r3, #4
 800e110:	603a      	str	r2, [r7, #0]
 800e112:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e116:	edc3 7a00 	vstr	s15, [r3]
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 800e11a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e11e:	3304      	adds	r3, #4
 800e120:	ed93 7a00 	vldr	s14, [r3]
 800e124:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800e128:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e12c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e130:	3304      	adds	r3, #4
 800e132:	edd3 7a00 	vldr	s15, [r3]
 800e136:	683b      	ldr	r3, [r7, #0]
 800e138:	1d1a      	adds	r2, r3, #4
 800e13a:	603a      	str	r2, [r7, #0]
 800e13c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e140:	edc3 7a00 	vstr	s15, [r3]

      /* BOTTOM */
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 800e144:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e148:	3b04      	subs	r3, #4
 800e14a:	ed93 7a00 	vldr	s14, [r3]
 800e14e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e152:	3b04      	subs	r3, #4
 800e154:	edd3 7a00 	vldr	s15, [r3]
 800e158:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e15c:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
      p1sp3_1 = pEnd1[-1] - pEnd3[-1];
 800e160:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e164:	3b04      	subs	r3, #4
 800e166:	ed93 7a00 	vldr	s14, [r3]
 800e16a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e16e:	3b04      	subs	r3, #4
 800e170:	edd3 7a00 	vldr	s15, [r3]
 800e174:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e178:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 800e17c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e180:	ed93 7a00 	vldr	s14, [r3]
 800e184:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e188:	edd3 7a00 	vldr	s15, [r3]
 800e18c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e190:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
      p1sp3_0 = pEnd1[ 0] - pEnd3[0];
 800e194:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e198:	ed93 7a00 	vldr	s14, [r3]
 800e19c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e1a0:	edd3 7a00 	vldr	s15, [r3]
 800e1a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e1a8:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
      /* col 2 */
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 800e1ac:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e1b0:	ed93 7a00 	vldr	s14, [r3]
 800e1b4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e1b8:	edd3 7a00 	vldr	s15, [r3]
 800e1bc:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e1c0:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800e1c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e1c8:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 800e1cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e1d0:	ed93 7a00 	vldr	s14, [r3]
 800e1d4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e1d8:	edd3 7a00 	vldr	s15, [r3]
 800e1dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e1e0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e1e4:	3b04      	subs	r3, #4
 800e1e6:	edd3 7a00 	vldr	s15, [r3]
 800e1ea:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e1ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e1f2:	3b04      	subs	r3, #4
 800e1f4:	edd3 7a00 	vldr	s15, [r3]
 800e1f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e1fc:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
      /* col 3 */
      t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 800e200:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e204:	3b04      	subs	r3, #4
 800e206:	edd3 7a00 	vldr	s15, [r3]
 800e20a:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800e20e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e212:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e216:	3b04      	subs	r3, #4
 800e218:	edd3 7a00 	vldr	s15, [r3]
 800e21c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e220:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
      t3[3] = p1ap3_0 - pEnd2[ 0] - pEnd4[ 0];
 800e224:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e228:	edd3 7a00 	vldr	s15, [r3]
 800e22c:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 800e230:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e234:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e238:	edd3 7a00 	vldr	s15, [r3]
 800e23c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e240:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
      /* col 4 */
      t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
 800e244:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e248:	ed93 7a00 	vldr	s14, [r3]
 800e24c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e250:	edd3 7a00 	vldr	s15, [r3]
 800e254:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e258:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800e25c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e260:	edc7 7a05 	vstr	s15, [r7, #20]
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 800e264:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e268:	3b04      	subs	r3, #4
 800e26a:	ed93 7a00 	vldr	s14, [r3]
 800e26e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e272:	3b04      	subs	r3, #4
 800e274:	edd3 7a00 	vldr	s15, [r3]
 800e278:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e27c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800e280:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e284:	edc7 7a06 	vstr	s15, [r7, #24]
      /* col 1 - Bottom */
      *pEnd1-- = p1ap3_0 + pEnd2[ 0] + pEnd4[ 0];
 800e288:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e28c:	ed93 7a00 	vldr	s14, [r3]
 800e290:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800e294:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e298:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e29c:	edd3 7a00 	vldr	s15, [r3]
 800e2a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e2a4:	1f1a      	subs	r2, r3, #4
 800e2a6:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800e2aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e2ae:	edc3 7a00 	vstr	s15, [r3]
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 800e2b2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e2b6:	3b04      	subs	r3, #4
 800e2b8:	ed93 7a00 	vldr	s14, [r3]
 800e2bc:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800e2c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e2c4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e2c8:	3b04      	subs	r3, #4
 800e2ca:	edd3 7a00 	vldr	s15, [r3]
 800e2ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e2d2:	1f1a      	subs	r2, r3, #4
 800e2d4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800e2d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e2dc:	edc3 7a00 	vstr	s15, [r3]

      /* COL 2 */
      /* read twiddle factors */
      twR = *tw2++;
 800e2e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e2e4:	1d1a      	adds	r2, r3, #4
 800e2e6:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800e2ea:	681b      	ldr	r3, [r3, #0]
 800e2ec:	653b      	str	r3, [r7, #80]	@ 0x50
      twI = *tw2++;
 800e2ee:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e2f2:	1d1a      	adds	r2, r3, #4
 800e2f4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      /* multiply by twiddle factors */
      /*  let    Z1 = a + i(b),   Z2 = c + i(d) */
      /*   =>  Z1 * Z2  =  (a*c - b*d) + i(b*c + a*d) */

      /* Top */
      m0 = t2[0] * twR;
 800e2fc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800e300:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800e304:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e308:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
      m1 = t2[1] * twI;
 800e30c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800e310:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800e314:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e318:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      m2 = t2[1] * twR;
 800e31c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800e320:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800e324:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e328:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
      m3 = t2[0] * twI;
 800e32c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800e330:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800e334:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e338:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      *p2++ = m0 + m1;
 800e33c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e340:	1d1a      	adds	r2, r3, #4
 800e342:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 800e346:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800e34a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800e34e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e352:	edc3 7a00 	vstr	s15, [r3]
      *p2++ = m2 - m3;
 800e356:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e35a:	1d1a      	adds	r2, r3, #4
 800e35c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 800e360:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800e364:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800e368:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e36c:	edc3 7a00 	vstr	s15, [r3]
      /* use vertical symmetry col 2 */
      /* 0.9997 - 0.0245i  <==>  0.0245 - 0.9997i */
      /* Bottom */
      m0 = t2[3] * twI;
 800e370:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800e374:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800e378:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e37c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
      m1 = t2[2] * twR;
 800e380:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800e384:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800e388:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e38c:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      m2 = t2[2] * twI;
 800e390:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800e394:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800e398:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e39c:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
      m3 = t2[3] * twR;
 800e3a0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800e3a4:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800e3a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e3ac:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      *pEnd2-- = m0 - m1;
 800e3b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e3b4:	1f1a      	subs	r2, r3, #4
 800e3b6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800e3ba:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800e3be:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800e3c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e3c6:	edc3 7a00 	vstr	s15, [r3]
      *pEnd2-- = m2 + m3;
 800e3ca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e3ce:	1f1a      	subs	r2, r3, #4
 800e3d0:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800e3d4:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800e3d8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800e3dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e3e0:	edc3 7a00 	vstr	s15, [r3]

      /* COL 3 */
      twR = tw3[0];
 800e3e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e3e8:	681b      	ldr	r3, [r3, #0]
 800e3ea:	653b      	str	r3, [r7, #80]	@ 0x50
      twI = tw3[1];
 800e3ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e3f0:	3304      	adds	r3, #4
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
      tw3 += twMod3;
 800e3f6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e3f8:	009b      	lsls	r3, r3, #2
 800e3fa:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800e3fe:	4413      	add	r3, r2
 800e400:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
      /* Top */
      m0 = t3[0] * twR;
 800e404:	edd7 7a07 	vldr	s15, [r7, #28]
 800e408:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800e40c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e410:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
      m1 = t3[1] * twI;
 800e414:	edd7 7a08 	vldr	s15, [r7, #32]
 800e418:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800e41c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e420:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      m2 = t3[1] * twR;
 800e424:	edd7 7a08 	vldr	s15, [r7, #32]
 800e428:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800e42c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e430:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
      m3 = t3[0] * twI;
 800e434:	edd7 7a07 	vldr	s15, [r7, #28]
 800e438:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800e43c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e440:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      *p3++ = m0 + m1;
 800e444:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e448:	1d1a      	adds	r2, r3, #4
 800e44a:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800e44e:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800e452:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800e456:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e45a:	edc3 7a00 	vstr	s15, [r3]
      *p3++ = m2 - m3;
 800e45e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e462:	1d1a      	adds	r2, r3, #4
 800e464:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800e468:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800e46c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800e470:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e474:	edc3 7a00 	vstr	s15, [r3]
      /* use vertical symmetry col 3 */
      /* 0.9988 - 0.0491i  <==>  -0.9988 - 0.0491i */
      /* Bottom */
      m0 = -t3[3] * twR;
 800e478:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800e47c:	eef1 7a67 	vneg.f32	s15, s15
 800e480:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800e484:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e488:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
      m1 =  t3[2] * twI;
 800e48c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800e490:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800e494:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e498:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      m2 =  t3[2] * twR;
 800e49c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800e4a0:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800e4a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e4a8:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
      m3 =  t3[3] * twI;
 800e4ac:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800e4b0:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800e4b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e4b8:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      *pEnd3-- = m0 - m1;
 800e4bc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e4c0:	1f1a      	subs	r2, r3, #4
 800e4c2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800e4c6:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800e4ca:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800e4ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e4d2:	edc3 7a00 	vstr	s15, [r3]
      *pEnd3-- = m3 - m2;
 800e4d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e4da:	1f1a      	subs	r2, r3, #4
 800e4dc:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800e4e0:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800e4e4:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800e4e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e4ec:	edc3 7a00 	vstr	s15, [r3]

      /* COL 4 */
      twR = tw4[0];
 800e4f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e4f4:	681b      	ldr	r3, [r3, #0]
 800e4f6:	653b      	str	r3, [r7, #80]	@ 0x50
      twI = tw4[1];
 800e4f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e4fc:	3304      	adds	r3, #4
 800e4fe:	681b      	ldr	r3, [r3, #0]
 800e500:	64fb      	str	r3, [r7, #76]	@ 0x4c
      tw4 += twMod4;
 800e502:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e504:	009b      	lsls	r3, r3, #2
 800e506:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e50a:	4413      	add	r3, r2
 800e50c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      /* Top */
      m0 = t4[0] * twR;
 800e510:	edd7 7a03 	vldr	s15, [r7, #12]
 800e514:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800e518:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e51c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
      m1 = t4[1] * twI;
 800e520:	edd7 7a04 	vldr	s15, [r7, #16]
 800e524:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800e528:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e52c:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      m2 = t4[1] * twR;
 800e530:	edd7 7a04 	vldr	s15, [r7, #16]
 800e534:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800e538:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e53c:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
      m3 = t4[0] * twI;
 800e540:	edd7 7a03 	vldr	s15, [r7, #12]
 800e544:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800e548:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e54c:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      *p4++ = m0 + m1;
 800e550:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e554:	1d1a      	adds	r2, r3, #4
 800e556:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 800e55a:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800e55e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800e562:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e566:	edc3 7a00 	vstr	s15, [r3]
      *p4++ = m2 - m3;
 800e56a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e56e:	1d1a      	adds	r2, r3, #4
 800e570:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 800e574:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800e578:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800e57c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e580:	edc3 7a00 	vstr	s15, [r3]
      /* use vertical symmetry col 4 */
      /* 0.9973 - 0.0736i  <==>  -0.0736 + 0.9973i */
      /* Bottom */
      m0 = t4[3] * twI;
 800e584:	edd7 7a06 	vldr	s15, [r7, #24]
 800e588:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800e58c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e590:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
      m1 = t4[2] * twR;
 800e594:	edd7 7a05 	vldr	s15, [r7, #20]
 800e598:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800e59c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e5a0:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      m2 = t4[2] * twI;
 800e5a4:	edd7 7a05 	vldr	s15, [r7, #20]
 800e5a8:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800e5ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e5b0:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
      m3 = t4[3] * twR;
 800e5b4:	edd7 7a06 	vldr	s15, [r7, #24]
 800e5b8:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800e5bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e5c0:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      *pEnd4-- = m0 - m1;
 800e5c4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e5c8:	1f1a      	subs	r2, r3, #4
 800e5ca:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 800e5ce:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800e5d2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800e5d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e5da:	edc3 7a00 	vstr	s15, [r3]
      *pEnd4-- = m2 + m3;
 800e5de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e5e2:	1f1a      	subs	r2, r3, #4
 800e5e4:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 800e5e8:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800e5ec:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800e5f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e5f4:	edc3 7a00 	vstr	s15, [r3]
    for (l = (L - 2) >> 1; l > 0; l-- )
 800e5f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e5fc:	3b01      	subs	r3, #1
 800e5fe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e602:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e606:	2b00      	cmp	r3, #0
 800e608:	f47f acde 	bne.w	800dfc8 <arm_cfft_radix8by4_f32+0x2be>
    }

    /* MIDDLE */
    /* Twiddle factors are */
    /*  1.0000  0.7071-0.7071i  -1.0000i  -0.7071-0.7071i */
    p1ap3_0 = p1[0] + p3[0];
 800e60c:	683b      	ldr	r3, [r7, #0]
 800e60e:	ed93 7a00 	vldr	s14, [r3]
 800e612:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e616:	edd3 7a00 	vldr	s15, [r3]
 800e61a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e61e:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
    p1sp3_0 = p1[0] - p3[0];
 800e622:	683b      	ldr	r3, [r7, #0]
 800e624:	ed93 7a00 	vldr	s14, [r3]
 800e628:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e62c:	edd3 7a00 	vldr	s15, [r3]
 800e630:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e634:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
    p1ap3_1 = p1[1] + p3[1];
 800e638:	683b      	ldr	r3, [r7, #0]
 800e63a:	3304      	adds	r3, #4
 800e63c:	ed93 7a00 	vldr	s14, [r3]
 800e640:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e644:	3304      	adds	r3, #4
 800e646:	edd3 7a00 	vldr	s15, [r3]
 800e64a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e64e:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    p1sp3_1 = p1[1] - p3[1];
 800e652:	683b      	ldr	r3, [r7, #0]
 800e654:	3304      	adds	r3, #4
 800e656:	ed93 7a00 	vldr	s14, [r3]
 800e65a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e65e:	3304      	adds	r3, #4
 800e660:	edd3 7a00 	vldr	s15, [r3]
 800e664:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e668:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

    /* col 2 */
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 800e66c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e670:	3304      	adds	r3, #4
 800e672:	ed93 7a00 	vldr	s14, [r3]
 800e676:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800e67a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e67e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e682:	3304      	adds	r3, #4
 800e684:	edd3 7a00 	vldr	s15, [r3]
 800e688:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e68c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 800e690:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e694:	edd3 7a00 	vldr	s15, [r3]
 800e698:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800e69c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e6a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e6a4:	edd3 7a00 	vldr	s15, [r3]
 800e6a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e6ac:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    /* col 3 */
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 800e6b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e6b4:	edd3 7a00 	vldr	s15, [r3]
 800e6b8:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 800e6bc:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e6c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e6c4:	edd3 7a00 	vldr	s15, [r3]
 800e6c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e6cc:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 800e6d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e6d4:	3304      	adds	r3, #4
 800e6d6:	edd3 7a00 	vldr	s15, [r3]
 800e6da:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800e6de:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e6e2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e6e6:	3304      	adds	r3, #4
 800e6e8:	edd3 7a00 	vldr	s15, [r3]
 800e6ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e6f0:	edc7 7a08 	vstr	s15, [r7, #32]
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 800e6f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e6f8:	3304      	adds	r3, #4
 800e6fa:	edd3 7a00 	vldr	s15, [r3]
 800e6fe:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800e702:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e706:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e70a:	3304      	adds	r3, #4
 800e70c:	edd3 7a00 	vldr	s15, [r3]
 800e710:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e714:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 800e718:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e71c:	ed93 7a00 	vldr	s14, [r3]
 800e720:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800e724:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e728:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e72c:	edd3 7a00 	vldr	s15, [r3]
 800e730:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e734:	edc7 7a04 	vstr	s15, [r7, #16]
    /* col 1 - Top */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 800e738:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e73c:	ed93 7a00 	vldr	s14, [r3]
 800e740:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800e744:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e748:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e74c:	edd3 7a00 	vldr	s15, [r3]
 800e750:	683b      	ldr	r3, [r7, #0]
 800e752:	1d1a      	adds	r2, r3, #4
 800e754:	603a      	str	r2, [r7, #0]
 800e756:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e75a:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 800e75e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e762:	3304      	adds	r3, #4
 800e764:	ed93 7a00 	vldr	s14, [r3]
 800e768:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800e76c:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e770:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e774:	3304      	adds	r3, #4
 800e776:	edd3 7a00 	vldr	s15, [r3]
 800e77a:	683b      	ldr	r3, [r7, #0]
 800e77c:	1d1a      	adds	r2, r3, #4
 800e77e:	603a      	str	r2, [r7, #0]
 800e780:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e784:	edc3 7a00 	vstr	s15, [r3]

    /* COL 2 */
    twR = tw2[0];
 800e788:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	653b      	str	r3, [r7, #80]	@ 0x50
    twI = tw2[1];
 800e790:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e794:	3304      	adds	r3, #4
 800e796:	681b      	ldr	r3, [r3, #0]
 800e798:	64fb      	str	r3, [r7, #76]	@ 0x4c

    m0 = t2[0] * twR;
 800e79a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800e79e:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800e7a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e7a6:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    m1 = t2[1] * twI;
 800e7aa:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800e7ae:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800e7b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e7b6:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    m2 = t2[1] * twR;
 800e7ba:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800e7be:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800e7c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e7c6:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    m3 = t2[0] * twI;
 800e7ca:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800e7ce:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800e7d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e7d6:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    *p2++ = m0 + m1;
 800e7da:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e7de:	1d1a      	adds	r2, r3, #4
 800e7e0:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 800e7e4:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800e7e8:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800e7ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e7f0:	edc3 7a00 	vstr	s15, [r3]
    *p2++ = m2 - m3;
 800e7f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e7f8:	1d1a      	adds	r2, r3, #4
 800e7fa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 800e7fe:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800e802:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800e806:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e80a:	edc3 7a00 	vstr	s15, [r3]
    /* COL 3 */
    twR = tw3[0];
 800e80e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e812:	681b      	ldr	r3, [r3, #0]
 800e814:	653b      	str	r3, [r7, #80]	@ 0x50
    twI = tw3[1];
 800e816:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e81a:	3304      	adds	r3, #4
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	64fb      	str	r3, [r7, #76]	@ 0x4c

    m0 = t3[0] * twR;
 800e820:	edd7 7a07 	vldr	s15, [r7, #28]
 800e824:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800e828:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e82c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    m1 = t3[1] * twI;
 800e830:	edd7 7a08 	vldr	s15, [r7, #32]
 800e834:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800e838:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e83c:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    m2 = t3[1] * twR;
 800e840:	edd7 7a08 	vldr	s15, [r7, #32]
 800e844:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800e848:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e84c:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    m3 = t3[0] * twI;
 800e850:	edd7 7a07 	vldr	s15, [r7, #28]
 800e854:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800e858:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e85c:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    *p3++ = m0 + m1;
 800e860:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e864:	1d1a      	adds	r2, r3, #4
 800e866:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800e86a:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800e86e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800e872:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e876:	edc3 7a00 	vstr	s15, [r3]
    *p3++ = m2 - m3;
 800e87a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e87e:	1d1a      	adds	r2, r3, #4
 800e880:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800e884:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800e888:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800e88c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e890:	edc3 7a00 	vstr	s15, [r3]
    /* COL 4 */
    twR = tw4[0];
 800e894:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e898:	681b      	ldr	r3, [r3, #0]
 800e89a:	653b      	str	r3, [r7, #80]	@ 0x50
    twI = tw4[1];
 800e89c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e8a0:	3304      	adds	r3, #4
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	64fb      	str	r3, [r7, #76]	@ 0x4c

    m0 = t4[0] * twR;
 800e8a6:	edd7 7a03 	vldr	s15, [r7, #12]
 800e8aa:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800e8ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e8b2:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    m1 = t4[1] * twI;
 800e8b6:	edd7 7a04 	vldr	s15, [r7, #16]
 800e8ba:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800e8be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e8c2:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    m2 = t4[1] * twR;
 800e8c6:	edd7 7a04 	vldr	s15, [r7, #16]
 800e8ca:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800e8ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e8d2:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    m3 = t4[0] * twI;
 800e8d6:	edd7 7a03 	vldr	s15, [r7, #12]
 800e8da:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800e8de:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e8e2:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    *p4++ = m0 + m1;
 800e8e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e8ea:	1d1a      	adds	r2, r3, #4
 800e8ec:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 800e8f0:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800e8f4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800e8f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e8fc:	edc3 7a00 	vstr	s15, [r3]
    *p4++ = m2 - m3;
 800e900:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e904:	1d1a      	adds	r2, r3, #4
 800e906:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 800e90a:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800e90e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800e912:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e916:	edc3 7a00 	vstr	s15, [r3]

    /* first col */
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 800e91a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e91e:	b299      	uxth	r1, r3
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	685a      	ldr	r2, [r3, #4]
 800e924:	2304      	movs	r3, #4
 800e926:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800e928:	f000 f9f2 	bl	800ed10 <arm_radix8_butterfly_f32>

    /* second col */
    arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 4U);
 800e92c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e930:	b299      	uxth	r1, r3
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	685a      	ldr	r2, [r3, #4]
 800e936:	2304      	movs	r3, #4
 800e938:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800e93a:	f000 f9e9 	bl	800ed10 <arm_radix8_butterfly_f32>

    /* third col */
    arm_radix8_butterfly_f32 (pCol3, L, (float32_t *) S->pTwiddle, 4U);
 800e93e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e942:	b299      	uxth	r1, r3
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	685a      	ldr	r2, [r3, #4]
 800e948:	2304      	movs	r3, #4
 800e94a:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800e94c:	f000 f9e0 	bl	800ed10 <arm_radix8_butterfly_f32>

    /* fourth col */
    arm_radix8_butterfly_f32 (pCol4, L, (float32_t *) S->pTwiddle, 4U);
 800e950:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e954:	b299      	uxth	r1, r3
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	685a      	ldr	r2, [r3, #4]
 800e95a:	2304      	movs	r3, #4
 800e95c:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800e95e:	f000 f9d7 	bl	800ed10 <arm_radix8_butterfly_f32>
}
 800e962:	bf00      	nop
 800e964:	37b0      	adds	r7, #176	@ 0xb0
 800e966:	46bd      	mov	sp, r7
 800e968:	bd80      	pop	{r7, pc}

0800e96a <arm_cfft_f32>:
ARM_DSP_ATTRIBUTE void arm_cfft_f32(
  const arm_cfft_instance_f32 * S,
        float32_t * p1,
        uint8_t ifftFlag,
        uint8_t bitReverseFlag)
{
 800e96a:	b580      	push	{r7, lr}
 800e96c:	b088      	sub	sp, #32
 800e96e:	af00      	add	r7, sp, #0
 800e970:	60f8      	str	r0, [r7, #12]
 800e972:	60b9      	str	r1, [r7, #8]
 800e974:	4611      	mov	r1, r2
 800e976:	461a      	mov	r2, r3
 800e978:	460b      	mov	r3, r1
 800e97a:	71fb      	strb	r3, [r7, #7]
 800e97c:	4613      	mov	r3, r2
 800e97e:	71bb      	strb	r3, [r7, #6]
  uint32_t  L = S->fftLen, l;
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	881b      	ldrh	r3, [r3, #0]
 800e984:	617b      	str	r3, [r7, #20]
  float32_t invL, * pSrc;

  if (ifftFlag == 1U)
 800e986:	79fb      	ldrb	r3, [r7, #7]
 800e988:	2b01      	cmp	r3, #1
 800e98a:	d117      	bne.n	800e9bc <arm_cfft_f32+0x52>
  {
    /* Conjugate input data */
    pSrc = p1 + 1;
 800e98c:	68bb      	ldr	r3, [r7, #8]
 800e98e:	3304      	adds	r3, #4
 800e990:	61bb      	str	r3, [r7, #24]
    for (l = 0; l < L; l++)
 800e992:	2300      	movs	r3, #0
 800e994:	61fb      	str	r3, [r7, #28]
 800e996:	e00d      	b.n	800e9b4 <arm_cfft_f32+0x4a>
    {
      *pSrc = -*pSrc;
 800e998:	69bb      	ldr	r3, [r7, #24]
 800e99a:	edd3 7a00 	vldr	s15, [r3]
 800e99e:	eef1 7a67 	vneg.f32	s15, s15
 800e9a2:	69bb      	ldr	r3, [r7, #24]
 800e9a4:	edc3 7a00 	vstr	s15, [r3]
      pSrc += 2;
 800e9a8:	69bb      	ldr	r3, [r7, #24]
 800e9aa:	3308      	adds	r3, #8
 800e9ac:	61bb      	str	r3, [r7, #24]
    for (l = 0; l < L; l++)
 800e9ae:	69fb      	ldr	r3, [r7, #28]
 800e9b0:	3301      	adds	r3, #1
 800e9b2:	61fb      	str	r3, [r7, #28]
 800e9b4:	69fa      	ldr	r2, [r7, #28]
 800e9b6:	697b      	ldr	r3, [r7, #20]
 800e9b8:	429a      	cmp	r2, r3
 800e9ba:	d3ed      	bcc.n	800e998 <arm_cfft_f32+0x2e>
    }
  }

  switch (L)
 800e9bc:	697b      	ldr	r3, [r7, #20]
 800e9be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e9c2:	d040      	beq.n	800ea46 <arm_cfft_f32+0xdc>
 800e9c4:	697b      	ldr	r3, [r7, #20]
 800e9c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e9ca:	d845      	bhi.n	800ea58 <arm_cfft_f32+0xee>
 800e9cc:	697b      	ldr	r3, [r7, #20]
 800e9ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e9d2:	d033      	beq.n	800ea3c <arm_cfft_f32+0xd2>
 800e9d4:	697b      	ldr	r3, [r7, #20]
 800e9d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e9da:	d83d      	bhi.n	800ea58 <arm_cfft_f32+0xee>
 800e9dc:	697b      	ldr	r3, [r7, #20]
 800e9de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e9e2:	d026      	beq.n	800ea32 <arm_cfft_f32+0xc8>
 800e9e4:	697b      	ldr	r3, [r7, #20]
 800e9e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e9ea:	d835      	bhi.n	800ea58 <arm_cfft_f32+0xee>
 800e9ec:	697b      	ldr	r3, [r7, #20]
 800e9ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e9f2:	d028      	beq.n	800ea46 <arm_cfft_f32+0xdc>
 800e9f4:	697b      	ldr	r3, [r7, #20]
 800e9f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e9fa:	d82d      	bhi.n	800ea58 <arm_cfft_f32+0xee>
 800e9fc:	697b      	ldr	r3, [r7, #20]
 800e9fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ea02:	d01b      	beq.n	800ea3c <arm_cfft_f32+0xd2>
 800ea04:	697b      	ldr	r3, [r7, #20]
 800ea06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ea0a:	d825      	bhi.n	800ea58 <arm_cfft_f32+0xee>
 800ea0c:	697b      	ldr	r3, [r7, #20]
 800ea0e:	2b80      	cmp	r3, #128	@ 0x80
 800ea10:	d00f      	beq.n	800ea32 <arm_cfft_f32+0xc8>
 800ea12:	697b      	ldr	r3, [r7, #20]
 800ea14:	2b80      	cmp	r3, #128	@ 0x80
 800ea16:	d81f      	bhi.n	800ea58 <arm_cfft_f32+0xee>
 800ea18:	697b      	ldr	r3, [r7, #20]
 800ea1a:	2b40      	cmp	r3, #64	@ 0x40
 800ea1c:	d013      	beq.n	800ea46 <arm_cfft_f32+0xdc>
 800ea1e:	697b      	ldr	r3, [r7, #20]
 800ea20:	2b40      	cmp	r3, #64	@ 0x40
 800ea22:	d819      	bhi.n	800ea58 <arm_cfft_f32+0xee>
 800ea24:	697b      	ldr	r3, [r7, #20]
 800ea26:	2b10      	cmp	r3, #16
 800ea28:	d003      	beq.n	800ea32 <arm_cfft_f32+0xc8>
 800ea2a:	697b      	ldr	r3, [r7, #20]
 800ea2c:	2b20      	cmp	r3, #32
 800ea2e:	d005      	beq.n	800ea3c <arm_cfft_f32+0xd2>
 800ea30:	e012      	b.n	800ea58 <arm_cfft_f32+0xee>
  {
  case 16:
  case 128:
  case 1024:
    arm_cfft_radix8by2_f32 ( (arm_cfft_instance_f32 *) S, p1);
 800ea32:	68b9      	ldr	r1, [r7, #8]
 800ea34:	68f8      	ldr	r0, [r7, #12]
 800ea36:	f7fe ff74 	bl	800d922 <arm_cfft_radix8by2_f32>
    break;
 800ea3a:	e00d      	b.n	800ea58 <arm_cfft_f32+0xee>
  case 32:
  case 256:
  case 2048:
    arm_cfft_radix8by4_f32 ( (arm_cfft_instance_f32 *) S, p1);
 800ea3c:	68b9      	ldr	r1, [r7, #8]
 800ea3e:	68f8      	ldr	r0, [r7, #12]
 800ea40:	f7ff f963 	bl	800dd0a <arm_cfft_radix8by4_f32>
    break;
 800ea44:	e008      	b.n	800ea58 <arm_cfft_f32+0xee>
  case 64:
  case 512:
  case 4096:
    arm_radix8_butterfly_f32 ( p1, L, (float32_t *) S->pTwiddle, 1);
 800ea46:	697b      	ldr	r3, [r7, #20]
 800ea48:	b299      	uxth	r1, r3
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	685a      	ldr	r2, [r3, #4]
 800ea4e:	2301      	movs	r3, #1
 800ea50:	68b8      	ldr	r0, [r7, #8]
 800ea52:	f000 f95d 	bl	800ed10 <arm_radix8_butterfly_f32>
    break;
 800ea56:	bf00      	nop
  }

  if ( bitReverseFlag )
 800ea58:	79bb      	ldrb	r3, [r7, #6]
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	d007      	beq.n	800ea6e <arm_cfft_f32+0x104>
    arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);
 800ea5e:	68fb      	ldr	r3, [r7, #12]
 800ea60:	8999      	ldrh	r1, [r3, #12]
 800ea62:	68fb      	ldr	r3, [r7, #12]
 800ea64:	689b      	ldr	r3, [r3, #8]
 800ea66:	461a      	mov	r2, r3
 800ea68:	68b8      	ldr	r0, [r7, #8]
 800ea6a:	f7fe ff01 	bl	800d870 <arm_bitreversal_32>

  if (ifftFlag == 1U)
 800ea6e:	79fb      	ldrb	r3, [r7, #7]
 800ea70:	2b01      	cmp	r3, #1
 800ea72:	d130      	bne.n	800ead6 <arm_cfft_f32+0x16c>
  {
    invL = 1.0f / (float32_t)L;
 800ea74:	697b      	ldr	r3, [r7, #20]
 800ea76:	ee07 3a90 	vmov	s15, r3
 800ea7a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800ea7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ea82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ea86:	edc7 7a04 	vstr	s15, [r7, #16]

    /* Conjugate and scale output data */
    pSrc = p1;
 800ea8a:	68bb      	ldr	r3, [r7, #8]
 800ea8c:	61bb      	str	r3, [r7, #24]
    for (l= 0; l < L; l++)
 800ea8e:	2300      	movs	r3, #0
 800ea90:	61fb      	str	r3, [r7, #28]
 800ea92:	e01c      	b.n	800eace <arm_cfft_f32+0x164>
    {
      *pSrc++ *=   invL ;
 800ea94:	69bb      	ldr	r3, [r7, #24]
 800ea96:	1d1a      	adds	r2, r3, #4
 800ea98:	61ba      	str	r2, [r7, #24]
 800ea9a:	ed93 7a00 	vldr	s14, [r3]
 800ea9e:	edd7 7a04 	vldr	s15, [r7, #16]
 800eaa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eaa6:	edc3 7a00 	vstr	s15, [r3]
      *pSrc    = -(*pSrc) * invL;
 800eaaa:	69bb      	ldr	r3, [r7, #24]
 800eaac:	edd3 7a00 	vldr	s15, [r3]
 800eab0:	eeb1 7a67 	vneg.f32	s14, s15
 800eab4:	edd7 7a04 	vldr	s15, [r7, #16]
 800eab8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eabc:	69bb      	ldr	r3, [r7, #24]
 800eabe:	edc3 7a00 	vstr	s15, [r3]
      pSrc++;
 800eac2:	69bb      	ldr	r3, [r7, #24]
 800eac4:	3304      	adds	r3, #4
 800eac6:	61bb      	str	r3, [r7, #24]
    for (l= 0; l < L; l++)
 800eac8:	69fb      	ldr	r3, [r7, #28]
 800eaca:	3301      	adds	r3, #1
 800eacc:	61fb      	str	r3, [r7, #28]
 800eace:	69fa      	ldr	r2, [r7, #28]
 800ead0:	697b      	ldr	r3, [r7, #20]
 800ead2:	429a      	cmp	r2, r3
 800ead4:	d3de      	bcc.n	800ea94 <arm_cfft_f32+0x12a>
    }
  }
}
 800ead6:	bf00      	nop
 800ead8:	3720      	adds	r7, #32
 800eada:	46bd      	mov	sp, r7
 800eadc:	bd80      	pop	{r7, pc}
	...

0800eae0 <arm_cfft_init_2048_f32>:

  @par          Use of this function is mandatory only for the Helium and Neon versions of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(2048,1024)
 800eae0:	b480      	push	{r7}
 800eae2:	b085      	sub	sp, #20
 800eae4:	af00      	add	r7, sp, #0
 800eae6:	6078      	str	r0, [r7, #4]
 800eae8:	2300      	movs	r3, #0
 800eaea:	73fb      	strb	r3, [r7, #15]
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800eaf2:	801a      	strh	r2, [r3, #0]
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	2200      	movs	r2, #0
 800eaf8:	605a      	str	r2, [r3, #4]
 800eafa:	4b0a      	ldr	r3, [pc, #40]	@ (800eb24 <arm_cfft_init_2048_f32+0x44>)
 800eafc:	899a      	ldrh	r2, [r3, #12]
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	819a      	strh	r2, [r3, #12]
 800eb02:	4b08      	ldr	r3, [pc, #32]	@ (800eb24 <arm_cfft_init_2048_f32+0x44>)
 800eb04:	689a      	ldr	r2, [r3, #8]
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	609a      	str	r2, [r3, #8]
 800eb0a:	4b06      	ldr	r3, [pc, #24]	@ (800eb24 <arm_cfft_init_2048_f32+0x44>)
 800eb0c:	685a      	ldr	r2, [r3, #4]
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	605a      	str	r2, [r3, #4]
 800eb12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800eb16:	4618      	mov	r0, r3
 800eb18:	3714      	adds	r7, #20
 800eb1a:	46bd      	mov	sp, r7
 800eb1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb20:	4770      	bx	lr
 800eb22:	bf00      	nop
 800eb24:	08027cd8 	.word	0x08027cd8

0800eb28 <arm_cfft_init_1024_f32>:

  @par          Use of this function is mandatory only for the Helium and Neon versions of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(1024,1024)
 800eb28:	b480      	push	{r7}
 800eb2a:	b085      	sub	sp, #20
 800eb2c:	af00      	add	r7, sp, #0
 800eb2e:	6078      	str	r0, [r7, #4]
 800eb30:	2300      	movs	r3, #0
 800eb32:	73fb      	strb	r3, [r7, #15]
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800eb3a:	801a      	strh	r2, [r3, #0]
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	2200      	movs	r2, #0
 800eb40:	605a      	str	r2, [r3, #4]
 800eb42:	4b0a      	ldr	r3, [pc, #40]	@ (800eb6c <arm_cfft_init_1024_f32+0x44>)
 800eb44:	899a      	ldrh	r2, [r3, #12]
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	819a      	strh	r2, [r3, #12]
 800eb4a:	4b08      	ldr	r3, [pc, #32]	@ (800eb6c <arm_cfft_init_1024_f32+0x44>)
 800eb4c:	689a      	ldr	r2, [r3, #8]
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	609a      	str	r2, [r3, #8]
 800eb52:	4b06      	ldr	r3, [pc, #24]	@ (800eb6c <arm_cfft_init_1024_f32+0x44>)
 800eb54:	685a      	ldr	r2, [r3, #4]
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	605a      	str	r2, [r3, #4]
 800eb5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800eb5e:	4618      	mov	r0, r3
 800eb60:	3714      	adds	r7, #20
 800eb62:	46bd      	mov	sp, r7
 800eb64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb68:	4770      	bx	lr
 800eb6a:	bf00      	nop
 800eb6c:	08027cc8 	.word	0x08027cc8

0800eb70 <arm_cfft_init_512_f32>:

  @par          Use of this function is mandatory only for the Helium and Neon versions of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(512,256)
 800eb70:	b480      	push	{r7}
 800eb72:	b085      	sub	sp, #20
 800eb74:	af00      	add	r7, sp, #0
 800eb76:	6078      	str	r0, [r7, #4]
 800eb78:	2300      	movs	r3, #0
 800eb7a:	73fb      	strb	r3, [r7, #15]
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800eb82:	801a      	strh	r2, [r3, #0]
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	2200      	movs	r2, #0
 800eb88:	605a      	str	r2, [r3, #4]
 800eb8a:	4b0a      	ldr	r3, [pc, #40]	@ (800ebb4 <arm_cfft_init_512_f32+0x44>)
 800eb8c:	899a      	ldrh	r2, [r3, #12]
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	819a      	strh	r2, [r3, #12]
 800eb92:	4b08      	ldr	r3, [pc, #32]	@ (800ebb4 <arm_cfft_init_512_f32+0x44>)
 800eb94:	689a      	ldr	r2, [r3, #8]
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	609a      	str	r2, [r3, #8]
 800eb9a:	4b06      	ldr	r3, [pc, #24]	@ (800ebb4 <arm_cfft_init_512_f32+0x44>)
 800eb9c:	685a      	ldr	r2, [r3, #4]
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	605a      	str	r2, [r3, #4]
 800eba2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800eba6:	4618      	mov	r0, r3
 800eba8:	3714      	adds	r7, #20
 800ebaa:	46bd      	mov	sp, r7
 800ebac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebb0:	4770      	bx	lr
 800ebb2:	bf00      	nop
 800ebb4:	08027cb8 	.word	0x08027cb8

0800ebb8 <arm_cfft_init_256_f32>:

  @par          Use of this function is mandatory only for the Helium and Neon versions of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(256,256)
 800ebb8:	b480      	push	{r7}
 800ebba:	b085      	sub	sp, #20
 800ebbc:	af00      	add	r7, sp, #0
 800ebbe:	6078      	str	r0, [r7, #4]
 800ebc0:	2300      	movs	r3, #0
 800ebc2:	73fb      	strb	r3, [r7, #15]
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ebca:	801a      	strh	r2, [r3, #0]
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	2200      	movs	r2, #0
 800ebd0:	605a      	str	r2, [r3, #4]
 800ebd2:	4b0a      	ldr	r3, [pc, #40]	@ (800ebfc <arm_cfft_init_256_f32+0x44>)
 800ebd4:	899a      	ldrh	r2, [r3, #12]
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	819a      	strh	r2, [r3, #12]
 800ebda:	4b08      	ldr	r3, [pc, #32]	@ (800ebfc <arm_cfft_init_256_f32+0x44>)
 800ebdc:	689a      	ldr	r2, [r3, #8]
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	609a      	str	r2, [r3, #8]
 800ebe2:	4b06      	ldr	r3, [pc, #24]	@ (800ebfc <arm_cfft_init_256_f32+0x44>)
 800ebe4:	685a      	ldr	r2, [r3, #4]
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	605a      	str	r2, [r3, #4]
 800ebea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ebee:	4618      	mov	r0, r3
 800ebf0:	3714      	adds	r7, #20
 800ebf2:	46bd      	mov	sp, r7
 800ebf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebf8:	4770      	bx	lr
 800ebfa:	bf00      	nop
 800ebfc:	08027ca8 	.word	0x08027ca8

0800ec00 <arm_cfft_init_128_f32>:

  @par          Use of this function is mandatory only for the Helium and Neon versions of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(128,64)
 800ec00:	b480      	push	{r7}
 800ec02:	b085      	sub	sp, #20
 800ec04:	af00      	add	r7, sp, #0
 800ec06:	6078      	str	r0, [r7, #4]
 800ec08:	2300      	movs	r3, #0
 800ec0a:	73fb      	strb	r3, [r7, #15]
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	2280      	movs	r2, #128	@ 0x80
 800ec10:	801a      	strh	r2, [r3, #0]
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	2200      	movs	r2, #0
 800ec16:	605a      	str	r2, [r3, #4]
 800ec18:	4b09      	ldr	r3, [pc, #36]	@ (800ec40 <arm_cfft_init_128_f32+0x40>)
 800ec1a:	899a      	ldrh	r2, [r3, #12]
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	819a      	strh	r2, [r3, #12]
 800ec20:	4b07      	ldr	r3, [pc, #28]	@ (800ec40 <arm_cfft_init_128_f32+0x40>)
 800ec22:	689a      	ldr	r2, [r3, #8]
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	609a      	str	r2, [r3, #8]
 800ec28:	4b05      	ldr	r3, [pc, #20]	@ (800ec40 <arm_cfft_init_128_f32+0x40>)
 800ec2a:	685a      	ldr	r2, [r3, #4]
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	605a      	str	r2, [r3, #4]
 800ec30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ec34:	4618      	mov	r0, r3
 800ec36:	3714      	adds	r7, #20
 800ec38:	46bd      	mov	sp, r7
 800ec3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec3e:	4770      	bx	lr
 800ec40:	08027c98 	.word	0x08027c98

0800ec44 <arm_cfft_init_64_f32>:

  @par          Use of this function is mandatory only for the Helium and Neon versions of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(64,64)
 800ec44:	b480      	push	{r7}
 800ec46:	b085      	sub	sp, #20
 800ec48:	af00      	add	r7, sp, #0
 800ec4a:	6078      	str	r0, [r7, #4]
 800ec4c:	2300      	movs	r3, #0
 800ec4e:	73fb      	strb	r3, [r7, #15]
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	2240      	movs	r2, #64	@ 0x40
 800ec54:	801a      	strh	r2, [r3, #0]
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	2200      	movs	r2, #0
 800ec5a:	605a      	str	r2, [r3, #4]
 800ec5c:	4b09      	ldr	r3, [pc, #36]	@ (800ec84 <arm_cfft_init_64_f32+0x40>)
 800ec5e:	899a      	ldrh	r2, [r3, #12]
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	819a      	strh	r2, [r3, #12]
 800ec64:	4b07      	ldr	r3, [pc, #28]	@ (800ec84 <arm_cfft_init_64_f32+0x40>)
 800ec66:	689a      	ldr	r2, [r3, #8]
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	609a      	str	r2, [r3, #8]
 800ec6c:	4b05      	ldr	r3, [pc, #20]	@ (800ec84 <arm_cfft_init_64_f32+0x40>)
 800ec6e:	685a      	ldr	r2, [r3, #4]
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	605a      	str	r2, [r3, #4]
 800ec74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ec78:	4618      	mov	r0, r3
 800ec7a:	3714      	adds	r7, #20
 800ec7c:	46bd      	mov	sp, r7
 800ec7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec82:	4770      	bx	lr
 800ec84:	08027c88 	.word	0x08027c88

0800ec88 <arm_cfft_init_32_f32>:

  @par          Use of this function is mandatory only for the Helium and Neon versions of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(32,16)
 800ec88:	b480      	push	{r7}
 800ec8a:	b085      	sub	sp, #20
 800ec8c:	af00      	add	r7, sp, #0
 800ec8e:	6078      	str	r0, [r7, #4]
 800ec90:	2300      	movs	r3, #0
 800ec92:	73fb      	strb	r3, [r7, #15]
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	2220      	movs	r2, #32
 800ec98:	801a      	strh	r2, [r3, #0]
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	2200      	movs	r2, #0
 800ec9e:	605a      	str	r2, [r3, #4]
 800eca0:	4b09      	ldr	r3, [pc, #36]	@ (800ecc8 <arm_cfft_init_32_f32+0x40>)
 800eca2:	899a      	ldrh	r2, [r3, #12]
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	819a      	strh	r2, [r3, #12]
 800eca8:	4b07      	ldr	r3, [pc, #28]	@ (800ecc8 <arm_cfft_init_32_f32+0x40>)
 800ecaa:	689a      	ldr	r2, [r3, #8]
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	609a      	str	r2, [r3, #8]
 800ecb0:	4b05      	ldr	r3, [pc, #20]	@ (800ecc8 <arm_cfft_init_32_f32+0x40>)
 800ecb2:	685a      	ldr	r2, [r3, #4]
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	605a      	str	r2, [r3, #4]
 800ecb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ecbc:	4618      	mov	r0, r3
 800ecbe:	3714      	adds	r7, #20
 800ecc0:	46bd      	mov	sp, r7
 800ecc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecc6:	4770      	bx	lr
 800ecc8:	08027c78 	.word	0x08027c78

0800eccc <arm_cfft_init_16_f32>:

  @par          Use of this function is mandatory only for the Helium and Neon versions of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(16,16)
 800eccc:	b480      	push	{r7}
 800ecce:	b085      	sub	sp, #20
 800ecd0:	af00      	add	r7, sp, #0
 800ecd2:	6078      	str	r0, [r7, #4]
 800ecd4:	2300      	movs	r3, #0
 800ecd6:	73fb      	strb	r3, [r7, #15]
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	2210      	movs	r2, #16
 800ecdc:	801a      	strh	r2, [r3, #0]
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	2200      	movs	r2, #0
 800ece2:	605a      	str	r2, [r3, #4]
 800ece4:	4b09      	ldr	r3, [pc, #36]	@ (800ed0c <arm_cfft_init_16_f32+0x40>)
 800ece6:	899a      	ldrh	r2, [r3, #12]
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	819a      	strh	r2, [r3, #12]
 800ecec:	4b07      	ldr	r3, [pc, #28]	@ (800ed0c <arm_cfft_init_16_f32+0x40>)
 800ecee:	689a      	ldr	r2, [r3, #8]
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	609a      	str	r2, [r3, #8]
 800ecf4:	4b05      	ldr	r3, [pc, #20]	@ (800ed0c <arm_cfft_init_16_f32+0x40>)
 800ecf6:	685a      	ldr	r2, [r3, #4]
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	605a      	str	r2, [r3, #4]
 800ecfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ed00:	4618      	mov	r0, r3
 800ed02:	3714      	adds	r7, #20
 800ed04:	46bd      	mov	sp, r7
 800ed06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed0a:	4770      	bx	lr
 800ed0c:	08027c68 	.word	0x08027c68

0800ed10 <arm_radix8_butterfly_f32>:
ARM_DSP_ATTRIBUTE void arm_radix8_butterfly_f32(
  float32_t * pSrc,
  uint16_t fftLen,
  const float32_t * pCoef,
  uint16_t twidCoefModifier)
{
 800ed10:	b480      	push	{r7}
 800ed12:	b0bd      	sub	sp, #244	@ 0xf4
 800ed14:	af00      	add	r7, sp, #0
 800ed16:	60f8      	str	r0, [r7, #12]
 800ed18:	607a      	str	r2, [r7, #4]
 800ed1a:	461a      	mov	r2, r3
 800ed1c:	460b      	mov	r3, r1
 800ed1e:	817b      	strh	r3, [r7, #10]
 800ed20:	4613      	mov	r3, r2
 800ed22:	813b      	strh	r3, [r7, #8]
   float32_t t1, t2;
   float32_t s1, s2, s3, s4, s5, s6, s7, s8;
   float32_t p1, p2, p3, p4;
   float32_t co2, co3, co4, co5, co6, co7, co8;
   float32_t si2, si3, si4, si5, si6, si7, si8;
   const float32_t C81 = 0.70710678118f;
 800ed24:	4b09      	ldr	r3, [pc, #36]	@ (800ed4c <arm_radix8_butterfly_f32+0x3c>)
 800ed26:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

   n2 = fftLen;
 800ed2a:	897b      	ldrh	r3, [r7, #10]
 800ed2c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

   do
   {
      n1 = n2;
 800ed30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ed34:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      n2 = n2 >> 3;
 800ed38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ed3c:	08db      	lsrs	r3, r3, #3
 800ed3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
      i1 = 0;
 800ed42:	2300      	movs	r3, #0
 800ed44:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800ed48:	e002      	b.n	800ed50 <arm_radix8_butterfly_f32+0x40>
 800ed4a:	bf00      	nop
 800ed4c:	3f3504f3 	.word	0x3f3504f3

      do
      {
         i2 = i1 + n2;
 800ed50:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800ed54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ed58:	4413      	add	r3, r2
 800ed5a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
         i3 = i2 + n2;
 800ed5e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800ed62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ed66:	4413      	add	r3, r2
 800ed68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
         i4 = i3 + n2;
 800ed6c:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800ed70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ed74:	4413      	add	r3, r2
 800ed76:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
         i5 = i4 + n2;
 800ed7a:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 800ed7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ed82:	4413      	add	r3, r2
 800ed84:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
         i6 = i5 + n2;
 800ed88:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800ed8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ed90:	4413      	add	r3, r2
 800ed92:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
         i7 = i6 + n2;
 800ed96:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ed9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ed9e:	4413      	add	r3, r2
 800eda0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
         i8 = i7 + n2;
 800eda4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800eda8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800edac:	4413      	add	r3, r2
 800edae:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 800edb2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800edb6:	00db      	lsls	r3, r3, #3
 800edb8:	68fa      	ldr	r2, [r7, #12]
 800edba:	4413      	add	r3, r2
 800edbc:	ed93 7a00 	vldr	s14, [r3]
 800edc0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800edc4:	00db      	lsls	r3, r3, #3
 800edc6:	68fa      	ldr	r2, [r7, #12]
 800edc8:	4413      	add	r3, r2
 800edca:	edd3 7a00 	vldr	s15, [r3]
 800edce:	ee77 7a27 	vadd.f32	s15, s14, s15
 800edd2:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         r5 = pSrc[2 * i1] - pSrc[2 * i5];
 800edd6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800edda:	00db      	lsls	r3, r3, #3
 800eddc:	68fa      	ldr	r2, [r7, #12]
 800edde:	4413      	add	r3, r2
 800ede0:	ed93 7a00 	vldr	s14, [r3]
 800ede4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ede8:	00db      	lsls	r3, r3, #3
 800edea:	68fa      	ldr	r2, [r7, #12]
 800edec:	4413      	add	r3, r2
 800edee:	edd3 7a00 	vldr	s15, [r3]
 800edf2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800edf6:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 800edfa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800edfe:	00db      	lsls	r3, r3, #3
 800ee00:	68fa      	ldr	r2, [r7, #12]
 800ee02:	4413      	add	r3, r2
 800ee04:	ed93 7a00 	vldr	s14, [r3]
 800ee08:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ee0c:	00db      	lsls	r3, r3, #3
 800ee0e:	68fa      	ldr	r2, [r7, #12]
 800ee10:	4413      	add	r3, r2
 800ee12:	edd3 7a00 	vldr	s15, [r3]
 800ee16:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ee1a:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         r6 = pSrc[2 * i2] - pSrc[2 * i6];
 800ee1e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ee22:	00db      	lsls	r3, r3, #3
 800ee24:	68fa      	ldr	r2, [r7, #12]
 800ee26:	4413      	add	r3, r2
 800ee28:	ed93 7a00 	vldr	s14, [r3]
 800ee2c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ee30:	00db      	lsls	r3, r3, #3
 800ee32:	68fa      	ldr	r2, [r7, #12]
 800ee34:	4413      	add	r3, r2
 800ee36:	edd3 7a00 	vldr	s15, [r3]
 800ee3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ee3e:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 800ee42:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800ee46:	00db      	lsls	r3, r3, #3
 800ee48:	68fa      	ldr	r2, [r7, #12]
 800ee4a:	4413      	add	r3, r2
 800ee4c:	ed93 7a00 	vldr	s14, [r3]
 800ee50:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ee54:	00db      	lsls	r3, r3, #3
 800ee56:	68fa      	ldr	r2, [r7, #12]
 800ee58:	4413      	add	r3, r2
 800ee5a:	edd3 7a00 	vldr	s15, [r3]
 800ee5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ee62:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
         r7 = pSrc[2 * i3] - pSrc[2 * i7];
 800ee66:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800ee6a:	00db      	lsls	r3, r3, #3
 800ee6c:	68fa      	ldr	r2, [r7, #12]
 800ee6e:	4413      	add	r3, r2
 800ee70:	ed93 7a00 	vldr	s14, [r3]
 800ee74:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ee78:	00db      	lsls	r3, r3, #3
 800ee7a:	68fa      	ldr	r2, [r7, #12]
 800ee7c:	4413      	add	r3, r2
 800ee7e:	edd3 7a00 	vldr	s15, [r3]
 800ee82:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ee86:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 800ee8a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800ee8e:	00db      	lsls	r3, r3, #3
 800ee90:	68fa      	ldr	r2, [r7, #12]
 800ee92:	4413      	add	r3, r2
 800ee94:	ed93 7a00 	vldr	s14, [r3]
 800ee98:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800ee9c:	00db      	lsls	r3, r3, #3
 800ee9e:	68fa      	ldr	r2, [r7, #12]
 800eea0:	4413      	add	r3, r2
 800eea2:	edd3 7a00 	vldr	s15, [r3]
 800eea6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800eeaa:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
         r8 = pSrc[2 * i4] - pSrc[2 * i8];
 800eeae:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800eeb2:	00db      	lsls	r3, r3, #3
 800eeb4:	68fa      	ldr	r2, [r7, #12]
 800eeb6:	4413      	add	r3, r2
 800eeb8:	ed93 7a00 	vldr	s14, [r3]
 800eebc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800eec0:	00db      	lsls	r3, r3, #3
 800eec2:	68fa      	ldr	r2, [r7, #12]
 800eec4:	4413      	add	r3, r2
 800eec6:	edd3 7a00 	vldr	s15, [r3]
 800eeca:	ee77 7a67 	vsub.f32	s15, s14, s15
 800eece:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
         t1 = r1 - r3;
 800eed2:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 800eed6:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 800eeda:	ee77 7a67 	vsub.f32	s15, s14, s15
 800eede:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
         r1 = r1 + r3;
 800eee2:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 800eee6:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 800eeea:	ee77 7a27 	vadd.f32	s15, s14, s15
 800eeee:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         r3 = r2 - r4;
 800eef2:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 800eef6:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 800eefa:	ee77 7a67 	vsub.f32	s15, s14, s15
 800eefe:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
         r2 = r2 + r4;
 800ef02:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 800ef06:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 800ef0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ef0e:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         pSrc[2 * i1] = r1 + r2;
 800ef12:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800ef16:	00db      	lsls	r3, r3, #3
 800ef18:	68fa      	ldr	r2, [r7, #12]
 800ef1a:	4413      	add	r3, r2
 800ef1c:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 800ef20:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 800ef24:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ef28:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5] = r1 - r2;
 800ef2c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ef30:	00db      	lsls	r3, r3, #3
 800ef32:	68fa      	ldr	r2, [r7, #12]
 800ef34:	4413      	add	r3, r2
 800ef36:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 800ef3a:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 800ef3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ef42:	edc3 7a00 	vstr	s15, [r3]
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 800ef46:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800ef4a:	00db      	lsls	r3, r3, #3
 800ef4c:	3304      	adds	r3, #4
 800ef4e:	68fa      	ldr	r2, [r7, #12]
 800ef50:	4413      	add	r3, r2
 800ef52:	ed93 7a00 	vldr	s14, [r3]
 800ef56:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ef5a:	00db      	lsls	r3, r3, #3
 800ef5c:	3304      	adds	r3, #4
 800ef5e:	68fa      	ldr	r2, [r7, #12]
 800ef60:	4413      	add	r3, r2
 800ef62:	edd3 7a00 	vldr	s15, [r3]
 800ef66:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ef6a:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 800ef6e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800ef72:	00db      	lsls	r3, r3, #3
 800ef74:	3304      	adds	r3, #4
 800ef76:	68fa      	ldr	r2, [r7, #12]
 800ef78:	4413      	add	r3, r2
 800ef7a:	ed93 7a00 	vldr	s14, [r3]
 800ef7e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ef82:	00db      	lsls	r3, r3, #3
 800ef84:	3304      	adds	r3, #4
 800ef86:	68fa      	ldr	r2, [r7, #12]
 800ef88:	4413      	add	r3, r2
 800ef8a:	edd3 7a00 	vldr	s15, [r3]
 800ef8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ef92:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 800ef96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ef9a:	00db      	lsls	r3, r3, #3
 800ef9c:	3304      	adds	r3, #4
 800ef9e:	68fa      	ldr	r2, [r7, #12]
 800efa0:	4413      	add	r3, r2
 800efa2:	ed93 7a00 	vldr	s14, [r3]
 800efa6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800efaa:	00db      	lsls	r3, r3, #3
 800efac:	3304      	adds	r3, #4
 800efae:	68fa      	ldr	r2, [r7, #12]
 800efb0:	4413      	add	r3, r2
 800efb2:	edd3 7a00 	vldr	s15, [r3]
 800efb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800efba:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 800efbe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800efc2:	00db      	lsls	r3, r3, #3
 800efc4:	3304      	adds	r3, #4
 800efc6:	68fa      	ldr	r2, [r7, #12]
 800efc8:	4413      	add	r3, r2
 800efca:	ed93 7a00 	vldr	s14, [r3]
 800efce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800efd2:	00db      	lsls	r3, r3, #3
 800efd4:	3304      	adds	r3, #4
 800efd6:	68fa      	ldr	r2, [r7, #12]
 800efd8:	4413      	add	r3, r2
 800efda:	edd3 7a00 	vldr	s15, [r3]
 800efde:	ee77 7a67 	vsub.f32	s15, s14, s15
 800efe2:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 800efe6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800efea:	00db      	lsls	r3, r3, #3
 800efec:	3304      	adds	r3, #4
 800efee:	68fa      	ldr	r2, [r7, #12]
 800eff0:	4413      	add	r3, r2
 800eff2:	ed93 7a00 	vldr	s14, [r3]
 800eff6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800effa:	00db      	lsls	r3, r3, #3
 800effc:	3304      	adds	r3, #4
 800effe:	68fa      	ldr	r2, [r7, #12]
 800f000:	4413      	add	r3, r2
 800f002:	edd3 7a00 	vldr	s15, [r3]
 800f006:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f00a:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
         s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 800f00e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800f012:	00db      	lsls	r3, r3, #3
 800f014:	3304      	adds	r3, #4
 800f016:	68fa      	ldr	r2, [r7, #12]
 800f018:	4413      	add	r3, r2
 800f01a:	ed93 7a00 	vldr	s14, [r3]
 800f01e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f022:	00db      	lsls	r3, r3, #3
 800f024:	3304      	adds	r3, #4
 800f026:	68fa      	ldr	r2, [r7, #12]
 800f028:	4413      	add	r3, r2
 800f02a:	edd3 7a00 	vldr	s15, [r3]
 800f02e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f032:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 800f036:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800f03a:	00db      	lsls	r3, r3, #3
 800f03c:	3304      	adds	r3, #4
 800f03e:	68fa      	ldr	r2, [r7, #12]
 800f040:	4413      	add	r3, r2
 800f042:	ed93 7a00 	vldr	s14, [r3]
 800f046:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800f04a:	00db      	lsls	r3, r3, #3
 800f04c:	3304      	adds	r3, #4
 800f04e:	68fa      	ldr	r2, [r7, #12]
 800f050:	4413      	add	r3, r2
 800f052:	edd3 7a00 	vldr	s15, [r3]
 800f056:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f05a:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
         s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 800f05e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800f062:	00db      	lsls	r3, r3, #3
 800f064:	3304      	adds	r3, #4
 800f066:	68fa      	ldr	r2, [r7, #12]
 800f068:	4413      	add	r3, r2
 800f06a:	ed93 7a00 	vldr	s14, [r3]
 800f06e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800f072:	00db      	lsls	r3, r3, #3
 800f074:	3304      	adds	r3, #4
 800f076:	68fa      	ldr	r2, [r7, #12]
 800f078:	4413      	add	r3, r2
 800f07a:	edd3 7a00 	vldr	s15, [r3]
 800f07e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f082:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
         t2 = r1 - s3;
 800f086:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 800f08a:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 800f08e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f092:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
         r1 = r1 + s3;
 800f096:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 800f09a:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 800f09e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f0a2:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         s3 = r2 - r4;
 800f0a6:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 800f0aa:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 800f0ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f0b2:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
         r2 = r2 + r4;
 800f0b6:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 800f0ba:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 800f0be:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f0c2:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         pSrc[2 * i1 + 1] = r1 + r2;
 800f0c6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800f0ca:	00db      	lsls	r3, r3, #3
 800f0cc:	3304      	adds	r3, #4
 800f0ce:	68fa      	ldr	r2, [r7, #12]
 800f0d0:	4413      	add	r3, r2
 800f0d2:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 800f0d6:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 800f0da:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f0de:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5 + 1] = r1 - r2;
 800f0e2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f0e6:	00db      	lsls	r3, r3, #3
 800f0e8:	3304      	adds	r3, #4
 800f0ea:	68fa      	ldr	r2, [r7, #12]
 800f0ec:	4413      	add	r3, r2
 800f0ee:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 800f0f2:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 800f0f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f0fa:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3]     = t1 + s3;
 800f0fe:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800f102:	00db      	lsls	r3, r3, #3
 800f104:	68fa      	ldr	r2, [r7, #12]
 800f106:	4413      	add	r3, r2
 800f108:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 800f10c:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 800f110:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f114:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7]     = t1 - s3;
 800f118:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f11c:	00db      	lsls	r3, r3, #3
 800f11e:	68fa      	ldr	r2, [r7, #12]
 800f120:	4413      	add	r3, r2
 800f122:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 800f126:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 800f12a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f12e:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3 + 1] = t2 - r3;
 800f132:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800f136:	00db      	lsls	r3, r3, #3
 800f138:	3304      	adds	r3, #4
 800f13a:	68fa      	ldr	r2, [r7, #12]
 800f13c:	4413      	add	r3, r2
 800f13e:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 800f142:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 800f146:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f14a:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7 + 1] = t2 + r3;
 800f14e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f152:	00db      	lsls	r3, r3, #3
 800f154:	3304      	adds	r3, #4
 800f156:	68fa      	ldr	r2, [r7, #12]
 800f158:	4413      	add	r3, r2
 800f15a:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 800f15e:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 800f162:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f166:	edc3 7a00 	vstr	s15, [r3]
         r1 = (r6 - r8) * C81;
 800f16a:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 800f16e:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 800f172:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f176:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 800f17a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f17e:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         r6 = (r6 + r8) * C81;
 800f182:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 800f186:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 800f18a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f18e:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 800f192:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f196:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
         r2 = (s6 - s8) * C81;
 800f19a:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 800f19e:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 800f1a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f1a6:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 800f1aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f1ae:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         s6 = (s6 + s8) * C81;
 800f1b2:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 800f1b6:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 800f1ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f1be:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 800f1c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f1c6:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
         t1 = r5 - r1;
 800f1ca:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 800f1ce:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 800f1d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f1d6:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
         r5 = r5 + r1;
 800f1da:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 800f1de:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 800f1e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f1e6:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
         r8 = r7 - r6;
 800f1ea:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 800f1ee:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 800f1f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f1f6:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
         r7 = r7 + r6;
 800f1fa:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 800f1fe:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 800f202:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f206:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
         t2 = s5 - r2;
 800f20a:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 800f20e:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 800f212:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f216:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
         s5 = s5 + r2;
 800f21a:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 800f21e:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 800f222:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f226:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
         s8 = s7 - s6;
 800f22a:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 800f22e:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 800f232:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f236:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
         s7 = s7 + s6;
 800f23a:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 800f23e:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 800f242:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f246:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
         pSrc[2 * i2]     = r5 + s7;
 800f24a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f24e:	00db      	lsls	r3, r3, #3
 800f250:	68fa      	ldr	r2, [r7, #12]
 800f252:	4413      	add	r3, r2
 800f254:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 800f258:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 800f25c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f260:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8]     = r5 - s7;
 800f264:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800f268:	00db      	lsls	r3, r3, #3
 800f26a:	68fa      	ldr	r2, [r7, #12]
 800f26c:	4413      	add	r3, r2
 800f26e:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 800f272:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 800f276:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f27a:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6]     = t1 + s8;
 800f27e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800f282:	00db      	lsls	r3, r3, #3
 800f284:	68fa      	ldr	r2, [r7, #12]
 800f286:	4413      	add	r3, r2
 800f288:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 800f28c:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 800f290:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f294:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4]     = t1 - s8;
 800f298:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800f29c:	00db      	lsls	r3, r3, #3
 800f29e:	68fa      	ldr	r2, [r7, #12]
 800f2a0:	4413      	add	r3, r2
 800f2a2:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 800f2a6:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 800f2aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f2ae:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i2 + 1] = s5 - r7;
 800f2b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f2b6:	00db      	lsls	r3, r3, #3
 800f2b8:	3304      	adds	r3, #4
 800f2ba:	68fa      	ldr	r2, [r7, #12]
 800f2bc:	4413      	add	r3, r2
 800f2be:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 800f2c2:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 800f2c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f2ca:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8 + 1] = s5 + r7;
 800f2ce:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800f2d2:	00db      	lsls	r3, r3, #3
 800f2d4:	3304      	adds	r3, #4
 800f2d6:	68fa      	ldr	r2, [r7, #12]
 800f2d8:	4413      	add	r3, r2
 800f2da:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 800f2de:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 800f2e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f2e6:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6 + 1] = t2 - r8;
 800f2ea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800f2ee:	00db      	lsls	r3, r3, #3
 800f2f0:	3304      	adds	r3, #4
 800f2f2:	68fa      	ldr	r2, [r7, #12]
 800f2f4:	4413      	add	r3, r2
 800f2f6:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 800f2fa:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 800f2fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f302:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4 + 1] = t2 + r8;
 800f306:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800f30a:	00db      	lsls	r3, r3, #3
 800f30c:	3304      	adds	r3, #4
 800f30e:	68fa      	ldr	r2, [r7, #12]
 800f310:	4413      	add	r3, r2
 800f312:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 800f316:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 800f31a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f31e:	edc3 7a00 	vstr	s15, [r3]

         i1 += n1;
 800f322:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800f326:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f32a:	4413      	add	r3, r2
 800f32c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
      } while (i1 < fftLen);
 800f330:	897b      	ldrh	r3, [r7, #10]
 800f332:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800f336:	429a      	cmp	r2, r3
 800f338:	f4ff ad0a 	bcc.w	800ed50 <arm_radix8_butterfly_f32+0x40>

      if (n2 < 8)
 800f33c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f340:	2b07      	cmp	r3, #7
 800f342:	f240 84e3 	bls.w	800fd0c <arm_radix8_butterfly_f32+0xffc>
         break;

      ia1 = 0;
 800f346:	2300      	movs	r3, #0
 800f348:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
      j = 1;
 800f34c:	2301      	movs	r3, #1
 800f34e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

      do
      {
         /*  index calculation for the coefficients */
         id  = ia1 + twidCoefModifier;
 800f352:	893b      	ldrh	r3, [r7, #8]
 800f354:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 800f358:	4413      	add	r3, r2
 800f35a:	67fb      	str	r3, [r7, #124]	@ 0x7c
         ia1 = id;
 800f35c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f35e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
         ia2 = ia1 + id;
 800f362:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 800f366:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f368:	4413      	add	r3, r2
 800f36a:	67bb      	str	r3, [r7, #120]	@ 0x78
         ia3 = ia2 + id;
 800f36c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800f36e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f370:	4413      	add	r3, r2
 800f372:	677b      	str	r3, [r7, #116]	@ 0x74
         ia4 = ia3 + id;
 800f374:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800f376:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f378:	4413      	add	r3, r2
 800f37a:	673b      	str	r3, [r7, #112]	@ 0x70
         ia5 = ia4 + id;
 800f37c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800f37e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f380:	4413      	add	r3, r2
 800f382:	66fb      	str	r3, [r7, #108]	@ 0x6c
         ia6 = ia5 + id;
 800f384:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f386:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f388:	4413      	add	r3, r2
 800f38a:	66bb      	str	r3, [r7, #104]	@ 0x68
         ia7 = ia6 + id;
 800f38c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800f38e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f390:	4413      	add	r3, r2
 800f392:	667b      	str	r3, [r7, #100]	@ 0x64

         co2 = pCoef[2 * ia1];
 800f394:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800f398:	00db      	lsls	r3, r3, #3
 800f39a:	687a      	ldr	r2, [r7, #4]
 800f39c:	4413      	add	r3, r2
 800f39e:	681b      	ldr	r3, [r3, #0]
 800f3a0:	663b      	str	r3, [r7, #96]	@ 0x60
         co3 = pCoef[2 * ia2];
 800f3a2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f3a4:	00db      	lsls	r3, r3, #3
 800f3a6:	687a      	ldr	r2, [r7, #4]
 800f3a8:	4413      	add	r3, r2
 800f3aa:	681b      	ldr	r3, [r3, #0]
 800f3ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
         co4 = pCoef[2 * ia3];
 800f3ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f3b0:	00db      	lsls	r3, r3, #3
 800f3b2:	687a      	ldr	r2, [r7, #4]
 800f3b4:	4413      	add	r3, r2
 800f3b6:	681b      	ldr	r3, [r3, #0]
 800f3b8:	65bb      	str	r3, [r7, #88]	@ 0x58
         co5 = pCoef[2 * ia4];
 800f3ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f3bc:	00db      	lsls	r3, r3, #3
 800f3be:	687a      	ldr	r2, [r7, #4]
 800f3c0:	4413      	add	r3, r2
 800f3c2:	681b      	ldr	r3, [r3, #0]
 800f3c4:	657b      	str	r3, [r7, #84]	@ 0x54
         co6 = pCoef[2 * ia5];
 800f3c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f3c8:	00db      	lsls	r3, r3, #3
 800f3ca:	687a      	ldr	r2, [r7, #4]
 800f3cc:	4413      	add	r3, r2
 800f3ce:	681b      	ldr	r3, [r3, #0]
 800f3d0:	653b      	str	r3, [r7, #80]	@ 0x50
         co7 = pCoef[2 * ia6];
 800f3d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f3d4:	00db      	lsls	r3, r3, #3
 800f3d6:	687a      	ldr	r2, [r7, #4]
 800f3d8:	4413      	add	r3, r2
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
         co8 = pCoef[2 * ia7];
 800f3de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f3e0:	00db      	lsls	r3, r3, #3
 800f3e2:	687a      	ldr	r2, [r7, #4]
 800f3e4:	4413      	add	r3, r2
 800f3e6:	681b      	ldr	r3, [r3, #0]
 800f3e8:	64bb      	str	r3, [r7, #72]	@ 0x48
         si2 = pCoef[2 * ia1 + 1];
 800f3ea:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800f3ee:	00db      	lsls	r3, r3, #3
 800f3f0:	3304      	adds	r3, #4
 800f3f2:	687a      	ldr	r2, [r7, #4]
 800f3f4:	4413      	add	r3, r2
 800f3f6:	681b      	ldr	r3, [r3, #0]
 800f3f8:	647b      	str	r3, [r7, #68]	@ 0x44
         si3 = pCoef[2 * ia2 + 1];
 800f3fa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f3fc:	00db      	lsls	r3, r3, #3
 800f3fe:	3304      	adds	r3, #4
 800f400:	687a      	ldr	r2, [r7, #4]
 800f402:	4413      	add	r3, r2
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	643b      	str	r3, [r7, #64]	@ 0x40
         si4 = pCoef[2 * ia3 + 1];
 800f408:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f40a:	00db      	lsls	r3, r3, #3
 800f40c:	3304      	adds	r3, #4
 800f40e:	687a      	ldr	r2, [r7, #4]
 800f410:	4413      	add	r3, r2
 800f412:	681b      	ldr	r3, [r3, #0]
 800f414:	63fb      	str	r3, [r7, #60]	@ 0x3c
         si5 = pCoef[2 * ia4 + 1];
 800f416:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f418:	00db      	lsls	r3, r3, #3
 800f41a:	3304      	adds	r3, #4
 800f41c:	687a      	ldr	r2, [r7, #4]
 800f41e:	4413      	add	r3, r2
 800f420:	681b      	ldr	r3, [r3, #0]
 800f422:	63bb      	str	r3, [r7, #56]	@ 0x38
         si6 = pCoef[2 * ia5 + 1];
 800f424:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f426:	00db      	lsls	r3, r3, #3
 800f428:	3304      	adds	r3, #4
 800f42a:	687a      	ldr	r2, [r7, #4]
 800f42c:	4413      	add	r3, r2
 800f42e:	681b      	ldr	r3, [r3, #0]
 800f430:	637b      	str	r3, [r7, #52]	@ 0x34
         si7 = pCoef[2 * ia6 + 1];
 800f432:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f434:	00db      	lsls	r3, r3, #3
 800f436:	3304      	adds	r3, #4
 800f438:	687a      	ldr	r2, [r7, #4]
 800f43a:	4413      	add	r3, r2
 800f43c:	681b      	ldr	r3, [r3, #0]
 800f43e:	633b      	str	r3, [r7, #48]	@ 0x30
         si8 = pCoef[2 * ia7 + 1];
 800f440:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f442:	00db      	lsls	r3, r3, #3
 800f444:	3304      	adds	r3, #4
 800f446:	687a      	ldr	r2, [r7, #4]
 800f448:	4413      	add	r3, r2
 800f44a:	681b      	ldr	r3, [r3, #0]
 800f44c:	62fb      	str	r3, [r7, #44]	@ 0x2c

         i1 = j;
 800f44e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f452:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8

         do
         {
            /*  index calculation for the input */
            i2 = i1 + n2;
 800f456:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800f45a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f45e:	4413      	add	r3, r2
 800f460:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
            i3 = i2 + n2;
 800f464:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800f468:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f46c:	4413      	add	r3, r2
 800f46e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
            i4 = i3 + n2;
 800f472:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f476:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f47a:	4413      	add	r3, r2
 800f47c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
            i5 = i4 + n2;
 800f480:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 800f484:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f488:	4413      	add	r3, r2
 800f48a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
            i6 = i5 + n2;
 800f48e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800f492:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f496:	4413      	add	r3, r2
 800f498:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
            i7 = i6 + n2;
 800f49c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800f4a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f4a4:	4413      	add	r3, r2
 800f4a6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
            i8 = i7 + n2;
 800f4aa:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800f4ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f4b2:	4413      	add	r3, r2
 800f4b4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 800f4b8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800f4bc:	00db      	lsls	r3, r3, #3
 800f4be:	68fa      	ldr	r2, [r7, #12]
 800f4c0:	4413      	add	r3, r2
 800f4c2:	ed93 7a00 	vldr	s14, [r3]
 800f4c6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f4ca:	00db      	lsls	r3, r3, #3
 800f4cc:	68fa      	ldr	r2, [r7, #12]
 800f4ce:	4413      	add	r3, r2
 800f4d0:	edd3 7a00 	vldr	s15, [r3]
 800f4d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f4d8:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
 800f4dc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800f4e0:	00db      	lsls	r3, r3, #3
 800f4e2:	68fa      	ldr	r2, [r7, #12]
 800f4e4:	4413      	add	r3, r2
 800f4e6:	ed93 7a00 	vldr	s14, [r3]
 800f4ea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f4ee:	00db      	lsls	r3, r3, #3
 800f4f0:	68fa      	ldr	r2, [r7, #12]
 800f4f2:	4413      	add	r3, r2
 800f4f4:	edd3 7a00 	vldr	s15, [r3]
 800f4f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f4fc:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 800f500:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f504:	00db      	lsls	r3, r3, #3
 800f506:	68fa      	ldr	r2, [r7, #12]
 800f508:	4413      	add	r3, r2
 800f50a:	ed93 7a00 	vldr	s14, [r3]
 800f50e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800f512:	00db      	lsls	r3, r3, #3
 800f514:	68fa      	ldr	r2, [r7, #12]
 800f516:	4413      	add	r3, r2
 800f518:	edd3 7a00 	vldr	s15, [r3]
 800f51c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f520:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
 800f524:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f528:	00db      	lsls	r3, r3, #3
 800f52a:	68fa      	ldr	r2, [r7, #12]
 800f52c:	4413      	add	r3, r2
 800f52e:	ed93 7a00 	vldr	s14, [r3]
 800f532:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800f536:	00db      	lsls	r3, r3, #3
 800f538:	68fa      	ldr	r2, [r7, #12]
 800f53a:	4413      	add	r3, r2
 800f53c:	edd3 7a00 	vldr	s15, [r3]
 800f540:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f544:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 800f548:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800f54c:	00db      	lsls	r3, r3, #3
 800f54e:	68fa      	ldr	r2, [r7, #12]
 800f550:	4413      	add	r3, r2
 800f552:	ed93 7a00 	vldr	s14, [r3]
 800f556:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f55a:	00db      	lsls	r3, r3, #3
 800f55c:	68fa      	ldr	r2, [r7, #12]
 800f55e:	4413      	add	r3, r2
 800f560:	edd3 7a00 	vldr	s15, [r3]
 800f564:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f568:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
 800f56c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800f570:	00db      	lsls	r3, r3, #3
 800f572:	68fa      	ldr	r2, [r7, #12]
 800f574:	4413      	add	r3, r2
 800f576:	ed93 7a00 	vldr	s14, [r3]
 800f57a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f57e:	00db      	lsls	r3, r3, #3
 800f580:	68fa      	ldr	r2, [r7, #12]
 800f582:	4413      	add	r3, r2
 800f584:	edd3 7a00 	vldr	s15, [r3]
 800f588:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f58c:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 800f590:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800f594:	00db      	lsls	r3, r3, #3
 800f596:	68fa      	ldr	r2, [r7, #12]
 800f598:	4413      	add	r3, r2
 800f59a:	ed93 7a00 	vldr	s14, [r3]
 800f59e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800f5a2:	00db      	lsls	r3, r3, #3
 800f5a4:	68fa      	ldr	r2, [r7, #12]
 800f5a6:	4413      	add	r3, r2
 800f5a8:	edd3 7a00 	vldr	s15, [r3]
 800f5ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f5b0:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
            r8 = pSrc[2 * i4] - pSrc[2 * i8];
 800f5b4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800f5b8:	00db      	lsls	r3, r3, #3
 800f5ba:	68fa      	ldr	r2, [r7, #12]
 800f5bc:	4413      	add	r3, r2
 800f5be:	ed93 7a00 	vldr	s14, [r3]
 800f5c2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800f5c6:	00db      	lsls	r3, r3, #3
 800f5c8:	68fa      	ldr	r2, [r7, #12]
 800f5ca:	4413      	add	r3, r2
 800f5cc:	edd3 7a00 	vldr	s15, [r3]
 800f5d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f5d4:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
            t1 = r1 - r3;
 800f5d8:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 800f5dc:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 800f5e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f5e4:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
            r1 = r1 + r3;
 800f5e8:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 800f5ec:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 800f5f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f5f4:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            r3 = r2 - r4;
 800f5f8:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 800f5fc:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 800f600:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f604:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
            r2 = r2 + r4;
 800f608:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 800f60c:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 800f610:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f614:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
            pSrc[2 * i1] = r1 + r2;
 800f618:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800f61c:	00db      	lsls	r3, r3, #3
 800f61e:	68fa      	ldr	r2, [r7, #12]
 800f620:	4413      	add	r3, r2
 800f622:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 800f626:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 800f62a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f62e:	edc3 7a00 	vstr	s15, [r3]
            r2 = r1 - r2;
 800f632:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 800f636:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 800f63a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f63e:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 800f642:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800f646:	00db      	lsls	r3, r3, #3
 800f648:	3304      	adds	r3, #4
 800f64a:	68fa      	ldr	r2, [r7, #12]
 800f64c:	4413      	add	r3, r2
 800f64e:	ed93 7a00 	vldr	s14, [r3]
 800f652:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f656:	00db      	lsls	r3, r3, #3
 800f658:	3304      	adds	r3, #4
 800f65a:	68fa      	ldr	r2, [r7, #12]
 800f65c:	4413      	add	r3, r2
 800f65e:	edd3 7a00 	vldr	s15, [r3]
 800f662:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f666:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 800f66a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800f66e:	00db      	lsls	r3, r3, #3
 800f670:	3304      	adds	r3, #4
 800f672:	68fa      	ldr	r2, [r7, #12]
 800f674:	4413      	add	r3, r2
 800f676:	ed93 7a00 	vldr	s14, [r3]
 800f67a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f67e:	00db      	lsls	r3, r3, #3
 800f680:	3304      	adds	r3, #4
 800f682:	68fa      	ldr	r2, [r7, #12]
 800f684:	4413      	add	r3, r2
 800f686:	edd3 7a00 	vldr	s15, [r3]
 800f68a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f68e:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 800f692:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f696:	00db      	lsls	r3, r3, #3
 800f698:	3304      	adds	r3, #4
 800f69a:	68fa      	ldr	r2, [r7, #12]
 800f69c:	4413      	add	r3, r2
 800f69e:	ed93 7a00 	vldr	s14, [r3]
 800f6a2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800f6a6:	00db      	lsls	r3, r3, #3
 800f6a8:	3304      	adds	r3, #4
 800f6aa:	68fa      	ldr	r2, [r7, #12]
 800f6ac:	4413      	add	r3, r2
 800f6ae:	edd3 7a00 	vldr	s15, [r3]
 800f6b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f6b6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 800f6ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f6be:	00db      	lsls	r3, r3, #3
 800f6c0:	3304      	adds	r3, #4
 800f6c2:	68fa      	ldr	r2, [r7, #12]
 800f6c4:	4413      	add	r3, r2
 800f6c6:	ed93 7a00 	vldr	s14, [r3]
 800f6ca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800f6ce:	00db      	lsls	r3, r3, #3
 800f6d0:	3304      	adds	r3, #4
 800f6d2:	68fa      	ldr	r2, [r7, #12]
 800f6d4:	4413      	add	r3, r2
 800f6d6:	edd3 7a00 	vldr	s15, [r3]
 800f6da:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f6de:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 800f6e2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800f6e6:	00db      	lsls	r3, r3, #3
 800f6e8:	3304      	adds	r3, #4
 800f6ea:	68fa      	ldr	r2, [r7, #12]
 800f6ec:	4413      	add	r3, r2
 800f6ee:	ed93 7a00 	vldr	s14, [r3]
 800f6f2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f6f6:	00db      	lsls	r3, r3, #3
 800f6f8:	3304      	adds	r3, #4
 800f6fa:	68fa      	ldr	r2, [r7, #12]
 800f6fc:	4413      	add	r3, r2
 800f6fe:	edd3 7a00 	vldr	s15, [r3]
 800f702:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f706:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
            s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 800f70a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800f70e:	00db      	lsls	r3, r3, #3
 800f710:	3304      	adds	r3, #4
 800f712:	68fa      	ldr	r2, [r7, #12]
 800f714:	4413      	add	r3, r2
 800f716:	ed93 7a00 	vldr	s14, [r3]
 800f71a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f71e:	00db      	lsls	r3, r3, #3
 800f720:	3304      	adds	r3, #4
 800f722:	68fa      	ldr	r2, [r7, #12]
 800f724:	4413      	add	r3, r2
 800f726:	edd3 7a00 	vldr	s15, [r3]
 800f72a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f72e:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 800f732:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800f736:	00db      	lsls	r3, r3, #3
 800f738:	3304      	adds	r3, #4
 800f73a:	68fa      	ldr	r2, [r7, #12]
 800f73c:	4413      	add	r3, r2
 800f73e:	ed93 7a00 	vldr	s14, [r3]
 800f742:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800f746:	00db      	lsls	r3, r3, #3
 800f748:	3304      	adds	r3, #4
 800f74a:	68fa      	ldr	r2, [r7, #12]
 800f74c:	4413      	add	r3, r2
 800f74e:	edd3 7a00 	vldr	s15, [r3]
 800f752:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f756:	edc7 7a08 	vstr	s15, [r7, #32]
            s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 800f75a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800f75e:	00db      	lsls	r3, r3, #3
 800f760:	3304      	adds	r3, #4
 800f762:	68fa      	ldr	r2, [r7, #12]
 800f764:	4413      	add	r3, r2
 800f766:	ed93 7a00 	vldr	s14, [r3]
 800f76a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800f76e:	00db      	lsls	r3, r3, #3
 800f770:	3304      	adds	r3, #4
 800f772:	68fa      	ldr	r2, [r7, #12]
 800f774:	4413      	add	r3, r2
 800f776:	edd3 7a00 	vldr	s15, [r3]
 800f77a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f77e:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
            t2 = s1 - s3;
 800f782:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800f786:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 800f78a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f78e:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
            s1 = s1 + s3;
 800f792:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800f796:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 800f79a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f79e:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            s3 = s2 - s4;
 800f7a2:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800f7a6:	edd7 7a08 	vldr	s15, [r7, #32]
 800f7aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f7ae:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
            s2 = s2 + s4;
 800f7b2:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800f7b6:	edd7 7a08 	vldr	s15, [r7, #32]
 800f7ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f7be:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            r1 = t1 + s3;
 800f7c2:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 800f7c6:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 800f7ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f7ce:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            t1 = t1 - s3;
 800f7d2:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 800f7d6:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 800f7da:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f7de:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
            pSrc[2 * i1 + 1] = s1 + s2;
 800f7e2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800f7e6:	00db      	lsls	r3, r3, #3
 800f7e8:	3304      	adds	r3, #4
 800f7ea:	68fa      	ldr	r2, [r7, #12]
 800f7ec:	4413      	add	r3, r2
 800f7ee:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800f7f2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800f7f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f7fa:	edc3 7a00 	vstr	s15, [r3]
            s2 = s1 - s2;
 800f7fe:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800f802:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800f806:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f80a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            s1 = t2 - r3;
 800f80e:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 800f812:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 800f816:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f81a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            t2 = t2 + r3;
 800f81e:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 800f822:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 800f826:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f82a:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
            p1 = co5 * r2;
 800f82e:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800f832:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 800f836:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f83a:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si5 * s2;
 800f83e:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800f842:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800f846:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f84a:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co5 * s2;
 800f84e:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800f852:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800f856:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f85a:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si5 * r2;
 800f85e:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800f862:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 800f866:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f86a:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i5]     = p1 + p2;
 800f86e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f872:	00db      	lsls	r3, r3, #3
 800f874:	68fa      	ldr	r2, [r7, #12]
 800f876:	4413      	add	r3, r2
 800f878:	ed97 7a07 	vldr	s14, [r7, #28]
 800f87c:	edd7 7a06 	vldr	s15, [r7, #24]
 800f880:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f884:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i5 + 1] = p3 - p4;
 800f888:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f88c:	00db      	lsls	r3, r3, #3
 800f88e:	3304      	adds	r3, #4
 800f890:	68fa      	ldr	r2, [r7, #12]
 800f892:	4413      	add	r3, r2
 800f894:	ed97 7a05 	vldr	s14, [r7, #20]
 800f898:	edd7 7a04 	vldr	s15, [r7, #16]
 800f89c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f8a0:	edc3 7a00 	vstr	s15, [r3]
            p1 = co3 * r1;
 800f8a4:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800f8a8:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 800f8ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f8b0:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si3 * s1;
 800f8b4:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800f8b8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800f8bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f8c0:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co3 * s1;
 800f8c4:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800f8c8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800f8cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f8d0:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si3 * r1;
 800f8d4:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800f8d8:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 800f8dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f8e0:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i3]     = p1 + p2;
 800f8e4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800f8e8:	00db      	lsls	r3, r3, #3
 800f8ea:	68fa      	ldr	r2, [r7, #12]
 800f8ec:	4413      	add	r3, r2
 800f8ee:	ed97 7a07 	vldr	s14, [r7, #28]
 800f8f2:	edd7 7a06 	vldr	s15, [r7, #24]
 800f8f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f8fa:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i3 + 1] = p3 - p4;
 800f8fe:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800f902:	00db      	lsls	r3, r3, #3
 800f904:	3304      	adds	r3, #4
 800f906:	68fa      	ldr	r2, [r7, #12]
 800f908:	4413      	add	r3, r2
 800f90a:	ed97 7a05 	vldr	s14, [r7, #20]
 800f90e:	edd7 7a04 	vldr	s15, [r7, #16]
 800f912:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f916:	edc3 7a00 	vstr	s15, [r3]
            p1 = co7 * t1;
 800f91a:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800f91e:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 800f922:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f926:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si7 * t2;
 800f92a:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800f92e:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 800f932:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f936:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co7 * t2;
 800f93a:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800f93e:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 800f942:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f946:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si7 * t1;
 800f94a:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800f94e:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 800f952:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f956:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i7]     = p1 + p2;
 800f95a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f95e:	00db      	lsls	r3, r3, #3
 800f960:	68fa      	ldr	r2, [r7, #12]
 800f962:	4413      	add	r3, r2
 800f964:	ed97 7a07 	vldr	s14, [r7, #28]
 800f968:	edd7 7a06 	vldr	s15, [r7, #24]
 800f96c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f970:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i7 + 1] = p3 - p4;
 800f974:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f978:	00db      	lsls	r3, r3, #3
 800f97a:	3304      	adds	r3, #4
 800f97c:	68fa      	ldr	r2, [r7, #12]
 800f97e:	4413      	add	r3, r2
 800f980:	ed97 7a05 	vldr	s14, [r7, #20]
 800f984:	edd7 7a04 	vldr	s15, [r7, #16]
 800f988:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f98c:	edc3 7a00 	vstr	s15, [r3]
            r1 = (r6 - r8) * C81;
 800f990:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 800f994:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 800f998:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f99c:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 800f9a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f9a4:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            r6 = (r6 + r8) * C81;
 800f9a8:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 800f9ac:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 800f9b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f9b4:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 800f9b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f9bc:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
            s1 = (s6 - s8) * C81;
 800f9c0:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 800f9c4:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 800f9c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f9cc:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 800f9d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f9d4:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            s6 = (s6 + s8) * C81;
 800f9d8:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 800f9dc:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 800f9e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f9e4:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 800f9e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f9ec:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
            t1 = r5 - r1;
 800f9f0:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 800f9f4:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 800f9f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f9fc:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
            r5 = r5 + r1;
 800fa00:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 800fa04:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 800fa08:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fa0c:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
            r8 = r7 - r6;
 800fa10:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 800fa14:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 800fa18:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fa1c:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
            r7 = r7 + r6;
 800fa20:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 800fa24:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 800fa28:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fa2c:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
            t2 = s5 - s1;
 800fa30:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 800fa34:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800fa38:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fa3c:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
            s5 = s5 + s1;
 800fa40:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 800fa44:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800fa48:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fa4c:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
            s8 = s7 - s6;
 800fa50:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 800fa54:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 800fa58:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fa5c:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
            s7 = s7 + s6;
 800fa60:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 800fa64:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 800fa68:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fa6c:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
            r1 = r5 + s7;
 800fa70:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 800fa74:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 800fa78:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fa7c:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            r5 = r5 - s7;
 800fa80:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 800fa84:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 800fa88:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fa8c:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
            r6 = t1 + s8;
 800fa90:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 800fa94:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 800fa98:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fa9c:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
            t1 = t1 - s8;
 800faa0:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 800faa4:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 800faa8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800faac:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
            s1 = s5 - r7;
 800fab0:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 800fab4:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 800fab8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fabc:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            s5 = s5 + r7;
 800fac0:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 800fac4:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 800fac8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800facc:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
            s6 = t2 - r8;
 800fad0:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 800fad4:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 800fad8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fadc:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
            t2 = t2 + r8;
 800fae0:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 800fae4:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 800fae8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800faec:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
            p1 = co2 * r1;
 800faf0:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 800faf4:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 800faf8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fafc:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si2 * s1;
 800fb00:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 800fb04:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800fb08:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fb0c:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co2 * s1;
 800fb10:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 800fb14:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800fb18:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fb1c:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si2 * r1;
 800fb20:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 800fb24:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 800fb28:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fb2c:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i2]     = p1 + p2;
 800fb30:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800fb34:	00db      	lsls	r3, r3, #3
 800fb36:	68fa      	ldr	r2, [r7, #12]
 800fb38:	4413      	add	r3, r2
 800fb3a:	ed97 7a07 	vldr	s14, [r7, #28]
 800fb3e:	edd7 7a06 	vldr	s15, [r7, #24]
 800fb42:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fb46:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i2 + 1] = p3 - p4;
 800fb4a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800fb4e:	00db      	lsls	r3, r3, #3
 800fb50:	3304      	adds	r3, #4
 800fb52:	68fa      	ldr	r2, [r7, #12]
 800fb54:	4413      	add	r3, r2
 800fb56:	ed97 7a05 	vldr	s14, [r7, #20]
 800fb5a:	edd7 7a04 	vldr	s15, [r7, #16]
 800fb5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fb62:	edc3 7a00 	vstr	s15, [r3]
            p1 = co8 * r5;
 800fb66:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800fb6a:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 800fb6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fb72:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si8 * s5;
 800fb76:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800fb7a:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 800fb7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fb82:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co8 * s5;
 800fb86:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800fb8a:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 800fb8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fb92:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si8 * r5;
 800fb96:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800fb9a:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 800fb9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fba2:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i8]     = p1 + p2;
 800fba6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800fbaa:	00db      	lsls	r3, r3, #3
 800fbac:	68fa      	ldr	r2, [r7, #12]
 800fbae:	4413      	add	r3, r2
 800fbb0:	ed97 7a07 	vldr	s14, [r7, #28]
 800fbb4:	edd7 7a06 	vldr	s15, [r7, #24]
 800fbb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fbbc:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i8 + 1] = p3 - p4;
 800fbc0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800fbc4:	00db      	lsls	r3, r3, #3
 800fbc6:	3304      	adds	r3, #4
 800fbc8:	68fa      	ldr	r2, [r7, #12]
 800fbca:	4413      	add	r3, r2
 800fbcc:	ed97 7a05 	vldr	s14, [r7, #20]
 800fbd0:	edd7 7a04 	vldr	s15, [r7, #16]
 800fbd4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fbd8:	edc3 7a00 	vstr	s15, [r3]
            p1 = co6 * r6;
 800fbdc:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800fbe0:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 800fbe4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fbe8:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si6 * s6;
 800fbec:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800fbf0:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 800fbf4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fbf8:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co6 * s6;
 800fbfc:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800fc00:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 800fc04:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fc08:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si6 * r6;
 800fc0c:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800fc10:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 800fc14:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fc18:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i6]     = p1 + p2;
 800fc1c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800fc20:	00db      	lsls	r3, r3, #3
 800fc22:	68fa      	ldr	r2, [r7, #12]
 800fc24:	4413      	add	r3, r2
 800fc26:	ed97 7a07 	vldr	s14, [r7, #28]
 800fc2a:	edd7 7a06 	vldr	s15, [r7, #24]
 800fc2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fc32:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i6 + 1] = p3 - p4;
 800fc36:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800fc3a:	00db      	lsls	r3, r3, #3
 800fc3c:	3304      	adds	r3, #4
 800fc3e:	68fa      	ldr	r2, [r7, #12]
 800fc40:	4413      	add	r3, r2
 800fc42:	ed97 7a05 	vldr	s14, [r7, #20]
 800fc46:	edd7 7a04 	vldr	s15, [r7, #16]
 800fc4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fc4e:	edc3 7a00 	vstr	s15, [r3]
            p1 = co4 * t1;
 800fc52:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800fc56:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 800fc5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fc5e:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si4 * t2;
 800fc62:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800fc66:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 800fc6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fc6e:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co4 * t2;
 800fc72:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800fc76:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 800fc7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fc7e:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si4 * t1;
 800fc82:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800fc86:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 800fc8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fc8e:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i4]     = p1 + p2;
 800fc92:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800fc96:	00db      	lsls	r3, r3, #3
 800fc98:	68fa      	ldr	r2, [r7, #12]
 800fc9a:	4413      	add	r3, r2
 800fc9c:	ed97 7a07 	vldr	s14, [r7, #28]
 800fca0:	edd7 7a06 	vldr	s15, [r7, #24]
 800fca4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fca8:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i4 + 1] = p3 - p4;
 800fcac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800fcb0:	00db      	lsls	r3, r3, #3
 800fcb2:	3304      	adds	r3, #4
 800fcb4:	68fa      	ldr	r2, [r7, #12]
 800fcb6:	4413      	add	r3, r2
 800fcb8:	ed97 7a05 	vldr	s14, [r7, #20]
 800fcbc:	edd7 7a04 	vldr	s15, [r7, #16]
 800fcc0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fcc4:	edc3 7a00 	vstr	s15, [r3]

            i1 += n1;
 800fcc8:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800fccc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800fcd0:	4413      	add	r3, r2
 800fcd2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
         } while (i1 < fftLen);
 800fcd6:	897b      	ldrh	r3, [r7, #10]
 800fcd8:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800fcdc:	429a      	cmp	r2, r3
 800fcde:	f4ff abba 	bcc.w	800f456 <arm_radix8_butterfly_f32+0x746>

         j++;
 800fce2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fce6:	3301      	adds	r3, #1
 800fce8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      } while (j < n2);
 800fcec:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800fcf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fcf4:	429a      	cmp	r2, r3
 800fcf6:	f4ff ab2c 	bcc.w	800f352 <arm_radix8_butterfly_f32+0x642>

      twidCoefModifier <<= 3;
 800fcfa:	893b      	ldrh	r3, [r7, #8]
 800fcfc:	00db      	lsls	r3, r3, #3
 800fcfe:	813b      	strh	r3, [r7, #8]
   } while (n2 > 7);
 800fd00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd04:	2b07      	cmp	r3, #7
 800fd06:	f63f a813 	bhi.w	800ed30 <arm_radix8_butterfly_f32+0x20>
}
 800fd0a:	e000      	b.n	800fd0e <arm_radix8_butterfly_f32+0xffe>
         break;
 800fd0c:	bf00      	nop
}
 800fd0e:	bf00      	nop
 800fd10:	37f4      	adds	r7, #244	@ 0xf4
 800fd12:	46bd      	mov	sp, r7
 800fd14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd18:	4770      	bx	lr
 800fd1a:	bf00      	nop

0800fd1c <arm_cmplx_mag_f32>:
#else
ARM_DSP_ATTRIBUTE void arm_cmplx_mag_f32(
  const float32_t * pSrc,
        float32_t * pDst,
        uint32_t numSamples)
{
 800fd1c:	b480      	push	{r7}
 800fd1e:	b08b      	sub	sp, #44	@ 0x2c
 800fd20:	af00      	add	r7, sp, #0
 800fd22:	60f8      	str	r0, [r7, #12]
 800fd24:	60b9      	str	r1, [r7, #8]
 800fd26:	607a      	str	r2, [r7, #4]
  blkCnt = numSamples % 0x4U;

#else

  /* Initialize blkCnt with number of samples */
  blkCnt = numSamples;
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	627b      	str	r3, [r7, #36]	@ 0x24

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
#endif /* #if defined(ARM_MATH_NEON) */

  while (blkCnt > 0U)
 800fd2c:	e030      	b.n	800fd90 <arm_cmplx_mag_f32+0x74>
  {
    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */

    real = *pSrc++;
 800fd2e:	68fb      	ldr	r3, [r7, #12]
 800fd30:	1d1a      	adds	r2, r3, #4
 800fd32:	60fa      	str	r2, [r7, #12]
 800fd34:	681b      	ldr	r3, [r3, #0]
 800fd36:	623b      	str	r3, [r7, #32]
    imag = *pSrc++;
 800fd38:	68fb      	ldr	r3, [r7, #12]
 800fd3a:	1d1a      	adds	r2, r3, #4
 800fd3c:	60fa      	str	r2, [r7, #12]
 800fd3e:	681b      	ldr	r3, [r3, #0]
 800fd40:	61fb      	str	r3, [r7, #28]

    /* store result in destination buffer. */
    arm_sqrt_f32((real * real) + (imag * imag), pDst++);
 800fd42:	edd7 7a08 	vldr	s15, [r7, #32]
 800fd46:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800fd4a:	edd7 7a07 	vldr	s15, [r7, #28]
 800fd4e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800fd52:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fd56:	68bb      	ldr	r3, [r7, #8]
 800fd58:	1d1a      	adds	r2, r3, #4
 800fd5a:	60ba      	str	r2, [r7, #8]
 800fd5c:	edc7 7a06 	vstr	s15, [r7, #24]
 800fd60:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
  const float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 800fd62:	edd7 7a06 	vldr	s15, [r7, #24]
 800fd66:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800fd6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd6e:	db07      	blt.n	800fd80 <arm_cmplx_mag_f32+0x64>
      *pOut = _sqrtf(in);
#elif defined(__GNUC_PYTHON__)
      *pOut = sqrtf(in);
#elif defined ( __GNUC__ )
  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
      __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in));
 800fd70:	edd7 7a06 	vldr	s15, [r7, #24]
 800fd74:	eef1 7ae7 	vsqrt.f32	s15, s15
 800fd78:	697b      	ldr	r3, [r7, #20]
 800fd7a:	edc3 7a00 	vstr	s15, [r3]
  #endif
#else
      *pOut = sqrtf(in);
#endif

      return (ARM_MATH_SUCCESS);
 800fd7e:	e004      	b.n	800fd8a <arm_cmplx_mag_f32+0x6e>
    }
    else
    {
      *pOut = 0.0f;
 800fd80:	697b      	ldr	r3, [r7, #20]
 800fd82:	f04f 0200 	mov.w	r2, #0
 800fd86:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 800fd88:	bf00      	nop

    /* Decrement loop counter */
    blkCnt--;
 800fd8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd8c:	3b01      	subs	r3, #1
 800fd8e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (blkCnt > 0U)
 800fd90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d1cb      	bne.n	800fd2e <arm_cmplx_mag_f32+0x12>
  }

}
 800fd96:	bf00      	nop
 800fd98:	bf00      	nop
 800fd9a:	372c      	adds	r7, #44	@ 0x2c
 800fd9c:	46bd      	mov	sp, r7
 800fd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fda2:	4770      	bx	lr

0800fda4 <arm_cos_f32>:
  @param[in]     x  input value in radians
  @return        cos(x)
 */
ARM_DSP_ATTRIBUTE float32_t arm_cos_f32(
  float32_t x)
{
 800fda4:	b480      	push	{r7}
 800fda6:	b08b      	sub	sp, #44	@ 0x2c
 800fda8:	af00      	add	r7, sp, #0
 800fdaa:	ed87 0a01 	vstr	s0, [r7, #4]
  int32_t n;
  float32_t findex;

  /* input x is in radians */
  /* Scale input to [0 1] range from [0 2*PI] , divide input by 2*pi, add 0.25 (pi/2) to read sine table */
  in = x * 0.159154943092f + 0.25f;
 800fdae:	edd7 7a01 	vldr	s15, [r7, #4]
 800fdb2:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 800fea4 <arm_cos_f32+0x100>
 800fdb6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fdba:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 800fdbe:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fdc2:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of floor value of input */
  n = (int32_t) in;
 800fdc6:	edd7 7a06 	vldr	s15, [r7, #24]
 800fdca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800fdce:	ee17 3a90 	vmov	r3, s15
 800fdd2:	623b      	str	r3, [r7, #32]

  /* Make negative values towards -infinity */
  if (in < 0.0f)
 800fdd4:	edd7 7a06 	vldr	s15, [r7, #24]
 800fdd8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800fddc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fde0:	d502      	bpl.n	800fde8 <arm_cos_f32+0x44>
  {
    n--;
 800fde2:	6a3b      	ldr	r3, [r7, #32]
 800fde4:	3b01      	subs	r3, #1
 800fde6:	623b      	str	r3, [r7, #32]
  }

  /* Map input value to [0 1] */
  in = in - (float32_t) n;
 800fde8:	6a3b      	ldr	r3, [r7, #32]
 800fdea:	ee07 3a90 	vmov	s15, r3
 800fdee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fdf2:	ed97 7a06 	vldr	s14, [r7, #24]
 800fdf6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fdfa:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of index of the table */
  findex = (float32_t)FAST_MATH_TABLE_SIZE * in;
 800fdfe:	edd7 7a06 	vldr	s15, [r7, #24]
 800fe02:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 800fea8 <arm_cos_f32+0x104>
 800fe06:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fe0a:	edc7 7a07 	vstr	s15, [r7, #28]
  index = (uint16_t)findex;
 800fe0e:	edd7 7a07 	vldr	s15, [r7, #28]
 800fe12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fe16:	ee17 3a90 	vmov	r3, s15
 800fe1a:	84fb      	strh	r3, [r7, #38]	@ 0x26

  /* when "in" is exactly 1, we need to rotate the index down to 0 */
  if (index >= FAST_MATH_TABLE_SIZE) {
 800fe1c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fe1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fe22:	d309      	bcc.n	800fe38 <arm_cos_f32+0x94>
    index = 0;
 800fe24:	2300      	movs	r3, #0
 800fe26:	84fb      	strh	r3, [r7, #38]	@ 0x26
    findex -= (float32_t)FAST_MATH_TABLE_SIZE;
 800fe28:	edd7 7a07 	vldr	s15, [r7, #28]
 800fe2c:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800fea8 <arm_cos_f32+0x104>
 800fe30:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fe34:	edc7 7a07 	vstr	s15, [r7, #28]
  }

  /* fractional value calculation */
  fract = findex - (float32_t) index;
 800fe38:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fe3a:	ee07 3a90 	vmov	s15, r3
 800fe3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fe42:	ed97 7a07 	vldr	s14, [r7, #28]
 800fe46:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fe4a:	edc7 7a05 	vstr	s15, [r7, #20]

  /* Read two nearest values of input value from the cos table */
  a = sinTable_f32[index];
 800fe4e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fe50:	4a16      	ldr	r2, [pc, #88]	@ (800feac <arm_cos_f32+0x108>)
 800fe52:	009b      	lsls	r3, r3, #2
 800fe54:	4413      	add	r3, r2
 800fe56:	681b      	ldr	r3, [r3, #0]
 800fe58:	613b      	str	r3, [r7, #16]
  b = sinTable_f32[index+1];
 800fe5a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fe5c:	3301      	adds	r3, #1
 800fe5e:	4a13      	ldr	r2, [pc, #76]	@ (800feac <arm_cos_f32+0x108>)
 800fe60:	009b      	lsls	r3, r3, #2
 800fe62:	4413      	add	r3, r2
 800fe64:	681b      	ldr	r3, [r3, #0]
 800fe66:	60fb      	str	r3, [r7, #12]

  /* Linear interpolation process */
  cosVal = (1.0f - fract) * a + fract * b;
 800fe68:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800fe6c:	edd7 7a05 	vldr	s15, [r7, #20]
 800fe70:	ee37 7a67 	vsub.f32	s14, s14, s15
 800fe74:	edd7 7a04 	vldr	s15, [r7, #16]
 800fe78:	ee27 7a27 	vmul.f32	s14, s14, s15
 800fe7c:	edd7 6a05 	vldr	s13, [r7, #20]
 800fe80:	edd7 7a03 	vldr	s15, [r7, #12]
 800fe84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fe88:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fe8c:	edc7 7a02 	vstr	s15, [r7, #8]

  /* Return output value */
  return (cosVal);
 800fe90:	68bb      	ldr	r3, [r7, #8]
 800fe92:	ee07 3a90 	vmov	s15, r3
}
 800fe96:	eeb0 0a67 	vmov.f32	s0, s15
 800fe9a:	372c      	adds	r7, #44	@ 0x2c
 800fe9c:	46bd      	mov	sp, r7
 800fe9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fea2:	4770      	bx	lr
 800fea4:	3e22f983 	.word	0x3e22f983
 800fea8:	44000000 	.word	0x44000000
 800feac:	08027464 	.word	0x08027464

0800feb0 <arm_max_f32>:
ARM_DSP_ATTRIBUTE void arm_max_f32(
  const float32_t * pSrc,
        uint32_t blockSize,
        float32_t * pResult,
        uint32_t * pIndex)
{
 800feb0:	b480      	push	{r7}
 800feb2:	b089      	sub	sp, #36	@ 0x24
 800feb4:	af00      	add	r7, sp, #0
 800feb6:	60f8      	str	r0, [r7, #12]
 800feb8:	60b9      	str	r1, [r7, #8]
 800feba:	607a      	str	r2, [r7, #4]
 800febc:	603b      	str	r3, [r7, #0]
#if defined (ARM_MATH_LOOPUNROLL) && !defined(ARM_MATH_AUTOVECTORIZE)
        uint32_t index;                                /* index of maximum value */
#endif

  /* Initialise index value to zero. */
  outIndex = 0U;
 800febe:	2300      	movs	r3, #0
 800fec0:	617b      	str	r3, [r7, #20]

  /* Load first input value that act as reference value for comparison */
  out = *pSrc++;
 800fec2:	68fb      	ldr	r3, [r7, #12]
 800fec4:	1d1a      	adds	r2, r3, #4
 800fec6:	60fa      	str	r2, [r7, #12]
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	61fb      	str	r3, [r7, #28]
  blkCnt = (blockSize - 1U) % 4U;

#else

  /* Initialize blkCnt with number of samples */
  blkCnt = (blockSize - 1U);
 800fecc:	68bb      	ldr	r3, [r7, #8]
 800fece:	3b01      	subs	r3, #1
 800fed0:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  while (blkCnt > 0U)
 800fed2:	e016      	b.n	800ff02 <arm_max_f32+0x52>
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal = *pSrc++;
 800fed4:	68fb      	ldr	r3, [r7, #12]
 800fed6:	1d1a      	adds	r2, r3, #4
 800fed8:	60fa      	str	r2, [r7, #12]
 800feda:	681b      	ldr	r3, [r3, #0]
 800fedc:	613b      	str	r3, [r7, #16]

    /* compare for the maximum value */
    if (out < maxVal)
 800fede:	ed97 7a07 	vldr	s14, [r7, #28]
 800fee2:	edd7 7a04 	vldr	s15, [r7, #16]
 800fee6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800feea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800feee:	d505      	bpl.n	800fefc <arm_max_f32+0x4c>
    {
      /* Update the maximum value and it's index */
      out = maxVal;
 800fef0:	693b      	ldr	r3, [r7, #16]
 800fef2:	61fb      	str	r3, [r7, #28]
      outIndex = blockSize - blkCnt;
 800fef4:	68ba      	ldr	r2, [r7, #8]
 800fef6:	69bb      	ldr	r3, [r7, #24]
 800fef8:	1ad3      	subs	r3, r2, r3
 800fefa:	617b      	str	r3, [r7, #20]
    }

    /* Decrement loop counter */
    blkCnt--;
 800fefc:	69bb      	ldr	r3, [r7, #24]
 800fefe:	3b01      	subs	r3, #1
 800ff00:	61bb      	str	r3, [r7, #24]
  while (blkCnt > 0U)
 800ff02:	69bb      	ldr	r3, [r7, #24]
 800ff04:	2b00      	cmp	r3, #0
 800ff06:	d1e5      	bne.n	800fed4 <arm_max_f32+0x24>
  }

  /* Store the maximum value and it's index into destination pointers */
  *pResult = out;
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	69fa      	ldr	r2, [r7, #28]
 800ff0c:	601a      	str	r2, [r3, #0]
  *pIndex = outIndex;
 800ff0e:	683b      	ldr	r3, [r7, #0]
 800ff10:	697a      	ldr	r2, [r7, #20]
 800ff12:	601a      	str	r2, [r3, #0]
}
 800ff14:	bf00      	nop
 800ff16:	3724      	adds	r7, #36	@ 0x24
 800ff18:	46bd      	mov	sp, r7
 800ff1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff1e:	4770      	bx	lr

0800ff20 <arm_mean_f32>:
#else
ARM_DSP_ATTRIBUTE void arm_mean_f32(
  const float32_t * pSrc,
        uint32_t blockSize,
        float32_t * pResult)
{
 800ff20:	b480      	push	{r7}
 800ff22:	b087      	sub	sp, #28
 800ff24:	af00      	add	r7, sp, #0
 800ff26:	60f8      	str	r0, [r7, #12]
 800ff28:	60b9      	str	r1, [r7, #8]
 800ff2a:	607a      	str	r2, [r7, #4]
        uint32_t blkCnt;                               /* Loop counter */
        float32_t sum = 0.0f;                          /* Temporary result storage */
 800ff2c:	f04f 0300 	mov.w	r3, #0
 800ff30:	613b      	str	r3, [r7, #16]
  blkCnt = blockSize % 0x4U;

#else

  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;
 800ff32:	68bb      	ldr	r3, [r7, #8]
 800ff34:	617b      	str	r3, [r7, #20]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  while (blkCnt > 0U)
 800ff36:	e00d      	b.n	800ff54 <arm_mean_f32+0x34>
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    sum += *pSrc++;
 800ff38:	68fb      	ldr	r3, [r7, #12]
 800ff3a:	1d1a      	adds	r2, r3, #4
 800ff3c:	60fa      	str	r2, [r7, #12]
 800ff3e:	edd3 7a00 	vldr	s15, [r3]
 800ff42:	ed97 7a04 	vldr	s14, [r7, #16]
 800ff46:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ff4a:	edc7 7a04 	vstr	s15, [r7, #16]

    /* Decrement loop counter */
    blkCnt--;
 800ff4e:	697b      	ldr	r3, [r7, #20]
 800ff50:	3b01      	subs	r3, #1
 800ff52:	617b      	str	r3, [r7, #20]
  while (blkCnt > 0U)
 800ff54:	697b      	ldr	r3, [r7, #20]
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	d1ee      	bne.n	800ff38 <arm_mean_f32+0x18>
  }

  /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) / blockSize  */
  /* Store result to destination */
  *pResult = (sum / blockSize);
 800ff5a:	68bb      	ldr	r3, [r7, #8]
 800ff5c:	ee07 3a90 	vmov	s15, r3
 800ff60:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800ff64:	edd7 6a04 	vldr	s13, [r7, #16]
 800ff68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	edc3 7a00 	vstr	s15, [r3]
}
 800ff72:	bf00      	nop
 800ff74:	371c      	adds	r7, #28
 800ff76:	46bd      	mov	sp, r7
 800ff78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff7c:	4770      	bx	lr

0800ff7e <arm_mult_f32>:
ARM_DSP_ATTRIBUTE void arm_mult_f32(
  const float32_t * pSrcA,
  const float32_t * pSrcB,
        float32_t * pDst,
        uint32_t blockSize)
{
 800ff7e:	b480      	push	{r7}
 800ff80:	b087      	sub	sp, #28
 800ff82:	af00      	add	r7, sp, #0
 800ff84:	60f8      	str	r0, [r7, #12]
 800ff86:	60b9      	str	r1, [r7, #8]
 800ff88:	607a      	str	r2, [r7, #4]
 800ff8a:	603b      	str	r3, [r7, #0]
  blkCnt = blockSize % 0x4U;

#else

  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;
 800ff8c:	683b      	ldr	r3, [r7, #0]
 800ff8e:	617b      	str	r3, [r7, #20]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
#endif /* #if defined(ARM_MATH_NEON) */

  while (blkCnt > 0U)
 800ff90:	e013      	b.n	800ffba <arm_mult_f32+0x3c>
  {
    /* C = A * B */

    /* Multiply input and store result in destination buffer. */
    *pDst++ = (*pSrcA++) * (*pSrcB++);
 800ff92:	68fb      	ldr	r3, [r7, #12]
 800ff94:	1d1a      	adds	r2, r3, #4
 800ff96:	60fa      	str	r2, [r7, #12]
 800ff98:	ed93 7a00 	vldr	s14, [r3]
 800ff9c:	68bb      	ldr	r3, [r7, #8]
 800ff9e:	1d1a      	adds	r2, r3, #4
 800ffa0:	60ba      	str	r2, [r7, #8]
 800ffa2:	edd3 7a00 	vldr	s15, [r3]
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	1d1a      	adds	r2, r3, #4
 800ffaa:	607a      	str	r2, [r7, #4]
 800ffac:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ffb0:	edc3 7a00 	vstr	s15, [r3]

    /* Decrement loop counter */
    blkCnt--;
 800ffb4:	697b      	ldr	r3, [r7, #20]
 800ffb6:	3b01      	subs	r3, #1
 800ffb8:	617b      	str	r3, [r7, #20]
  while (blkCnt > 0U)
 800ffba:	697b      	ldr	r3, [r7, #20]
 800ffbc:	2b00      	cmp	r3, #0
 800ffbe:	d1e8      	bne.n	800ff92 <arm_mult_f32+0x14>
  }

}
 800ffc0:	bf00      	nop
 800ffc2:	bf00      	nop
 800ffc4:	371c      	adds	r7, #28
 800ffc6:	46bd      	mov	sp, r7
 800ffc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffcc:	4770      	bx	lr

0800ffce <arm_offset_f32>:
ARM_DSP_ATTRIBUTE void arm_offset_f32(
  const float32_t * pSrc,
        float32_t offset,
        float32_t * pDst,
        uint32_t blockSize)
{
 800ffce:	b480      	push	{r7}
 800ffd0:	b087      	sub	sp, #28
 800ffd2:	af00      	add	r7, sp, #0
 800ffd4:	60f8      	str	r0, [r7, #12]
 800ffd6:	ed87 0a02 	vstr	s0, [r7, #8]
 800ffda:	6079      	str	r1, [r7, #4]
 800ffdc:	603a      	str	r2, [r7, #0]
  blkCnt = blockSize % 0x4U;

#else

  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;
 800ffde:	683b      	ldr	r3, [r7, #0]
 800ffe0:	617b      	str	r3, [r7, #20]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
#endif /* #if defined(ARM_MATH_NEON_EXPERIMENTAL) */

  while (blkCnt > 0U)
 800ffe2:	e010      	b.n	8010006 <arm_offset_f32+0x38>
  {
    /* C = A + offset */

    /* Add offset and store result in destination buffer. */
    *pDst++ = (*pSrc++) + offset;
 800ffe4:	68fb      	ldr	r3, [r7, #12]
 800ffe6:	1d1a      	adds	r2, r3, #4
 800ffe8:	60fa      	str	r2, [r7, #12]
 800ffea:	ed93 7a00 	vldr	s14, [r3]
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	1d1a      	adds	r2, r3, #4
 800fff2:	607a      	str	r2, [r7, #4]
 800fff4:	edd7 7a02 	vldr	s15, [r7, #8]
 800fff8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fffc:	edc3 7a00 	vstr	s15, [r3]

    /* Decrement loop counter */
    blkCnt--;
 8010000:	697b      	ldr	r3, [r7, #20]
 8010002:	3b01      	subs	r3, #1
 8010004:	617b      	str	r3, [r7, #20]
  while (blkCnt > 0U)
 8010006:	697b      	ldr	r3, [r7, #20]
 8010008:	2b00      	cmp	r3, #0
 801000a:	d1eb      	bne.n	800ffe4 <arm_offset_f32+0x16>
  }

}
 801000c:	bf00      	nop
 801000e:	bf00      	nop
 8010010:	371c      	adds	r7, #28
 8010012:	46bd      	mov	sp, r7
 8010014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010018:	4770      	bx	lr

0801001a <stage_rfft_f32>:
#else
static void stage_rfft_f32(
  const arm_rfft_fast_instance_f32 * S,
  const float32_t * p,
        float32_t * pOut)
{
 801001a:	b480      	push	{r7}
 801001c:	b095      	sub	sp, #84	@ 0x54
 801001e:	af00      	add	r7, sp, #0
 8010020:	60f8      	str	r0, [r7, #12]
 8010022:	60b9      	str	r1, [r7, #8]
 8010024:	607a      	str	r2, [r7, #4]
        int32_t  k;                                /* Loop Counter */
        float32_t twR, twI;                         /* RFFT Twiddle coefficients */
  const float32_t * pCoeff = S->pTwiddleRFFT;       /* Points to RFFT Twiddle factors */
 8010026:	68fb      	ldr	r3, [r7, #12]
 8010028:	695b      	ldr	r3, [r3, #20]
 801002a:	64bb      	str	r3, [r7, #72]	@ 0x48
  const float32_t *pA = p;                          /* increasing pointer */
 801002c:	68bb      	ldr	r3, [r7, #8]
 801002e:	647b      	str	r3, [r7, #68]	@ 0x44
  const float32_t *pB = p;                          /* decreasing pointer */
 8010030:	68bb      	ldr	r3, [r7, #8]
 8010032:	643b      	str	r3, [r7, #64]	@ 0x40
        float32_t xAR, xAI, xBR, xBI;               /* temporary variables */
        float32_t t1a, t1b;                         /* temporary variables */
        float32_t p0, p1, p2, p3;                   /* temporary variables */


   k = (S->Sint).fftLen - 1;
 8010034:	68fb      	ldr	r3, [r7, #12]
 8010036:	881b      	ldrh	r3, [r3, #0]
 8010038:	3b01      	subs	r3, #1
 801003a:	64fb      	str	r3, [r7, #76]	@ 0x4c

   /* Pack first and last sample of the frequency domain together */

   xBR = pB[0];
 801003c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801003e:	681b      	ldr	r3, [r3, #0]
 8010040:	63fb      	str	r3, [r7, #60]	@ 0x3c
   xBI = pB[1];
 8010042:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010044:	3304      	adds	r3, #4
 8010046:	681b      	ldr	r3, [r3, #0]
 8010048:	63bb      	str	r3, [r7, #56]	@ 0x38
   xAR = pA[0];
 801004a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801004c:	681b      	ldr	r3, [r3, #0]
 801004e:	637b      	str	r3, [r7, #52]	@ 0x34
   xAI = pA[1];
 8010050:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010052:	3304      	adds	r3, #4
 8010054:	681b      	ldr	r3, [r3, #0]
 8010056:	633b      	str	r3, [r7, #48]	@ 0x30

   twR = *pCoeff++ ;
 8010058:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801005a:	1d1a      	adds	r2, r3, #4
 801005c:	64ba      	str	r2, [r7, #72]	@ 0x48
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	62fb      	str	r3, [r7, #44]	@ 0x2c
   twI = *pCoeff++ ;
 8010062:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010064:	1d1a      	adds	r2, r3, #4
 8010066:	64ba      	str	r2, [r7, #72]	@ 0x48
 8010068:	681b      	ldr	r3, [r3, #0]
 801006a:	62bb      	str	r3, [r7, #40]	@ 0x28


   // U1 = XA(1) + XB(1); % It is real
   t1a = xBR + xAR  ;
 801006c:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8010070:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8010074:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010078:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

   // U2 = XB(1) - XA(1); % It is imaginary
   t1b = xBI + xAI  ;
 801007c:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8010080:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8010084:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010088:	edc7 7a08 	vstr	s15, [r7, #32]

   // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
   // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
   *pOut++ = 0.5f * ( t1a + t1b );
 801008c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8010090:	edd7 7a08 	vldr	s15, [r7, #32]
 8010094:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	1d1a      	adds	r2, r3, #4
 801009c:	607a      	str	r2, [r7, #4]
 801009e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80100a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80100a6:	edc3 7a00 	vstr	s15, [r3]
   *pOut++ = 0.5f * ( t1a - t1b );
 80100aa:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80100ae:	edd7 7a08 	vldr	s15, [r7, #32]
 80100b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	1d1a      	adds	r2, r3, #4
 80100ba:	607a      	str	r2, [r7, #4]
 80100bc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80100c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80100c4:	edc3 7a00 	vstr	s15, [r3]

   // XA(1) = 1/2*( U1 - imag(U2) +  i*( U1 +imag(U2) ));
   pB  = p + 2*k;
 80100c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80100ca:	00db      	lsls	r3, r3, #3
 80100cc:	68ba      	ldr	r2, [r7, #8]
 80100ce:	4413      	add	r3, r2
 80100d0:	643b      	str	r3, [r7, #64]	@ 0x40
   pA += 2;
 80100d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80100d4:	3308      	adds	r3, #8
 80100d6:	647b      	str	r3, [r7, #68]	@ 0x44
         end
         XA(1) = 1/2* (XA(1) + XB(1) + TW(1) * (XB(1) - XA(1))) + i*( 1/2*( XA(1) + XB(1) + i*( XA(1) - XB(1))));
         X = XA;
      */

      xBI = pB[1];
 80100d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80100da:	3304      	adds	r3, #4
 80100dc:	681b      	ldr	r3, [r3, #0]
 80100de:	63bb      	str	r3, [r7, #56]	@ 0x38
      xBR = pB[0];
 80100e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80100e2:	681b      	ldr	r3, [r3, #0]
 80100e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      xAR = pA[0];
 80100e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80100e8:	681b      	ldr	r3, [r3, #0]
 80100ea:	637b      	str	r3, [r7, #52]	@ 0x34
      xAI = pA[1];
 80100ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80100ee:	3304      	adds	r3, #4
 80100f0:	681b      	ldr	r3, [r3, #0]
 80100f2:	633b      	str	r3, [r7, #48]	@ 0x30

      twR = *pCoeff++;
 80100f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80100f6:	1d1a      	adds	r2, r3, #4
 80100f8:	64ba      	str	r2, [r7, #72]	@ 0x48
 80100fa:	681b      	ldr	r3, [r3, #0]
 80100fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      twI = *pCoeff++;
 80100fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010100:	1d1a      	adds	r2, r3, #4
 8010102:	64ba      	str	r2, [r7, #72]	@ 0x48
 8010104:	681b      	ldr	r3, [r3, #0]
 8010106:	62bb      	str	r3, [r7, #40]	@ 0x28

      t1a = xBR - xAR ;
 8010108:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 801010c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8010110:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010114:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
      t1b = xBI + xAI ;
 8010118:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 801011c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8010120:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010124:	edc7 7a08 	vstr	s15, [r7, #32]

      // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
      // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
      p0 = twR * t1a;
 8010128:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 801012c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8010130:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010134:	edc7 7a07 	vstr	s15, [r7, #28]
      p1 = twI * t1a;
 8010138:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 801013c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8010140:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010144:	edc7 7a06 	vstr	s15, [r7, #24]
      p2 = twR * t1b;
 8010148:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 801014c:	edd7 7a08 	vldr	s15, [r7, #32]
 8010150:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010154:	edc7 7a05 	vstr	s15, [r7, #20]
      p3 = twI * t1b;
 8010158:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 801015c:	edd7 7a08 	vldr	s15, [r7, #32]
 8010160:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010164:	edc7 7a04 	vstr	s15, [r7, #16]

      *pOut++ = 0.5f * (xAR + xBR + p0 + p3 ); //xAR
 8010168:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 801016c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8010170:	ee37 7a27 	vadd.f32	s14, s14, s15
 8010174:	edd7 7a07 	vldr	s15, [r7, #28]
 8010178:	ee37 7a27 	vadd.f32	s14, s14, s15
 801017c:	edd7 7a04 	vldr	s15, [r7, #16]
 8010180:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	1d1a      	adds	r2, r3, #4
 8010188:	607a      	str	r2, [r7, #4]
 801018a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 801018e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010192:	edc3 7a00 	vstr	s15, [r3]
      *pOut++ = 0.5f * (xAI - xBI + p1 - p2 ); //xAI
 8010196:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 801019a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 801019e:	ee37 7a67 	vsub.f32	s14, s14, s15
 80101a2:	edd7 7a06 	vldr	s15, [r7, #24]
 80101a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80101aa:	edd7 7a05 	vldr	s15, [r7, #20]
 80101ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80101b2:	687b      	ldr	r3, [r7, #4]
 80101b4:	1d1a      	adds	r2, r3, #4
 80101b6:	607a      	str	r2, [r7, #4]
 80101b8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80101bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80101c0:	edc3 7a00 	vstr	s15, [r3]


      pA += 2;
 80101c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80101c6:	3308      	adds	r3, #8
 80101c8:	647b      	str	r3, [r7, #68]	@ 0x44
      pB -= 2;
 80101ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80101cc:	3b08      	subs	r3, #8
 80101ce:	643b      	str	r3, [r7, #64]	@ 0x40
      k--;
 80101d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80101d2:	3b01      	subs	r3, #1
 80101d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   } while (k > 0);
 80101d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80101d8:	2b00      	cmp	r3, #0
 80101da:	f73f af7d 	bgt.w	80100d8 <stage_rfft_f32+0xbe>
}
 80101de:	bf00      	nop
 80101e0:	bf00      	nop
 80101e2:	3754      	adds	r7, #84	@ 0x54
 80101e4:	46bd      	mov	sp, r7
 80101e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101ea:	4770      	bx	lr

080101ec <merge_rfft_f32>:
/* Prepares data for inverse cfft */
static void merge_rfft_f32(
  const arm_rfft_fast_instance_f32 * S,
  const float32_t * p,
        float32_t * pOut)
{
 80101ec:	b480      	push	{r7}
 80101ee:	b095      	sub	sp, #84	@ 0x54
 80101f0:	af00      	add	r7, sp, #0
 80101f2:	60f8      	str	r0, [r7, #12]
 80101f4:	60b9      	str	r1, [r7, #8]
 80101f6:	607a      	str	r2, [r7, #4]
        int32_t  k;                                /* Loop Counter */
        float32_t twR, twI;                         /* RFFT Twiddle coefficients */
  const float32_t *pCoeff = S->pTwiddleRFFT;        /* Points to RFFT Twiddle factors */
 80101f8:	68fb      	ldr	r3, [r7, #12]
 80101fa:	695b      	ldr	r3, [r3, #20]
 80101fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  const float32_t *pA = p;                          /* increasing pointer */
 80101fe:	68bb      	ldr	r3, [r7, #8]
 8010200:	647b      	str	r3, [r7, #68]	@ 0x44
  const float32_t *pB = p;                          /* decreasing pointer */
 8010202:	68bb      	ldr	r3, [r7, #8]
 8010204:	643b      	str	r3, [r7, #64]	@ 0x40
        float32_t xAR, xAI, xBR, xBI;               /* temporary variables */
        float32_t t1a, t1b, r, s, t, u;             /* temporary variables */

   k = (S->Sint).fftLen - 1;
 8010206:	68fb      	ldr	r3, [r7, #12]
 8010208:	881b      	ldrh	r3, [r3, #0]
 801020a:	3b01      	subs	r3, #1
 801020c:	64fb      	str	r3, [r7, #76]	@ 0x4c

   xAR = pA[0];
 801020e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010210:	681b      	ldr	r3, [r3, #0]
 8010212:	63fb      	str	r3, [r7, #60]	@ 0x3c
   xAI = pA[1];
 8010214:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010216:	3304      	adds	r3, #4
 8010218:	681b      	ldr	r3, [r3, #0]
 801021a:	63bb      	str	r3, [r7, #56]	@ 0x38

   pCoeff += 2 ;
 801021c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801021e:	3308      	adds	r3, #8
 8010220:	64bb      	str	r3, [r7, #72]	@ 0x48

   *pOut++ = 0.5f * ( xAR + xAI );
 8010222:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8010226:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 801022a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	1d1a      	adds	r2, r3, #4
 8010232:	607a      	str	r2, [r7, #4]
 8010234:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8010238:	ee67 7a87 	vmul.f32	s15, s15, s14
 801023c:	edc3 7a00 	vstr	s15, [r3]
   *pOut++ = 0.5f * ( xAR - xAI );
 8010240:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8010244:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8010248:	ee77 7a67 	vsub.f32	s15, s14, s15
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	1d1a      	adds	r2, r3, #4
 8010250:	607a      	str	r2, [r7, #4]
 8010252:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8010256:	ee67 7a87 	vmul.f32	s15, s15, s14
 801025a:	edc3 7a00 	vstr	s15, [r3]

   pB  =  p + 2*k ;
 801025e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010260:	00db      	lsls	r3, r3, #3
 8010262:	68ba      	ldr	r2, [r7, #8]
 8010264:	4413      	add	r3, r2
 8010266:	643b      	str	r3, [r7, #64]	@ 0x40
   pA +=  2	   ;
 8010268:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801026a:	3308      	adds	r3, #8
 801026c:	647b      	str	r3, [r7, #68]	@ 0x44

   while (k > 0)
 801026e:	e07e      	b.n	801036e <merge_rfft_f32+0x182>
   {
      /* G is half of the frequency complex spectrum */
      //for k = 2:N
      //    Xk(k) = 1/2 * (G(k) + conj(G(N-k+2)) + Tw(k)*( G(k) - conj(G(N-k+2))));
      xBI =   pB[1]    ;
 8010270:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010272:	3304      	adds	r3, #4
 8010274:	681b      	ldr	r3, [r3, #0]
 8010276:	637b      	str	r3, [r7, #52]	@ 0x34
      xBR =   pB[0]    ;
 8010278:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801027a:	681b      	ldr	r3, [r3, #0]
 801027c:	633b      	str	r3, [r7, #48]	@ 0x30
      xAR =  pA[0];
 801027e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010280:	681b      	ldr	r3, [r3, #0]
 8010282:	63fb      	str	r3, [r7, #60]	@ 0x3c
      xAI =  pA[1];
 8010284:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010286:	3304      	adds	r3, #4
 8010288:	681b      	ldr	r3, [r3, #0]
 801028a:	63bb      	str	r3, [r7, #56]	@ 0x38

      twR = *pCoeff++;
 801028c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801028e:	1d1a      	adds	r2, r3, #4
 8010290:	64ba      	str	r2, [r7, #72]	@ 0x48
 8010292:	681b      	ldr	r3, [r3, #0]
 8010294:	62fb      	str	r3, [r7, #44]	@ 0x2c
      twI = *pCoeff++;
 8010296:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010298:	1d1a      	adds	r2, r3, #4
 801029a:	64ba      	str	r2, [r7, #72]	@ 0x48
 801029c:	681b      	ldr	r3, [r3, #0]
 801029e:	62bb      	str	r3, [r7, #40]	@ 0x28

      t1a = xAR - xBR ;
 80102a0:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80102a4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80102a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80102ac:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
      t1b = xAI + xBI ;
 80102b0:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80102b4:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80102b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80102bc:	edc7 7a08 	vstr	s15, [r7, #32]

      r = twR * t1a;
 80102c0:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80102c4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80102c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80102cc:	edc7 7a07 	vstr	s15, [r7, #28]
      s = twI * t1b;
 80102d0:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80102d4:	edd7 7a08 	vldr	s15, [r7, #32]
 80102d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80102dc:	edc7 7a06 	vstr	s15, [r7, #24]
      t = twI * t1a;
 80102e0:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80102e4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80102e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80102ec:	edc7 7a05 	vstr	s15, [r7, #20]
      u = twR * t1b;
 80102f0:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80102f4:	edd7 7a08 	vldr	s15, [r7, #32]
 80102f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80102fc:	edc7 7a04 	vstr	s15, [r7, #16]

      // real(tw * (xA - xB)) = twR * (xAR - xBR) - twI * (xAI - xBI);
      // imag(tw * (xA - xB)) = twI * (xAR - xBR) + twR * (xAI - xBI);
      *pOut++ = 0.5f * (xAR + xBR - r - s ); //xAR
 8010300:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8010304:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8010308:	ee37 7a27 	vadd.f32	s14, s14, s15
 801030c:	edd7 7a07 	vldr	s15, [r7, #28]
 8010310:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010314:	edd7 7a06 	vldr	s15, [r7, #24]
 8010318:	ee77 7a67 	vsub.f32	s15, s14, s15
 801031c:	687b      	ldr	r3, [r7, #4]
 801031e:	1d1a      	adds	r2, r3, #4
 8010320:	607a      	str	r2, [r7, #4]
 8010322:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8010326:	ee67 7a87 	vmul.f32	s15, s15, s14
 801032a:	edc3 7a00 	vstr	s15, [r3]
      *pOut++ = 0.5f * (xAI - xBI + t - u ); //xAI
 801032e:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8010332:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8010336:	ee37 7a67 	vsub.f32	s14, s14, s15
 801033a:	edd7 7a05 	vldr	s15, [r7, #20]
 801033e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8010342:	edd7 7a04 	vldr	s15, [r7, #16]
 8010346:	ee77 7a67 	vsub.f32	s15, s14, s15
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	1d1a      	adds	r2, r3, #4
 801034e:	607a      	str	r2, [r7, #4]
 8010350:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8010354:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010358:	edc3 7a00 	vstr	s15, [r3]

      pA += 2;
 801035c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801035e:	3308      	adds	r3, #8
 8010360:	647b      	str	r3, [r7, #68]	@ 0x44
      pB -= 2;
 8010362:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010364:	3b08      	subs	r3, #8
 8010366:	643b      	str	r3, [r7, #64]	@ 0x40
      k--;
 8010368:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801036a:	3b01      	subs	r3, #1
 801036c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   while (k > 0)
 801036e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010370:	2b00      	cmp	r3, #0
 8010372:	f73f af7d 	bgt.w	8010270 <merge_rfft_f32+0x84>
   }

}
 8010376:	bf00      	nop
 8010378:	bf00      	nop
 801037a:	3754      	adds	r7, #84	@ 0x54
 801037c:	46bd      	mov	sp, r7
 801037e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010382:	4770      	bx	lr

08010384 <arm_rfft_fast_f32>:
ARM_DSP_ATTRIBUTE void arm_rfft_fast_f32(
  const arm_rfft_fast_instance_f32 * S,
  float32_t * p,
  float32_t * pOut,
  uint8_t ifftFlag)
{
 8010384:	b580      	push	{r7, lr}
 8010386:	b086      	sub	sp, #24
 8010388:	af00      	add	r7, sp, #0
 801038a:	60f8      	str	r0, [r7, #12]
 801038c:	60b9      	str	r1, [r7, #8]
 801038e:	607a      	str	r2, [r7, #4]
 8010390:	70fb      	strb	r3, [r7, #3]
   const arm_cfft_instance_f32 * Sint = &(S->Sint);
 8010392:	68fb      	ldr	r3, [r7, #12]
 8010394:	617b      	str	r3, [r7, #20]

   /* Calculation of Real FFT */
   if (ifftFlag)
 8010396:	78fb      	ldrb	r3, [r7, #3]
 8010398:	2b00      	cmp	r3, #0
 801039a:	d00b      	beq.n	80103b4 <arm_rfft_fast_f32+0x30>
   {
      /*  Real FFT compression */
      merge_rfft_f32(S, p, pOut);
 801039c:	687a      	ldr	r2, [r7, #4]
 801039e:	68b9      	ldr	r1, [r7, #8]
 80103a0:	68f8      	ldr	r0, [r7, #12]
 80103a2:	f7ff ff23 	bl	80101ec <merge_rfft_f32>
      /* Complex radix-4 IFFT process */
      arm_cfft_f32( Sint, pOut, ifftFlag, 1);
 80103a6:	78fa      	ldrb	r2, [r7, #3]
 80103a8:	2301      	movs	r3, #1
 80103aa:	6879      	ldr	r1, [r7, #4]
 80103ac:	6978      	ldr	r0, [r7, #20]
 80103ae:	f7fe fadc 	bl	800e96a <arm_cfft_f32>
      arm_cfft_f32( Sint, p, ifftFlag, 1);

      /*  Real FFT extraction */
      stage_rfft_f32(S, p, pOut);
   }
}
 80103b2:	e00a      	b.n	80103ca <arm_rfft_fast_f32+0x46>
      arm_cfft_f32( Sint, p, ifftFlag, 1);
 80103b4:	78fa      	ldrb	r2, [r7, #3]
 80103b6:	2301      	movs	r3, #1
 80103b8:	68b9      	ldr	r1, [r7, #8]
 80103ba:	6978      	ldr	r0, [r7, #20]
 80103bc:	f7fe fad5 	bl	800e96a <arm_cfft_f32>
      stage_rfft_f32(S, p, pOut);
 80103c0:	687a      	ldr	r2, [r7, #4]
 80103c2:	68b9      	ldr	r1, [r7, #8]
 80103c4:	68f8      	ldr	r0, [r7, #12]
 80103c6:	f7ff fe28 	bl	801001a <stage_rfft_f32>
}
 80103ca:	bf00      	nop
 80103cc:	3718      	adds	r7, #24
 80103ce:	46bd      	mov	sp, r7
 80103d0:	bd80      	pop	{r7, pc}
	...

080103d4 <arm_rfft_fast_init_32_f32>:
#if defined(ARM_MATH_NEON) 

FAST_INIT_FUNC(32)

#else
ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_32_f32( arm_rfft_fast_instance_f32 * S ) {
 80103d4:	b580      	push	{r7, lr}
 80103d6:	b084      	sub	sp, #16
 80103d8:	af00      	add	r7, sp, #0
 80103da:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	2b00      	cmp	r3, #0
 80103e0:	d102      	bne.n	80103e8 <arm_rfft_fast_init_32_f32+0x14>
 80103e2:	f04f 33ff 	mov.w	r3, #4294967295
 80103e6:	e013      	b.n	8010410 <arm_rfft_fast_init_32_f32+0x3c>

  status=arm_cfft_init_16_f32(&(S->Sint));
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	4618      	mov	r0, r3
 80103ec:	f7fe fc6e 	bl	800eccc <arm_cfft_init_16_f32>
 80103f0:	4603      	mov	r3, r0
 80103f2:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 80103f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80103f8:	2b00      	cmp	r3, #0
 80103fa:	d002      	beq.n	8010402 <arm_rfft_fast_init_32_f32+0x2e>
  {
    return(status);
 80103fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010400:	e006      	b.n	8010410 <arm_rfft_fast_init_32_f32+0x3c>
  }

  S->fftLenRFFT = 32U;
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	2220      	movs	r2, #32
 8010406:	821a      	strh	r2, [r3, #16]
  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_32;
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	4a03      	ldr	r2, [pc, #12]	@ (8010418 <arm_rfft_fast_init_32_f32+0x44>)
 801040c:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 801040e:	2300      	movs	r3, #0
}
 8010410:	4618      	mov	r0, r3
 8010412:	3710      	adds	r7, #16
 8010414:	46bd      	mov	sp, r7
 8010416:	bd80      	pop	{r7, pc}
 8010418:	0801f4e4 	.word	0x0801f4e4

0801041c <arm_rfft_fast_init_64_f32>:
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */
#if defined(ARM_MATH_NEON) 
FAST_INIT_FUNC(64)
#else
ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_64_f32( arm_rfft_fast_instance_f32 * S ) {
 801041c:	b580      	push	{r7, lr}
 801041e:	b084      	sub	sp, #16
 8010420:	af00      	add	r7, sp, #0
 8010422:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	2b00      	cmp	r3, #0
 8010428:	d102      	bne.n	8010430 <arm_rfft_fast_init_64_f32+0x14>
 801042a:	f04f 33ff 	mov.w	r3, #4294967295
 801042e:	e013      	b.n	8010458 <arm_rfft_fast_init_64_f32+0x3c>

  status=arm_cfft_init_32_f32(&(S->Sint));
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	4618      	mov	r0, r3
 8010434:	f7fe fc28 	bl	800ec88 <arm_cfft_init_32_f32>
 8010438:	4603      	mov	r3, r0
 801043a:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 801043c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010440:	2b00      	cmp	r3, #0
 8010442:	d002      	beq.n	801044a <arm_rfft_fast_init_64_f32+0x2e>
  {
    return(status);
 8010444:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010448:	e006      	b.n	8010458 <arm_rfft_fast_init_64_f32+0x3c>
  }
  S->fftLenRFFT = 64U;
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	2240      	movs	r2, #64	@ 0x40
 801044e:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_64;
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	4a03      	ldr	r2, [pc, #12]	@ (8010460 <arm_rfft_fast_init_64_f32+0x44>)
 8010454:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8010456:	2300      	movs	r3, #0
}
 8010458:	4618      	mov	r0, r3
 801045a:	3710      	adds	r7, #16
 801045c:	46bd      	mov	sp, r7
 801045e:	bd80      	pop	{r7, pc}
 8010460:	0801f564 	.word	0x0801f564

08010464 <arm_rfft_fast_init_128_f32>:
 */

#if defined(ARM_MATH_NEON) 
FAST_INIT_FUNC(128)
#else
ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_128_f32( arm_rfft_fast_instance_f32 * S ) {
 8010464:	b580      	push	{r7, lr}
 8010466:	b084      	sub	sp, #16
 8010468:	af00      	add	r7, sp, #0
 801046a:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	2b00      	cmp	r3, #0
 8010470:	d102      	bne.n	8010478 <arm_rfft_fast_init_128_f32+0x14>
 8010472:	f04f 33ff 	mov.w	r3, #4294967295
 8010476:	e013      	b.n	80104a0 <arm_rfft_fast_init_128_f32+0x3c>

  status=arm_cfft_init_64_f32(&(S->Sint));
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	4618      	mov	r0, r3
 801047c:	f7fe fbe2 	bl	800ec44 <arm_cfft_init_64_f32>
 8010480:	4603      	mov	r3, r0
 8010482:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8010484:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010488:	2b00      	cmp	r3, #0
 801048a:	d002      	beq.n	8010492 <arm_rfft_fast_init_128_f32+0x2e>
  {
    return(status);
 801048c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010490:	e006      	b.n	80104a0 <arm_rfft_fast_init_128_f32+0x3c>
  }
  S->fftLenRFFT = 128;
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	2280      	movs	r2, #128	@ 0x80
 8010496:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_128;
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	4a03      	ldr	r2, [pc, #12]	@ (80104a8 <arm_rfft_fast_init_128_f32+0x44>)
 801049c:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 801049e:	2300      	movs	r3, #0
}
 80104a0:	4618      	mov	r0, r3
 80104a2:	3710      	adds	r7, #16
 80104a4:	46bd      	mov	sp, r7
 80104a6:	bd80      	pop	{r7, pc}
 80104a8:	0801f664 	.word	0x0801f664

080104ac <arm_rfft_fast_init_256_f32>:
*/

#if defined(ARM_MATH_NEON) 
FAST_INIT_FUNC(256)
#else
ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_256_f32( arm_rfft_fast_instance_f32 * S ) {
 80104ac:	b580      	push	{r7, lr}
 80104ae:	b084      	sub	sp, #16
 80104b0:	af00      	add	r7, sp, #0
 80104b2:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	2b00      	cmp	r3, #0
 80104b8:	d102      	bne.n	80104c0 <arm_rfft_fast_init_256_f32+0x14>
 80104ba:	f04f 33ff 	mov.w	r3, #4294967295
 80104be:	e014      	b.n	80104ea <arm_rfft_fast_init_256_f32+0x3e>

  status=arm_cfft_init_128_f32(&(S->Sint));
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	4618      	mov	r0, r3
 80104c4:	f7fe fb9c 	bl	800ec00 <arm_cfft_init_128_f32>
 80104c8:	4603      	mov	r3, r0
 80104ca:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 80104cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d002      	beq.n	80104da <arm_rfft_fast_init_256_f32+0x2e>
  {
    return(status);
 80104d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80104d8:	e007      	b.n	80104ea <arm_rfft_fast_init_256_f32+0x3e>
  }
  S->fftLenRFFT = 256U;
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80104e0:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_256;
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	4a03      	ldr	r2, [pc, #12]	@ (80104f4 <arm_rfft_fast_init_256_f32+0x48>)
 80104e6:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 80104e8:	2300      	movs	r3, #0
}
 80104ea:	4618      	mov	r0, r3
 80104ec:	3710      	adds	r7, #16
 80104ee:	46bd      	mov	sp, r7
 80104f0:	bd80      	pop	{r7, pc}
 80104f2:	bf00      	nop
 80104f4:	0801f864 	.word	0x0801f864

080104f8 <arm_rfft_fast_init_512_f32>:
 */

#if defined(ARM_MATH_NEON) 
FAST_INIT_FUNC(512)
#else
ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_512_f32( arm_rfft_fast_instance_f32 * S ) {
 80104f8:	b580      	push	{r7, lr}
 80104fa:	b084      	sub	sp, #16
 80104fc:	af00      	add	r7, sp, #0
 80104fe:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	2b00      	cmp	r3, #0
 8010504:	d102      	bne.n	801050c <arm_rfft_fast_init_512_f32+0x14>
 8010506:	f04f 33ff 	mov.w	r3, #4294967295
 801050a:	e014      	b.n	8010536 <arm_rfft_fast_init_512_f32+0x3e>

  status=arm_cfft_init_256_f32(&(S->Sint));
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	4618      	mov	r0, r3
 8010510:	f7fe fb52 	bl	800ebb8 <arm_cfft_init_256_f32>
 8010514:	4603      	mov	r3, r0
 8010516:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8010518:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801051c:	2b00      	cmp	r3, #0
 801051e:	d002      	beq.n	8010526 <arm_rfft_fast_init_512_f32+0x2e>
  {
    return(status);
 8010520:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010524:	e007      	b.n	8010536 <arm_rfft_fast_init_512_f32+0x3e>
  }
  S->fftLenRFFT = 512U;
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801052c:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_512;
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	4a03      	ldr	r2, [pc, #12]	@ (8010540 <arm_rfft_fast_init_512_f32+0x48>)
 8010532:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8010534:	2300      	movs	r3, #0
}
 8010536:	4618      	mov	r0, r3
 8010538:	3710      	adds	r7, #16
 801053a:	46bd      	mov	sp, r7
 801053c:	bd80      	pop	{r7, pc}
 801053e:	bf00      	nop
 8010540:	0801fc64 	.word	0x0801fc64

08010544 <arm_rfft_fast_init_1024_f32>:
 */

#if defined(ARM_MATH_NEON) 
FAST_INIT_FUNC(1024)
#else
ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_1024_f32( arm_rfft_fast_instance_f32 * S ) {
 8010544:	b580      	push	{r7, lr}
 8010546:	b084      	sub	sp, #16
 8010548:	af00      	add	r7, sp, #0
 801054a:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	2b00      	cmp	r3, #0
 8010550:	d102      	bne.n	8010558 <arm_rfft_fast_init_1024_f32+0x14>
 8010552:	f04f 33ff 	mov.w	r3, #4294967295
 8010556:	e014      	b.n	8010582 <arm_rfft_fast_init_1024_f32+0x3e>

  status=arm_cfft_init_512_f32(&(S->Sint));
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	4618      	mov	r0, r3
 801055c:	f7fe fb08 	bl	800eb70 <arm_cfft_init_512_f32>
 8010560:	4603      	mov	r3, r0
 8010562:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8010564:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010568:	2b00      	cmp	r3, #0
 801056a:	d002      	beq.n	8010572 <arm_rfft_fast_init_1024_f32+0x2e>
  {
    return(status);
 801056c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010570:	e007      	b.n	8010582 <arm_rfft_fast_init_1024_f32+0x3e>
  }
  S->fftLenRFFT = 1024U;
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8010578:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_1024;
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	4a03      	ldr	r2, [pc, #12]	@ (801058c <arm_rfft_fast_init_1024_f32+0x48>)
 801057e:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8010580:	2300      	movs	r3, #0
}
 8010582:	4618      	mov	r0, r3
 8010584:	3710      	adds	r7, #16
 8010586:	46bd      	mov	sp, r7
 8010588:	bd80      	pop	{r7, pc}
 801058a:	bf00      	nop
 801058c:	08020464 	.word	0x08020464

08010590 <arm_rfft_fast_init_2048_f32>:
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */
#if defined(ARM_MATH_NEON) 
FAST_INIT_FUNC(2048)
#else
ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_2048_f32( arm_rfft_fast_instance_f32 * S ) {
 8010590:	b580      	push	{r7, lr}
 8010592:	b084      	sub	sp, #16
 8010594:	af00      	add	r7, sp, #0
 8010596:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	2b00      	cmp	r3, #0
 801059c:	d102      	bne.n	80105a4 <arm_rfft_fast_init_2048_f32+0x14>
 801059e:	f04f 33ff 	mov.w	r3, #4294967295
 80105a2:	e014      	b.n	80105ce <arm_rfft_fast_init_2048_f32+0x3e>

  status=arm_cfft_init_1024_f32(&(S->Sint));
 80105a4:	687b      	ldr	r3, [r7, #4]
 80105a6:	4618      	mov	r0, r3
 80105a8:	f7fe fabe 	bl	800eb28 <arm_cfft_init_1024_f32>
 80105ac:	4603      	mov	r3, r0
 80105ae:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 80105b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	d002      	beq.n	80105be <arm_rfft_fast_init_2048_f32+0x2e>
  {
    return(status);
 80105b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80105bc:	e007      	b.n	80105ce <arm_rfft_fast_init_2048_f32+0x3e>
  }
  S->fftLenRFFT = 2048U;
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80105c4:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_2048;
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	4a03      	ldr	r2, [pc, #12]	@ (80105d8 <arm_rfft_fast_init_2048_f32+0x48>)
 80105ca:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 80105cc:	2300      	movs	r3, #0
}
 80105ce:	4618      	mov	r0, r3
 80105d0:	3710      	adds	r7, #16
 80105d2:	46bd      	mov	sp, r7
 80105d4:	bd80      	pop	{r7, pc}
 80105d6:	bf00      	nop
 80105d8:	08021464 	.word	0x08021464

080105dc <arm_rfft_fast_init_4096_f32>:
 */

#if defined(ARM_MATH_NEON) 
FAST_INIT_FUNC(4096)
#else
ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_4096_f32( arm_rfft_fast_instance_f32 * S ) {
 80105dc:	b580      	push	{r7, lr}
 80105de:	b084      	sub	sp, #16
 80105e0:	af00      	add	r7, sp, #0
 80105e2:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	d102      	bne.n	80105f0 <arm_rfft_fast_init_4096_f32+0x14>
 80105ea:	f04f 33ff 	mov.w	r3, #4294967295
 80105ee:	e014      	b.n	801061a <arm_rfft_fast_init_4096_f32+0x3e>

  status=arm_cfft_init_2048_f32(&(S->Sint));
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	4618      	mov	r0, r3
 80105f4:	f7fe fa74 	bl	800eae0 <arm_cfft_init_2048_f32>
 80105f8:	4603      	mov	r3, r0
 80105fa:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 80105fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010600:	2b00      	cmp	r3, #0
 8010602:	d002      	beq.n	801060a <arm_rfft_fast_init_4096_f32+0x2e>
  {
    return(status);
 8010604:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010608:	e007      	b.n	801061a <arm_rfft_fast_init_4096_f32+0x3e>
  }
  S->fftLenRFFT = 4096U;
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8010610:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_4096;
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	4a03      	ldr	r2, [pc, #12]	@ (8010624 <arm_rfft_fast_init_4096_f32+0x48>)
 8010616:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8010618:	2300      	movs	r3, #0
}
 801061a:	4618      	mov	r0, r3
 801061c:	3710      	adds	r7, #16
 801061e:	46bd      	mov	sp, r7
 8010620:	bd80      	pop	{r7, pc}
 8010622:	bf00      	nop
 8010624:	08023464 	.word	0x08023464

08010628 <arm_rfft_fast_init_f32>:
 */

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_f32(
  arm_rfft_fast_instance_f32 * S,
  uint16_t fftLen)
{
 8010628:	b580      	push	{r7, lr}
 801062a:	b084      	sub	sp, #16
 801062c:	af00      	add	r7, sp, #0
 801062e:	6078      	str	r0, [r7, #4]
 8010630:	460b      	mov	r3, r1
 8010632:	807b      	strh	r3, [r7, #2]
  arm_status status;


  switch (fftLen)
 8010634:	887b      	ldrh	r3, [r7, #2]
 8010636:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801063a:	d023      	beq.n	8010684 <arm_rfft_fast_init_f32+0x5c>
 801063c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010640:	dc50      	bgt.n	80106e4 <arm_rfft_fast_init_f32+0xbc>
 8010642:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010646:	d023      	beq.n	8010690 <arm_rfft_fast_init_f32+0x68>
 8010648:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801064c:	dc4a      	bgt.n	80106e4 <arm_rfft_fast_init_f32+0xbc>
 801064e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010652:	d023      	beq.n	801069c <arm_rfft_fast_init_f32+0x74>
 8010654:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010658:	dc44      	bgt.n	80106e4 <arm_rfft_fast_init_f32+0xbc>
 801065a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801065e:	d023      	beq.n	80106a8 <arm_rfft_fast_init_f32+0x80>
 8010660:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010664:	dc3e      	bgt.n	80106e4 <arm_rfft_fast_init_f32+0xbc>
 8010666:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801066a:	d023      	beq.n	80106b4 <arm_rfft_fast_init_f32+0x8c>
 801066c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010670:	dc38      	bgt.n	80106e4 <arm_rfft_fast_init_f32+0xbc>
 8010672:	2b80      	cmp	r3, #128	@ 0x80
 8010674:	d024      	beq.n	80106c0 <arm_rfft_fast_init_f32+0x98>
 8010676:	2b80      	cmp	r3, #128	@ 0x80
 8010678:	dc34      	bgt.n	80106e4 <arm_rfft_fast_init_f32+0xbc>
 801067a:	2b20      	cmp	r3, #32
 801067c:	d02c      	beq.n	80106d8 <arm_rfft_fast_init_f32+0xb0>
 801067e:	2b40      	cmp	r3, #64	@ 0x40
 8010680:	d024      	beq.n	80106cc <arm_rfft_fast_init_f32+0xa4>
 8010682:	e02f      	b.n	80106e4 <arm_rfft_fast_init_f32+0xbc>
  {
  case 4096U:
    status = arm_rfft_fast_init_4096_f32(S);
 8010684:	6878      	ldr	r0, [r7, #4]
 8010686:	f7ff ffa9 	bl	80105dc <arm_rfft_fast_init_4096_f32>
 801068a:	4603      	mov	r3, r0
 801068c:	73fb      	strb	r3, [r7, #15]
    break;
 801068e:	e02c      	b.n	80106ea <arm_rfft_fast_init_f32+0xc2>
  case 2048U:
    status = arm_rfft_fast_init_2048_f32(S);
 8010690:	6878      	ldr	r0, [r7, #4]
 8010692:	f7ff ff7d 	bl	8010590 <arm_rfft_fast_init_2048_f32>
 8010696:	4603      	mov	r3, r0
 8010698:	73fb      	strb	r3, [r7, #15]
    break;
 801069a:	e026      	b.n	80106ea <arm_rfft_fast_init_f32+0xc2>
  case 1024U:
    status = arm_rfft_fast_init_1024_f32(S);
 801069c:	6878      	ldr	r0, [r7, #4]
 801069e:	f7ff ff51 	bl	8010544 <arm_rfft_fast_init_1024_f32>
 80106a2:	4603      	mov	r3, r0
 80106a4:	73fb      	strb	r3, [r7, #15]
    break;
 80106a6:	e020      	b.n	80106ea <arm_rfft_fast_init_f32+0xc2>
  case 512U:
    status = arm_rfft_fast_init_512_f32(S);
 80106a8:	6878      	ldr	r0, [r7, #4]
 80106aa:	f7ff ff25 	bl	80104f8 <arm_rfft_fast_init_512_f32>
 80106ae:	4603      	mov	r3, r0
 80106b0:	73fb      	strb	r3, [r7, #15]
    break;
 80106b2:	e01a      	b.n	80106ea <arm_rfft_fast_init_f32+0xc2>
  case 256U:
    status = arm_rfft_fast_init_256_f32(S);
 80106b4:	6878      	ldr	r0, [r7, #4]
 80106b6:	f7ff fef9 	bl	80104ac <arm_rfft_fast_init_256_f32>
 80106ba:	4603      	mov	r3, r0
 80106bc:	73fb      	strb	r3, [r7, #15]
    break;
 80106be:	e014      	b.n	80106ea <arm_rfft_fast_init_f32+0xc2>
  case 128U:
    status = arm_rfft_fast_init_128_f32(S);
 80106c0:	6878      	ldr	r0, [r7, #4]
 80106c2:	f7ff fecf 	bl	8010464 <arm_rfft_fast_init_128_f32>
 80106c6:	4603      	mov	r3, r0
 80106c8:	73fb      	strb	r3, [r7, #15]
    break;
 80106ca:	e00e      	b.n	80106ea <arm_rfft_fast_init_f32+0xc2>
  case 64U:
    status = arm_rfft_fast_init_64_f32(S);
 80106cc:	6878      	ldr	r0, [r7, #4]
 80106ce:	f7ff fea5 	bl	801041c <arm_rfft_fast_init_64_f32>
 80106d2:	4603      	mov	r3, r0
 80106d4:	73fb      	strb	r3, [r7, #15]
    break;
 80106d6:	e008      	b.n	80106ea <arm_rfft_fast_init_f32+0xc2>
  case 32U:
    status = arm_rfft_fast_init_32_f32(S);
 80106d8:	6878      	ldr	r0, [r7, #4]
 80106da:	f7ff fe7b 	bl	80103d4 <arm_rfft_fast_init_32_f32>
 80106de:	4603      	mov	r3, r0
 80106e0:	73fb      	strb	r3, [r7, #15]
    break;
 80106e2:	e002      	b.n	80106ea <arm_rfft_fast_init_f32+0xc2>
  default:
    return(ARM_MATH_ARGUMENT_ERROR);
 80106e4:	f04f 33ff 	mov.w	r3, #4294967295
 80106e8:	e001      	b.n	80106ee <arm_rfft_fast_init_f32+0xc6>
    break;
  }

  return(status);
 80106ea:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 80106ee:	4618      	mov	r0, r3
 80106f0:	3710      	adds	r7, #16
 80106f2:	46bd      	mov	sp, r7
 80106f4:	bd80      	pop	{r7, pc}

080106f6 <__cvt>:
 80106f6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80106f8:	ed2d 8b02 	vpush	{d8}
 80106fc:	eeb0 8b40 	vmov.f64	d8, d0
 8010700:	b085      	sub	sp, #20
 8010702:	4617      	mov	r7, r2
 8010704:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8010706:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010708:	ee18 2a90 	vmov	r2, s17
 801070c:	f025 0520 	bic.w	r5, r5, #32
 8010710:	2a00      	cmp	r2, #0
 8010712:	bfb6      	itet	lt
 8010714:	222d      	movlt	r2, #45	@ 0x2d
 8010716:	2200      	movge	r2, #0
 8010718:	eeb1 8b40 	vneglt.f64	d8, d0
 801071c:	2d46      	cmp	r5, #70	@ 0x46
 801071e:	460c      	mov	r4, r1
 8010720:	701a      	strb	r2, [r3, #0]
 8010722:	d004      	beq.n	801072e <__cvt+0x38>
 8010724:	2d45      	cmp	r5, #69	@ 0x45
 8010726:	d100      	bne.n	801072a <__cvt+0x34>
 8010728:	3401      	adds	r4, #1
 801072a:	2102      	movs	r1, #2
 801072c:	e000      	b.n	8010730 <__cvt+0x3a>
 801072e:	2103      	movs	r1, #3
 8010730:	ab03      	add	r3, sp, #12
 8010732:	9301      	str	r3, [sp, #4]
 8010734:	ab02      	add	r3, sp, #8
 8010736:	9300      	str	r3, [sp, #0]
 8010738:	4622      	mov	r2, r4
 801073a:	4633      	mov	r3, r6
 801073c:	eeb0 0b48 	vmov.f64	d0, d8
 8010740:	f000 fe62 	bl	8011408 <_dtoa_r>
 8010744:	2d47      	cmp	r5, #71	@ 0x47
 8010746:	d114      	bne.n	8010772 <__cvt+0x7c>
 8010748:	07fb      	lsls	r3, r7, #31
 801074a:	d50a      	bpl.n	8010762 <__cvt+0x6c>
 801074c:	1902      	adds	r2, r0, r4
 801074e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010756:	bf08      	it	eq
 8010758:	9203      	streq	r2, [sp, #12]
 801075a:	2130      	movs	r1, #48	@ 0x30
 801075c:	9b03      	ldr	r3, [sp, #12]
 801075e:	4293      	cmp	r3, r2
 8010760:	d319      	bcc.n	8010796 <__cvt+0xa0>
 8010762:	9b03      	ldr	r3, [sp, #12]
 8010764:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010766:	1a1b      	subs	r3, r3, r0
 8010768:	6013      	str	r3, [r2, #0]
 801076a:	b005      	add	sp, #20
 801076c:	ecbd 8b02 	vpop	{d8}
 8010770:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010772:	2d46      	cmp	r5, #70	@ 0x46
 8010774:	eb00 0204 	add.w	r2, r0, r4
 8010778:	d1e9      	bne.n	801074e <__cvt+0x58>
 801077a:	7803      	ldrb	r3, [r0, #0]
 801077c:	2b30      	cmp	r3, #48	@ 0x30
 801077e:	d107      	bne.n	8010790 <__cvt+0x9a>
 8010780:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010788:	bf1c      	itt	ne
 801078a:	f1c4 0401 	rsbne	r4, r4, #1
 801078e:	6034      	strne	r4, [r6, #0]
 8010790:	6833      	ldr	r3, [r6, #0]
 8010792:	441a      	add	r2, r3
 8010794:	e7db      	b.n	801074e <__cvt+0x58>
 8010796:	1c5c      	adds	r4, r3, #1
 8010798:	9403      	str	r4, [sp, #12]
 801079a:	7019      	strb	r1, [r3, #0]
 801079c:	e7de      	b.n	801075c <__cvt+0x66>

0801079e <__exponent>:
 801079e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80107a0:	2900      	cmp	r1, #0
 80107a2:	bfba      	itte	lt
 80107a4:	4249      	neglt	r1, r1
 80107a6:	232d      	movlt	r3, #45	@ 0x2d
 80107a8:	232b      	movge	r3, #43	@ 0x2b
 80107aa:	2909      	cmp	r1, #9
 80107ac:	7002      	strb	r2, [r0, #0]
 80107ae:	7043      	strb	r3, [r0, #1]
 80107b0:	dd29      	ble.n	8010806 <__exponent+0x68>
 80107b2:	f10d 0307 	add.w	r3, sp, #7
 80107b6:	461d      	mov	r5, r3
 80107b8:	270a      	movs	r7, #10
 80107ba:	461a      	mov	r2, r3
 80107bc:	fbb1 f6f7 	udiv	r6, r1, r7
 80107c0:	fb07 1416 	mls	r4, r7, r6, r1
 80107c4:	3430      	adds	r4, #48	@ 0x30
 80107c6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80107ca:	460c      	mov	r4, r1
 80107cc:	2c63      	cmp	r4, #99	@ 0x63
 80107ce:	f103 33ff 	add.w	r3, r3, #4294967295
 80107d2:	4631      	mov	r1, r6
 80107d4:	dcf1      	bgt.n	80107ba <__exponent+0x1c>
 80107d6:	3130      	adds	r1, #48	@ 0x30
 80107d8:	1e94      	subs	r4, r2, #2
 80107da:	f803 1c01 	strb.w	r1, [r3, #-1]
 80107de:	1c41      	adds	r1, r0, #1
 80107e0:	4623      	mov	r3, r4
 80107e2:	42ab      	cmp	r3, r5
 80107e4:	d30a      	bcc.n	80107fc <__exponent+0x5e>
 80107e6:	f10d 0309 	add.w	r3, sp, #9
 80107ea:	1a9b      	subs	r3, r3, r2
 80107ec:	42ac      	cmp	r4, r5
 80107ee:	bf88      	it	hi
 80107f0:	2300      	movhi	r3, #0
 80107f2:	3302      	adds	r3, #2
 80107f4:	4403      	add	r3, r0
 80107f6:	1a18      	subs	r0, r3, r0
 80107f8:	b003      	add	sp, #12
 80107fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80107fc:	f813 6b01 	ldrb.w	r6, [r3], #1
 8010800:	f801 6f01 	strb.w	r6, [r1, #1]!
 8010804:	e7ed      	b.n	80107e2 <__exponent+0x44>
 8010806:	2330      	movs	r3, #48	@ 0x30
 8010808:	3130      	adds	r1, #48	@ 0x30
 801080a:	7083      	strb	r3, [r0, #2]
 801080c:	70c1      	strb	r1, [r0, #3]
 801080e:	1d03      	adds	r3, r0, #4
 8010810:	e7f1      	b.n	80107f6 <__exponent+0x58>
 8010812:	0000      	movs	r0, r0
 8010814:	0000      	movs	r0, r0
	...

08010818 <_printf_float>:
 8010818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801081c:	b08d      	sub	sp, #52	@ 0x34
 801081e:	460c      	mov	r4, r1
 8010820:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8010824:	4616      	mov	r6, r2
 8010826:	461f      	mov	r7, r3
 8010828:	4605      	mov	r5, r0
 801082a:	f000 fcdf 	bl	80111ec <_localeconv_r>
 801082e:	f8d0 b000 	ldr.w	fp, [r0]
 8010832:	4658      	mov	r0, fp
 8010834:	f7ef fda4 	bl	8000380 <strlen>
 8010838:	2300      	movs	r3, #0
 801083a:	930a      	str	r3, [sp, #40]	@ 0x28
 801083c:	f8d8 3000 	ldr.w	r3, [r8]
 8010840:	f894 9018 	ldrb.w	r9, [r4, #24]
 8010844:	6822      	ldr	r2, [r4, #0]
 8010846:	9005      	str	r0, [sp, #20]
 8010848:	3307      	adds	r3, #7
 801084a:	f023 0307 	bic.w	r3, r3, #7
 801084e:	f103 0108 	add.w	r1, r3, #8
 8010852:	f8c8 1000 	str.w	r1, [r8]
 8010856:	ed93 0b00 	vldr	d0, [r3]
 801085a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8010ab8 <_printf_float+0x2a0>
 801085e:	eeb0 7bc0 	vabs.f64	d7, d0
 8010862:	eeb4 7b46 	vcmp.f64	d7, d6
 8010866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801086a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 801086e:	dd24      	ble.n	80108ba <_printf_float+0xa2>
 8010870:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8010874:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010878:	d502      	bpl.n	8010880 <_printf_float+0x68>
 801087a:	232d      	movs	r3, #45	@ 0x2d
 801087c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010880:	498f      	ldr	r1, [pc, #572]	@ (8010ac0 <_printf_float+0x2a8>)
 8010882:	4b90      	ldr	r3, [pc, #576]	@ (8010ac4 <_printf_float+0x2ac>)
 8010884:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8010888:	bf8c      	ite	hi
 801088a:	4688      	movhi	r8, r1
 801088c:	4698      	movls	r8, r3
 801088e:	f022 0204 	bic.w	r2, r2, #4
 8010892:	2303      	movs	r3, #3
 8010894:	6123      	str	r3, [r4, #16]
 8010896:	6022      	str	r2, [r4, #0]
 8010898:	f04f 0a00 	mov.w	sl, #0
 801089c:	9700      	str	r7, [sp, #0]
 801089e:	4633      	mov	r3, r6
 80108a0:	aa0b      	add	r2, sp, #44	@ 0x2c
 80108a2:	4621      	mov	r1, r4
 80108a4:	4628      	mov	r0, r5
 80108a6:	f000 f9d1 	bl	8010c4c <_printf_common>
 80108aa:	3001      	adds	r0, #1
 80108ac:	f040 8089 	bne.w	80109c2 <_printf_float+0x1aa>
 80108b0:	f04f 30ff 	mov.w	r0, #4294967295
 80108b4:	b00d      	add	sp, #52	@ 0x34
 80108b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108ba:	eeb4 0b40 	vcmp.f64	d0, d0
 80108be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108c2:	d709      	bvc.n	80108d8 <_printf_float+0xc0>
 80108c4:	ee10 3a90 	vmov	r3, s1
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	bfbc      	itt	lt
 80108cc:	232d      	movlt	r3, #45	@ 0x2d
 80108ce:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80108d2:	497d      	ldr	r1, [pc, #500]	@ (8010ac8 <_printf_float+0x2b0>)
 80108d4:	4b7d      	ldr	r3, [pc, #500]	@ (8010acc <_printf_float+0x2b4>)
 80108d6:	e7d5      	b.n	8010884 <_printf_float+0x6c>
 80108d8:	6863      	ldr	r3, [r4, #4]
 80108da:	1c59      	adds	r1, r3, #1
 80108dc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 80108e0:	d139      	bne.n	8010956 <_printf_float+0x13e>
 80108e2:	2306      	movs	r3, #6
 80108e4:	6063      	str	r3, [r4, #4]
 80108e6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80108ea:	2300      	movs	r3, #0
 80108ec:	6022      	str	r2, [r4, #0]
 80108ee:	9303      	str	r3, [sp, #12]
 80108f0:	ab0a      	add	r3, sp, #40	@ 0x28
 80108f2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80108f6:	ab09      	add	r3, sp, #36	@ 0x24
 80108f8:	9300      	str	r3, [sp, #0]
 80108fa:	6861      	ldr	r1, [r4, #4]
 80108fc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8010900:	4628      	mov	r0, r5
 8010902:	f7ff fef8 	bl	80106f6 <__cvt>
 8010906:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801090a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801090c:	4680      	mov	r8, r0
 801090e:	d129      	bne.n	8010964 <_printf_float+0x14c>
 8010910:	1cc8      	adds	r0, r1, #3
 8010912:	db02      	blt.n	801091a <_printf_float+0x102>
 8010914:	6863      	ldr	r3, [r4, #4]
 8010916:	4299      	cmp	r1, r3
 8010918:	dd41      	ble.n	801099e <_printf_float+0x186>
 801091a:	f1a9 0902 	sub.w	r9, r9, #2
 801091e:	fa5f f989 	uxtb.w	r9, r9
 8010922:	3901      	subs	r1, #1
 8010924:	464a      	mov	r2, r9
 8010926:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801092a:	9109      	str	r1, [sp, #36]	@ 0x24
 801092c:	f7ff ff37 	bl	801079e <__exponent>
 8010930:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010932:	1813      	adds	r3, r2, r0
 8010934:	2a01      	cmp	r2, #1
 8010936:	4682      	mov	sl, r0
 8010938:	6123      	str	r3, [r4, #16]
 801093a:	dc02      	bgt.n	8010942 <_printf_float+0x12a>
 801093c:	6822      	ldr	r2, [r4, #0]
 801093e:	07d2      	lsls	r2, r2, #31
 8010940:	d501      	bpl.n	8010946 <_printf_float+0x12e>
 8010942:	3301      	adds	r3, #1
 8010944:	6123      	str	r3, [r4, #16]
 8010946:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801094a:	2b00      	cmp	r3, #0
 801094c:	d0a6      	beq.n	801089c <_printf_float+0x84>
 801094e:	232d      	movs	r3, #45	@ 0x2d
 8010950:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010954:	e7a2      	b.n	801089c <_printf_float+0x84>
 8010956:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801095a:	d1c4      	bne.n	80108e6 <_printf_float+0xce>
 801095c:	2b00      	cmp	r3, #0
 801095e:	d1c2      	bne.n	80108e6 <_printf_float+0xce>
 8010960:	2301      	movs	r3, #1
 8010962:	e7bf      	b.n	80108e4 <_printf_float+0xcc>
 8010964:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8010968:	d9db      	bls.n	8010922 <_printf_float+0x10a>
 801096a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801096e:	d118      	bne.n	80109a2 <_printf_float+0x18a>
 8010970:	2900      	cmp	r1, #0
 8010972:	6863      	ldr	r3, [r4, #4]
 8010974:	dd0b      	ble.n	801098e <_printf_float+0x176>
 8010976:	6121      	str	r1, [r4, #16]
 8010978:	b913      	cbnz	r3, 8010980 <_printf_float+0x168>
 801097a:	6822      	ldr	r2, [r4, #0]
 801097c:	07d0      	lsls	r0, r2, #31
 801097e:	d502      	bpl.n	8010986 <_printf_float+0x16e>
 8010980:	3301      	adds	r3, #1
 8010982:	440b      	add	r3, r1
 8010984:	6123      	str	r3, [r4, #16]
 8010986:	65a1      	str	r1, [r4, #88]	@ 0x58
 8010988:	f04f 0a00 	mov.w	sl, #0
 801098c:	e7db      	b.n	8010946 <_printf_float+0x12e>
 801098e:	b913      	cbnz	r3, 8010996 <_printf_float+0x17e>
 8010990:	6822      	ldr	r2, [r4, #0]
 8010992:	07d2      	lsls	r2, r2, #31
 8010994:	d501      	bpl.n	801099a <_printf_float+0x182>
 8010996:	3302      	adds	r3, #2
 8010998:	e7f4      	b.n	8010984 <_printf_float+0x16c>
 801099a:	2301      	movs	r3, #1
 801099c:	e7f2      	b.n	8010984 <_printf_float+0x16c>
 801099e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 80109a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80109a4:	4299      	cmp	r1, r3
 80109a6:	db05      	blt.n	80109b4 <_printf_float+0x19c>
 80109a8:	6823      	ldr	r3, [r4, #0]
 80109aa:	6121      	str	r1, [r4, #16]
 80109ac:	07d8      	lsls	r0, r3, #31
 80109ae:	d5ea      	bpl.n	8010986 <_printf_float+0x16e>
 80109b0:	1c4b      	adds	r3, r1, #1
 80109b2:	e7e7      	b.n	8010984 <_printf_float+0x16c>
 80109b4:	2900      	cmp	r1, #0
 80109b6:	bfd4      	ite	le
 80109b8:	f1c1 0202 	rsble	r2, r1, #2
 80109bc:	2201      	movgt	r2, #1
 80109be:	4413      	add	r3, r2
 80109c0:	e7e0      	b.n	8010984 <_printf_float+0x16c>
 80109c2:	6823      	ldr	r3, [r4, #0]
 80109c4:	055a      	lsls	r2, r3, #21
 80109c6:	d407      	bmi.n	80109d8 <_printf_float+0x1c0>
 80109c8:	6923      	ldr	r3, [r4, #16]
 80109ca:	4642      	mov	r2, r8
 80109cc:	4631      	mov	r1, r6
 80109ce:	4628      	mov	r0, r5
 80109d0:	47b8      	blx	r7
 80109d2:	3001      	adds	r0, #1
 80109d4:	d12a      	bne.n	8010a2c <_printf_float+0x214>
 80109d6:	e76b      	b.n	80108b0 <_printf_float+0x98>
 80109d8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80109dc:	f240 80e0 	bls.w	8010ba0 <_printf_float+0x388>
 80109e0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80109e4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80109e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109ec:	d133      	bne.n	8010a56 <_printf_float+0x23e>
 80109ee:	4a38      	ldr	r2, [pc, #224]	@ (8010ad0 <_printf_float+0x2b8>)
 80109f0:	2301      	movs	r3, #1
 80109f2:	4631      	mov	r1, r6
 80109f4:	4628      	mov	r0, r5
 80109f6:	47b8      	blx	r7
 80109f8:	3001      	adds	r0, #1
 80109fa:	f43f af59 	beq.w	80108b0 <_printf_float+0x98>
 80109fe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8010a02:	4543      	cmp	r3, r8
 8010a04:	db02      	blt.n	8010a0c <_printf_float+0x1f4>
 8010a06:	6823      	ldr	r3, [r4, #0]
 8010a08:	07d8      	lsls	r0, r3, #31
 8010a0a:	d50f      	bpl.n	8010a2c <_printf_float+0x214>
 8010a0c:	9b05      	ldr	r3, [sp, #20]
 8010a0e:	465a      	mov	r2, fp
 8010a10:	4631      	mov	r1, r6
 8010a12:	4628      	mov	r0, r5
 8010a14:	47b8      	blx	r7
 8010a16:	3001      	adds	r0, #1
 8010a18:	f43f af4a 	beq.w	80108b0 <_printf_float+0x98>
 8010a1c:	f04f 0900 	mov.w	r9, #0
 8010a20:	f108 38ff 	add.w	r8, r8, #4294967295
 8010a24:	f104 0a1a 	add.w	sl, r4, #26
 8010a28:	45c8      	cmp	r8, r9
 8010a2a:	dc09      	bgt.n	8010a40 <_printf_float+0x228>
 8010a2c:	6823      	ldr	r3, [r4, #0]
 8010a2e:	079b      	lsls	r3, r3, #30
 8010a30:	f100 8107 	bmi.w	8010c42 <_printf_float+0x42a>
 8010a34:	68e0      	ldr	r0, [r4, #12]
 8010a36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010a38:	4298      	cmp	r0, r3
 8010a3a:	bfb8      	it	lt
 8010a3c:	4618      	movlt	r0, r3
 8010a3e:	e739      	b.n	80108b4 <_printf_float+0x9c>
 8010a40:	2301      	movs	r3, #1
 8010a42:	4652      	mov	r2, sl
 8010a44:	4631      	mov	r1, r6
 8010a46:	4628      	mov	r0, r5
 8010a48:	47b8      	blx	r7
 8010a4a:	3001      	adds	r0, #1
 8010a4c:	f43f af30 	beq.w	80108b0 <_printf_float+0x98>
 8010a50:	f109 0901 	add.w	r9, r9, #1
 8010a54:	e7e8      	b.n	8010a28 <_printf_float+0x210>
 8010a56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	dc3b      	bgt.n	8010ad4 <_printf_float+0x2bc>
 8010a5c:	4a1c      	ldr	r2, [pc, #112]	@ (8010ad0 <_printf_float+0x2b8>)
 8010a5e:	2301      	movs	r3, #1
 8010a60:	4631      	mov	r1, r6
 8010a62:	4628      	mov	r0, r5
 8010a64:	47b8      	blx	r7
 8010a66:	3001      	adds	r0, #1
 8010a68:	f43f af22 	beq.w	80108b0 <_printf_float+0x98>
 8010a6c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8010a70:	ea59 0303 	orrs.w	r3, r9, r3
 8010a74:	d102      	bne.n	8010a7c <_printf_float+0x264>
 8010a76:	6823      	ldr	r3, [r4, #0]
 8010a78:	07d9      	lsls	r1, r3, #31
 8010a7a:	d5d7      	bpl.n	8010a2c <_printf_float+0x214>
 8010a7c:	9b05      	ldr	r3, [sp, #20]
 8010a7e:	465a      	mov	r2, fp
 8010a80:	4631      	mov	r1, r6
 8010a82:	4628      	mov	r0, r5
 8010a84:	47b8      	blx	r7
 8010a86:	3001      	adds	r0, #1
 8010a88:	f43f af12 	beq.w	80108b0 <_printf_float+0x98>
 8010a8c:	f04f 0a00 	mov.w	sl, #0
 8010a90:	f104 0b1a 	add.w	fp, r4, #26
 8010a94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a96:	425b      	negs	r3, r3
 8010a98:	4553      	cmp	r3, sl
 8010a9a:	dc01      	bgt.n	8010aa0 <_printf_float+0x288>
 8010a9c:	464b      	mov	r3, r9
 8010a9e:	e794      	b.n	80109ca <_printf_float+0x1b2>
 8010aa0:	2301      	movs	r3, #1
 8010aa2:	465a      	mov	r2, fp
 8010aa4:	4631      	mov	r1, r6
 8010aa6:	4628      	mov	r0, r5
 8010aa8:	47b8      	blx	r7
 8010aaa:	3001      	adds	r0, #1
 8010aac:	f43f af00 	beq.w	80108b0 <_printf_float+0x98>
 8010ab0:	f10a 0a01 	add.w	sl, sl, #1
 8010ab4:	e7ee      	b.n	8010a94 <_printf_float+0x27c>
 8010ab6:	bf00      	nop
 8010ab8:	ffffffff 	.word	0xffffffff
 8010abc:	7fefffff 	.word	0x7fefffff
 8010ac0:	08027cec 	.word	0x08027cec
 8010ac4:	08027ce8 	.word	0x08027ce8
 8010ac8:	08027cf4 	.word	0x08027cf4
 8010acc:	08027cf0 	.word	0x08027cf0
 8010ad0:	08027cf8 	.word	0x08027cf8
 8010ad4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010ad6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010ada:	4553      	cmp	r3, sl
 8010adc:	bfa8      	it	ge
 8010ade:	4653      	movge	r3, sl
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	4699      	mov	r9, r3
 8010ae4:	dc37      	bgt.n	8010b56 <_printf_float+0x33e>
 8010ae6:	2300      	movs	r3, #0
 8010ae8:	9307      	str	r3, [sp, #28]
 8010aea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010aee:	f104 021a 	add.w	r2, r4, #26
 8010af2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010af4:	9907      	ldr	r1, [sp, #28]
 8010af6:	9306      	str	r3, [sp, #24]
 8010af8:	eba3 0309 	sub.w	r3, r3, r9
 8010afc:	428b      	cmp	r3, r1
 8010afe:	dc31      	bgt.n	8010b64 <_printf_float+0x34c>
 8010b00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b02:	459a      	cmp	sl, r3
 8010b04:	dc3b      	bgt.n	8010b7e <_printf_float+0x366>
 8010b06:	6823      	ldr	r3, [r4, #0]
 8010b08:	07da      	lsls	r2, r3, #31
 8010b0a:	d438      	bmi.n	8010b7e <_printf_float+0x366>
 8010b0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b0e:	ebaa 0903 	sub.w	r9, sl, r3
 8010b12:	9b06      	ldr	r3, [sp, #24]
 8010b14:	ebaa 0303 	sub.w	r3, sl, r3
 8010b18:	4599      	cmp	r9, r3
 8010b1a:	bfa8      	it	ge
 8010b1c:	4699      	movge	r9, r3
 8010b1e:	f1b9 0f00 	cmp.w	r9, #0
 8010b22:	dc34      	bgt.n	8010b8e <_printf_float+0x376>
 8010b24:	f04f 0800 	mov.w	r8, #0
 8010b28:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010b2c:	f104 0b1a 	add.w	fp, r4, #26
 8010b30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b32:	ebaa 0303 	sub.w	r3, sl, r3
 8010b36:	eba3 0309 	sub.w	r3, r3, r9
 8010b3a:	4543      	cmp	r3, r8
 8010b3c:	f77f af76 	ble.w	8010a2c <_printf_float+0x214>
 8010b40:	2301      	movs	r3, #1
 8010b42:	465a      	mov	r2, fp
 8010b44:	4631      	mov	r1, r6
 8010b46:	4628      	mov	r0, r5
 8010b48:	47b8      	blx	r7
 8010b4a:	3001      	adds	r0, #1
 8010b4c:	f43f aeb0 	beq.w	80108b0 <_printf_float+0x98>
 8010b50:	f108 0801 	add.w	r8, r8, #1
 8010b54:	e7ec      	b.n	8010b30 <_printf_float+0x318>
 8010b56:	4642      	mov	r2, r8
 8010b58:	4631      	mov	r1, r6
 8010b5a:	4628      	mov	r0, r5
 8010b5c:	47b8      	blx	r7
 8010b5e:	3001      	adds	r0, #1
 8010b60:	d1c1      	bne.n	8010ae6 <_printf_float+0x2ce>
 8010b62:	e6a5      	b.n	80108b0 <_printf_float+0x98>
 8010b64:	2301      	movs	r3, #1
 8010b66:	4631      	mov	r1, r6
 8010b68:	4628      	mov	r0, r5
 8010b6a:	9206      	str	r2, [sp, #24]
 8010b6c:	47b8      	blx	r7
 8010b6e:	3001      	adds	r0, #1
 8010b70:	f43f ae9e 	beq.w	80108b0 <_printf_float+0x98>
 8010b74:	9b07      	ldr	r3, [sp, #28]
 8010b76:	9a06      	ldr	r2, [sp, #24]
 8010b78:	3301      	adds	r3, #1
 8010b7a:	9307      	str	r3, [sp, #28]
 8010b7c:	e7b9      	b.n	8010af2 <_printf_float+0x2da>
 8010b7e:	9b05      	ldr	r3, [sp, #20]
 8010b80:	465a      	mov	r2, fp
 8010b82:	4631      	mov	r1, r6
 8010b84:	4628      	mov	r0, r5
 8010b86:	47b8      	blx	r7
 8010b88:	3001      	adds	r0, #1
 8010b8a:	d1bf      	bne.n	8010b0c <_printf_float+0x2f4>
 8010b8c:	e690      	b.n	80108b0 <_printf_float+0x98>
 8010b8e:	9a06      	ldr	r2, [sp, #24]
 8010b90:	464b      	mov	r3, r9
 8010b92:	4442      	add	r2, r8
 8010b94:	4631      	mov	r1, r6
 8010b96:	4628      	mov	r0, r5
 8010b98:	47b8      	blx	r7
 8010b9a:	3001      	adds	r0, #1
 8010b9c:	d1c2      	bne.n	8010b24 <_printf_float+0x30c>
 8010b9e:	e687      	b.n	80108b0 <_printf_float+0x98>
 8010ba0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8010ba4:	f1b9 0f01 	cmp.w	r9, #1
 8010ba8:	dc01      	bgt.n	8010bae <_printf_float+0x396>
 8010baa:	07db      	lsls	r3, r3, #31
 8010bac:	d536      	bpl.n	8010c1c <_printf_float+0x404>
 8010bae:	2301      	movs	r3, #1
 8010bb0:	4642      	mov	r2, r8
 8010bb2:	4631      	mov	r1, r6
 8010bb4:	4628      	mov	r0, r5
 8010bb6:	47b8      	blx	r7
 8010bb8:	3001      	adds	r0, #1
 8010bba:	f43f ae79 	beq.w	80108b0 <_printf_float+0x98>
 8010bbe:	9b05      	ldr	r3, [sp, #20]
 8010bc0:	465a      	mov	r2, fp
 8010bc2:	4631      	mov	r1, r6
 8010bc4:	4628      	mov	r0, r5
 8010bc6:	47b8      	blx	r7
 8010bc8:	3001      	adds	r0, #1
 8010bca:	f43f ae71 	beq.w	80108b0 <_printf_float+0x98>
 8010bce:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8010bd2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010bd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bda:	f109 39ff 	add.w	r9, r9, #4294967295
 8010bde:	d018      	beq.n	8010c12 <_printf_float+0x3fa>
 8010be0:	464b      	mov	r3, r9
 8010be2:	f108 0201 	add.w	r2, r8, #1
 8010be6:	4631      	mov	r1, r6
 8010be8:	4628      	mov	r0, r5
 8010bea:	47b8      	blx	r7
 8010bec:	3001      	adds	r0, #1
 8010bee:	d10c      	bne.n	8010c0a <_printf_float+0x3f2>
 8010bf0:	e65e      	b.n	80108b0 <_printf_float+0x98>
 8010bf2:	2301      	movs	r3, #1
 8010bf4:	465a      	mov	r2, fp
 8010bf6:	4631      	mov	r1, r6
 8010bf8:	4628      	mov	r0, r5
 8010bfa:	47b8      	blx	r7
 8010bfc:	3001      	adds	r0, #1
 8010bfe:	f43f ae57 	beq.w	80108b0 <_printf_float+0x98>
 8010c02:	f108 0801 	add.w	r8, r8, #1
 8010c06:	45c8      	cmp	r8, r9
 8010c08:	dbf3      	blt.n	8010bf2 <_printf_float+0x3da>
 8010c0a:	4653      	mov	r3, sl
 8010c0c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8010c10:	e6dc      	b.n	80109cc <_printf_float+0x1b4>
 8010c12:	f04f 0800 	mov.w	r8, #0
 8010c16:	f104 0b1a 	add.w	fp, r4, #26
 8010c1a:	e7f4      	b.n	8010c06 <_printf_float+0x3ee>
 8010c1c:	2301      	movs	r3, #1
 8010c1e:	4642      	mov	r2, r8
 8010c20:	e7e1      	b.n	8010be6 <_printf_float+0x3ce>
 8010c22:	2301      	movs	r3, #1
 8010c24:	464a      	mov	r2, r9
 8010c26:	4631      	mov	r1, r6
 8010c28:	4628      	mov	r0, r5
 8010c2a:	47b8      	blx	r7
 8010c2c:	3001      	adds	r0, #1
 8010c2e:	f43f ae3f 	beq.w	80108b0 <_printf_float+0x98>
 8010c32:	f108 0801 	add.w	r8, r8, #1
 8010c36:	68e3      	ldr	r3, [r4, #12]
 8010c38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010c3a:	1a5b      	subs	r3, r3, r1
 8010c3c:	4543      	cmp	r3, r8
 8010c3e:	dcf0      	bgt.n	8010c22 <_printf_float+0x40a>
 8010c40:	e6f8      	b.n	8010a34 <_printf_float+0x21c>
 8010c42:	f04f 0800 	mov.w	r8, #0
 8010c46:	f104 0919 	add.w	r9, r4, #25
 8010c4a:	e7f4      	b.n	8010c36 <_printf_float+0x41e>

08010c4c <_printf_common>:
 8010c4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010c50:	4616      	mov	r6, r2
 8010c52:	4698      	mov	r8, r3
 8010c54:	688a      	ldr	r2, [r1, #8]
 8010c56:	690b      	ldr	r3, [r1, #16]
 8010c58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010c5c:	4293      	cmp	r3, r2
 8010c5e:	bfb8      	it	lt
 8010c60:	4613      	movlt	r3, r2
 8010c62:	6033      	str	r3, [r6, #0]
 8010c64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010c68:	4607      	mov	r7, r0
 8010c6a:	460c      	mov	r4, r1
 8010c6c:	b10a      	cbz	r2, 8010c72 <_printf_common+0x26>
 8010c6e:	3301      	adds	r3, #1
 8010c70:	6033      	str	r3, [r6, #0]
 8010c72:	6823      	ldr	r3, [r4, #0]
 8010c74:	0699      	lsls	r1, r3, #26
 8010c76:	bf42      	ittt	mi
 8010c78:	6833      	ldrmi	r3, [r6, #0]
 8010c7a:	3302      	addmi	r3, #2
 8010c7c:	6033      	strmi	r3, [r6, #0]
 8010c7e:	6825      	ldr	r5, [r4, #0]
 8010c80:	f015 0506 	ands.w	r5, r5, #6
 8010c84:	d106      	bne.n	8010c94 <_printf_common+0x48>
 8010c86:	f104 0a19 	add.w	sl, r4, #25
 8010c8a:	68e3      	ldr	r3, [r4, #12]
 8010c8c:	6832      	ldr	r2, [r6, #0]
 8010c8e:	1a9b      	subs	r3, r3, r2
 8010c90:	42ab      	cmp	r3, r5
 8010c92:	dc26      	bgt.n	8010ce2 <_printf_common+0x96>
 8010c94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010c98:	6822      	ldr	r2, [r4, #0]
 8010c9a:	3b00      	subs	r3, #0
 8010c9c:	bf18      	it	ne
 8010c9e:	2301      	movne	r3, #1
 8010ca0:	0692      	lsls	r2, r2, #26
 8010ca2:	d42b      	bmi.n	8010cfc <_printf_common+0xb0>
 8010ca4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010ca8:	4641      	mov	r1, r8
 8010caa:	4638      	mov	r0, r7
 8010cac:	47c8      	blx	r9
 8010cae:	3001      	adds	r0, #1
 8010cb0:	d01e      	beq.n	8010cf0 <_printf_common+0xa4>
 8010cb2:	6823      	ldr	r3, [r4, #0]
 8010cb4:	6922      	ldr	r2, [r4, #16]
 8010cb6:	f003 0306 	and.w	r3, r3, #6
 8010cba:	2b04      	cmp	r3, #4
 8010cbc:	bf02      	ittt	eq
 8010cbe:	68e5      	ldreq	r5, [r4, #12]
 8010cc0:	6833      	ldreq	r3, [r6, #0]
 8010cc2:	1aed      	subeq	r5, r5, r3
 8010cc4:	68a3      	ldr	r3, [r4, #8]
 8010cc6:	bf0c      	ite	eq
 8010cc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010ccc:	2500      	movne	r5, #0
 8010cce:	4293      	cmp	r3, r2
 8010cd0:	bfc4      	itt	gt
 8010cd2:	1a9b      	subgt	r3, r3, r2
 8010cd4:	18ed      	addgt	r5, r5, r3
 8010cd6:	2600      	movs	r6, #0
 8010cd8:	341a      	adds	r4, #26
 8010cda:	42b5      	cmp	r5, r6
 8010cdc:	d11a      	bne.n	8010d14 <_printf_common+0xc8>
 8010cde:	2000      	movs	r0, #0
 8010ce0:	e008      	b.n	8010cf4 <_printf_common+0xa8>
 8010ce2:	2301      	movs	r3, #1
 8010ce4:	4652      	mov	r2, sl
 8010ce6:	4641      	mov	r1, r8
 8010ce8:	4638      	mov	r0, r7
 8010cea:	47c8      	blx	r9
 8010cec:	3001      	adds	r0, #1
 8010cee:	d103      	bne.n	8010cf8 <_printf_common+0xac>
 8010cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8010cf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010cf8:	3501      	adds	r5, #1
 8010cfa:	e7c6      	b.n	8010c8a <_printf_common+0x3e>
 8010cfc:	18e1      	adds	r1, r4, r3
 8010cfe:	1c5a      	adds	r2, r3, #1
 8010d00:	2030      	movs	r0, #48	@ 0x30
 8010d02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010d06:	4422      	add	r2, r4
 8010d08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010d0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010d10:	3302      	adds	r3, #2
 8010d12:	e7c7      	b.n	8010ca4 <_printf_common+0x58>
 8010d14:	2301      	movs	r3, #1
 8010d16:	4622      	mov	r2, r4
 8010d18:	4641      	mov	r1, r8
 8010d1a:	4638      	mov	r0, r7
 8010d1c:	47c8      	blx	r9
 8010d1e:	3001      	adds	r0, #1
 8010d20:	d0e6      	beq.n	8010cf0 <_printf_common+0xa4>
 8010d22:	3601      	adds	r6, #1
 8010d24:	e7d9      	b.n	8010cda <_printf_common+0x8e>
	...

08010d28 <_printf_i>:
 8010d28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010d2c:	7e0f      	ldrb	r7, [r1, #24]
 8010d2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010d30:	2f78      	cmp	r7, #120	@ 0x78
 8010d32:	4691      	mov	r9, r2
 8010d34:	4680      	mov	r8, r0
 8010d36:	460c      	mov	r4, r1
 8010d38:	469a      	mov	sl, r3
 8010d3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010d3e:	d807      	bhi.n	8010d50 <_printf_i+0x28>
 8010d40:	2f62      	cmp	r7, #98	@ 0x62
 8010d42:	d80a      	bhi.n	8010d5a <_printf_i+0x32>
 8010d44:	2f00      	cmp	r7, #0
 8010d46:	f000 80d1 	beq.w	8010eec <_printf_i+0x1c4>
 8010d4a:	2f58      	cmp	r7, #88	@ 0x58
 8010d4c:	f000 80b8 	beq.w	8010ec0 <_printf_i+0x198>
 8010d50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010d54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010d58:	e03a      	b.n	8010dd0 <_printf_i+0xa8>
 8010d5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010d5e:	2b15      	cmp	r3, #21
 8010d60:	d8f6      	bhi.n	8010d50 <_printf_i+0x28>
 8010d62:	a101      	add	r1, pc, #4	@ (adr r1, 8010d68 <_printf_i+0x40>)
 8010d64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010d68:	08010dc1 	.word	0x08010dc1
 8010d6c:	08010dd5 	.word	0x08010dd5
 8010d70:	08010d51 	.word	0x08010d51
 8010d74:	08010d51 	.word	0x08010d51
 8010d78:	08010d51 	.word	0x08010d51
 8010d7c:	08010d51 	.word	0x08010d51
 8010d80:	08010dd5 	.word	0x08010dd5
 8010d84:	08010d51 	.word	0x08010d51
 8010d88:	08010d51 	.word	0x08010d51
 8010d8c:	08010d51 	.word	0x08010d51
 8010d90:	08010d51 	.word	0x08010d51
 8010d94:	08010ed3 	.word	0x08010ed3
 8010d98:	08010dff 	.word	0x08010dff
 8010d9c:	08010e8d 	.word	0x08010e8d
 8010da0:	08010d51 	.word	0x08010d51
 8010da4:	08010d51 	.word	0x08010d51
 8010da8:	08010ef5 	.word	0x08010ef5
 8010dac:	08010d51 	.word	0x08010d51
 8010db0:	08010dff 	.word	0x08010dff
 8010db4:	08010d51 	.word	0x08010d51
 8010db8:	08010d51 	.word	0x08010d51
 8010dbc:	08010e95 	.word	0x08010e95
 8010dc0:	6833      	ldr	r3, [r6, #0]
 8010dc2:	1d1a      	adds	r2, r3, #4
 8010dc4:	681b      	ldr	r3, [r3, #0]
 8010dc6:	6032      	str	r2, [r6, #0]
 8010dc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010dcc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010dd0:	2301      	movs	r3, #1
 8010dd2:	e09c      	b.n	8010f0e <_printf_i+0x1e6>
 8010dd4:	6833      	ldr	r3, [r6, #0]
 8010dd6:	6820      	ldr	r0, [r4, #0]
 8010dd8:	1d19      	adds	r1, r3, #4
 8010dda:	6031      	str	r1, [r6, #0]
 8010ddc:	0606      	lsls	r6, r0, #24
 8010dde:	d501      	bpl.n	8010de4 <_printf_i+0xbc>
 8010de0:	681d      	ldr	r5, [r3, #0]
 8010de2:	e003      	b.n	8010dec <_printf_i+0xc4>
 8010de4:	0645      	lsls	r5, r0, #25
 8010de6:	d5fb      	bpl.n	8010de0 <_printf_i+0xb8>
 8010de8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010dec:	2d00      	cmp	r5, #0
 8010dee:	da03      	bge.n	8010df8 <_printf_i+0xd0>
 8010df0:	232d      	movs	r3, #45	@ 0x2d
 8010df2:	426d      	negs	r5, r5
 8010df4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010df8:	4858      	ldr	r0, [pc, #352]	@ (8010f5c <_printf_i+0x234>)
 8010dfa:	230a      	movs	r3, #10
 8010dfc:	e011      	b.n	8010e22 <_printf_i+0xfa>
 8010dfe:	6821      	ldr	r1, [r4, #0]
 8010e00:	6833      	ldr	r3, [r6, #0]
 8010e02:	0608      	lsls	r0, r1, #24
 8010e04:	f853 5b04 	ldr.w	r5, [r3], #4
 8010e08:	d402      	bmi.n	8010e10 <_printf_i+0xe8>
 8010e0a:	0649      	lsls	r1, r1, #25
 8010e0c:	bf48      	it	mi
 8010e0e:	b2ad      	uxthmi	r5, r5
 8010e10:	2f6f      	cmp	r7, #111	@ 0x6f
 8010e12:	4852      	ldr	r0, [pc, #328]	@ (8010f5c <_printf_i+0x234>)
 8010e14:	6033      	str	r3, [r6, #0]
 8010e16:	bf14      	ite	ne
 8010e18:	230a      	movne	r3, #10
 8010e1a:	2308      	moveq	r3, #8
 8010e1c:	2100      	movs	r1, #0
 8010e1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010e22:	6866      	ldr	r6, [r4, #4]
 8010e24:	60a6      	str	r6, [r4, #8]
 8010e26:	2e00      	cmp	r6, #0
 8010e28:	db05      	blt.n	8010e36 <_printf_i+0x10e>
 8010e2a:	6821      	ldr	r1, [r4, #0]
 8010e2c:	432e      	orrs	r6, r5
 8010e2e:	f021 0104 	bic.w	r1, r1, #4
 8010e32:	6021      	str	r1, [r4, #0]
 8010e34:	d04b      	beq.n	8010ece <_printf_i+0x1a6>
 8010e36:	4616      	mov	r6, r2
 8010e38:	fbb5 f1f3 	udiv	r1, r5, r3
 8010e3c:	fb03 5711 	mls	r7, r3, r1, r5
 8010e40:	5dc7      	ldrb	r7, [r0, r7]
 8010e42:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010e46:	462f      	mov	r7, r5
 8010e48:	42bb      	cmp	r3, r7
 8010e4a:	460d      	mov	r5, r1
 8010e4c:	d9f4      	bls.n	8010e38 <_printf_i+0x110>
 8010e4e:	2b08      	cmp	r3, #8
 8010e50:	d10b      	bne.n	8010e6a <_printf_i+0x142>
 8010e52:	6823      	ldr	r3, [r4, #0]
 8010e54:	07df      	lsls	r7, r3, #31
 8010e56:	d508      	bpl.n	8010e6a <_printf_i+0x142>
 8010e58:	6923      	ldr	r3, [r4, #16]
 8010e5a:	6861      	ldr	r1, [r4, #4]
 8010e5c:	4299      	cmp	r1, r3
 8010e5e:	bfde      	ittt	le
 8010e60:	2330      	movle	r3, #48	@ 0x30
 8010e62:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010e66:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010e6a:	1b92      	subs	r2, r2, r6
 8010e6c:	6122      	str	r2, [r4, #16]
 8010e6e:	f8cd a000 	str.w	sl, [sp]
 8010e72:	464b      	mov	r3, r9
 8010e74:	aa03      	add	r2, sp, #12
 8010e76:	4621      	mov	r1, r4
 8010e78:	4640      	mov	r0, r8
 8010e7a:	f7ff fee7 	bl	8010c4c <_printf_common>
 8010e7e:	3001      	adds	r0, #1
 8010e80:	d14a      	bne.n	8010f18 <_printf_i+0x1f0>
 8010e82:	f04f 30ff 	mov.w	r0, #4294967295
 8010e86:	b004      	add	sp, #16
 8010e88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010e8c:	6823      	ldr	r3, [r4, #0]
 8010e8e:	f043 0320 	orr.w	r3, r3, #32
 8010e92:	6023      	str	r3, [r4, #0]
 8010e94:	4832      	ldr	r0, [pc, #200]	@ (8010f60 <_printf_i+0x238>)
 8010e96:	2778      	movs	r7, #120	@ 0x78
 8010e98:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010e9c:	6823      	ldr	r3, [r4, #0]
 8010e9e:	6831      	ldr	r1, [r6, #0]
 8010ea0:	061f      	lsls	r7, r3, #24
 8010ea2:	f851 5b04 	ldr.w	r5, [r1], #4
 8010ea6:	d402      	bmi.n	8010eae <_printf_i+0x186>
 8010ea8:	065f      	lsls	r7, r3, #25
 8010eaa:	bf48      	it	mi
 8010eac:	b2ad      	uxthmi	r5, r5
 8010eae:	6031      	str	r1, [r6, #0]
 8010eb0:	07d9      	lsls	r1, r3, #31
 8010eb2:	bf44      	itt	mi
 8010eb4:	f043 0320 	orrmi.w	r3, r3, #32
 8010eb8:	6023      	strmi	r3, [r4, #0]
 8010eba:	b11d      	cbz	r5, 8010ec4 <_printf_i+0x19c>
 8010ebc:	2310      	movs	r3, #16
 8010ebe:	e7ad      	b.n	8010e1c <_printf_i+0xf4>
 8010ec0:	4826      	ldr	r0, [pc, #152]	@ (8010f5c <_printf_i+0x234>)
 8010ec2:	e7e9      	b.n	8010e98 <_printf_i+0x170>
 8010ec4:	6823      	ldr	r3, [r4, #0]
 8010ec6:	f023 0320 	bic.w	r3, r3, #32
 8010eca:	6023      	str	r3, [r4, #0]
 8010ecc:	e7f6      	b.n	8010ebc <_printf_i+0x194>
 8010ece:	4616      	mov	r6, r2
 8010ed0:	e7bd      	b.n	8010e4e <_printf_i+0x126>
 8010ed2:	6833      	ldr	r3, [r6, #0]
 8010ed4:	6825      	ldr	r5, [r4, #0]
 8010ed6:	6961      	ldr	r1, [r4, #20]
 8010ed8:	1d18      	adds	r0, r3, #4
 8010eda:	6030      	str	r0, [r6, #0]
 8010edc:	062e      	lsls	r6, r5, #24
 8010ede:	681b      	ldr	r3, [r3, #0]
 8010ee0:	d501      	bpl.n	8010ee6 <_printf_i+0x1be>
 8010ee2:	6019      	str	r1, [r3, #0]
 8010ee4:	e002      	b.n	8010eec <_printf_i+0x1c4>
 8010ee6:	0668      	lsls	r0, r5, #25
 8010ee8:	d5fb      	bpl.n	8010ee2 <_printf_i+0x1ba>
 8010eea:	8019      	strh	r1, [r3, #0]
 8010eec:	2300      	movs	r3, #0
 8010eee:	6123      	str	r3, [r4, #16]
 8010ef0:	4616      	mov	r6, r2
 8010ef2:	e7bc      	b.n	8010e6e <_printf_i+0x146>
 8010ef4:	6833      	ldr	r3, [r6, #0]
 8010ef6:	1d1a      	adds	r2, r3, #4
 8010ef8:	6032      	str	r2, [r6, #0]
 8010efa:	681e      	ldr	r6, [r3, #0]
 8010efc:	6862      	ldr	r2, [r4, #4]
 8010efe:	2100      	movs	r1, #0
 8010f00:	4630      	mov	r0, r6
 8010f02:	f7ef f9ed 	bl	80002e0 <memchr>
 8010f06:	b108      	cbz	r0, 8010f0c <_printf_i+0x1e4>
 8010f08:	1b80      	subs	r0, r0, r6
 8010f0a:	6060      	str	r0, [r4, #4]
 8010f0c:	6863      	ldr	r3, [r4, #4]
 8010f0e:	6123      	str	r3, [r4, #16]
 8010f10:	2300      	movs	r3, #0
 8010f12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010f16:	e7aa      	b.n	8010e6e <_printf_i+0x146>
 8010f18:	6923      	ldr	r3, [r4, #16]
 8010f1a:	4632      	mov	r2, r6
 8010f1c:	4649      	mov	r1, r9
 8010f1e:	4640      	mov	r0, r8
 8010f20:	47d0      	blx	sl
 8010f22:	3001      	adds	r0, #1
 8010f24:	d0ad      	beq.n	8010e82 <_printf_i+0x15a>
 8010f26:	6823      	ldr	r3, [r4, #0]
 8010f28:	079b      	lsls	r3, r3, #30
 8010f2a:	d413      	bmi.n	8010f54 <_printf_i+0x22c>
 8010f2c:	68e0      	ldr	r0, [r4, #12]
 8010f2e:	9b03      	ldr	r3, [sp, #12]
 8010f30:	4298      	cmp	r0, r3
 8010f32:	bfb8      	it	lt
 8010f34:	4618      	movlt	r0, r3
 8010f36:	e7a6      	b.n	8010e86 <_printf_i+0x15e>
 8010f38:	2301      	movs	r3, #1
 8010f3a:	4632      	mov	r2, r6
 8010f3c:	4649      	mov	r1, r9
 8010f3e:	4640      	mov	r0, r8
 8010f40:	47d0      	blx	sl
 8010f42:	3001      	adds	r0, #1
 8010f44:	d09d      	beq.n	8010e82 <_printf_i+0x15a>
 8010f46:	3501      	adds	r5, #1
 8010f48:	68e3      	ldr	r3, [r4, #12]
 8010f4a:	9903      	ldr	r1, [sp, #12]
 8010f4c:	1a5b      	subs	r3, r3, r1
 8010f4e:	42ab      	cmp	r3, r5
 8010f50:	dcf2      	bgt.n	8010f38 <_printf_i+0x210>
 8010f52:	e7eb      	b.n	8010f2c <_printf_i+0x204>
 8010f54:	2500      	movs	r5, #0
 8010f56:	f104 0619 	add.w	r6, r4, #25
 8010f5a:	e7f5      	b.n	8010f48 <_printf_i+0x220>
 8010f5c:	08027cfa 	.word	0x08027cfa
 8010f60:	08027d0b 	.word	0x08027d0b

08010f64 <std>:
 8010f64:	2300      	movs	r3, #0
 8010f66:	b510      	push	{r4, lr}
 8010f68:	4604      	mov	r4, r0
 8010f6a:	e9c0 3300 	strd	r3, r3, [r0]
 8010f6e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010f72:	6083      	str	r3, [r0, #8]
 8010f74:	8181      	strh	r1, [r0, #12]
 8010f76:	6643      	str	r3, [r0, #100]	@ 0x64
 8010f78:	81c2      	strh	r2, [r0, #14]
 8010f7a:	6183      	str	r3, [r0, #24]
 8010f7c:	4619      	mov	r1, r3
 8010f7e:	2208      	movs	r2, #8
 8010f80:	305c      	adds	r0, #92	@ 0x5c
 8010f82:	f000 f92a 	bl	80111da <memset>
 8010f86:	4b0d      	ldr	r3, [pc, #52]	@ (8010fbc <std+0x58>)
 8010f88:	6263      	str	r3, [r4, #36]	@ 0x24
 8010f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8010fc0 <std+0x5c>)
 8010f8c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8010fc4 <std+0x60>)
 8010f90:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010f92:	4b0d      	ldr	r3, [pc, #52]	@ (8010fc8 <std+0x64>)
 8010f94:	6323      	str	r3, [r4, #48]	@ 0x30
 8010f96:	4b0d      	ldr	r3, [pc, #52]	@ (8010fcc <std+0x68>)
 8010f98:	6224      	str	r4, [r4, #32]
 8010f9a:	429c      	cmp	r4, r3
 8010f9c:	d006      	beq.n	8010fac <std+0x48>
 8010f9e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010fa2:	4294      	cmp	r4, r2
 8010fa4:	d002      	beq.n	8010fac <std+0x48>
 8010fa6:	33d0      	adds	r3, #208	@ 0xd0
 8010fa8:	429c      	cmp	r4, r3
 8010faa:	d105      	bne.n	8010fb8 <std+0x54>
 8010fac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010fb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010fb4:	f000 b98e 	b.w	80112d4 <__retarget_lock_init_recursive>
 8010fb8:	bd10      	pop	{r4, pc}
 8010fba:	bf00      	nop
 8010fbc:	08011155 	.word	0x08011155
 8010fc0:	08011177 	.word	0x08011177
 8010fc4:	080111af 	.word	0x080111af
 8010fc8:	080111d3 	.word	0x080111d3
 8010fcc:	24005374 	.word	0x24005374

08010fd0 <stdio_exit_handler>:
 8010fd0:	4a02      	ldr	r2, [pc, #8]	@ (8010fdc <stdio_exit_handler+0xc>)
 8010fd2:	4903      	ldr	r1, [pc, #12]	@ (8010fe0 <stdio_exit_handler+0x10>)
 8010fd4:	4803      	ldr	r0, [pc, #12]	@ (8010fe4 <stdio_exit_handler+0x14>)
 8010fd6:	f000 b869 	b.w	80110ac <_fwalk_sglue>
 8010fda:	bf00      	nop
 8010fdc:	24000024 	.word	0x24000024
 8010fe0:	08012b71 	.word	0x08012b71
 8010fe4:	24000034 	.word	0x24000034

08010fe8 <cleanup_stdio>:
 8010fe8:	6841      	ldr	r1, [r0, #4]
 8010fea:	4b0c      	ldr	r3, [pc, #48]	@ (801101c <cleanup_stdio+0x34>)
 8010fec:	4299      	cmp	r1, r3
 8010fee:	b510      	push	{r4, lr}
 8010ff0:	4604      	mov	r4, r0
 8010ff2:	d001      	beq.n	8010ff8 <cleanup_stdio+0x10>
 8010ff4:	f001 fdbc 	bl	8012b70 <_fflush_r>
 8010ff8:	68a1      	ldr	r1, [r4, #8]
 8010ffa:	4b09      	ldr	r3, [pc, #36]	@ (8011020 <cleanup_stdio+0x38>)
 8010ffc:	4299      	cmp	r1, r3
 8010ffe:	d002      	beq.n	8011006 <cleanup_stdio+0x1e>
 8011000:	4620      	mov	r0, r4
 8011002:	f001 fdb5 	bl	8012b70 <_fflush_r>
 8011006:	68e1      	ldr	r1, [r4, #12]
 8011008:	4b06      	ldr	r3, [pc, #24]	@ (8011024 <cleanup_stdio+0x3c>)
 801100a:	4299      	cmp	r1, r3
 801100c:	d004      	beq.n	8011018 <cleanup_stdio+0x30>
 801100e:	4620      	mov	r0, r4
 8011010:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011014:	f001 bdac 	b.w	8012b70 <_fflush_r>
 8011018:	bd10      	pop	{r4, pc}
 801101a:	bf00      	nop
 801101c:	24005374 	.word	0x24005374
 8011020:	240053dc 	.word	0x240053dc
 8011024:	24005444 	.word	0x24005444

08011028 <global_stdio_init.part.0>:
 8011028:	b510      	push	{r4, lr}
 801102a:	4b0b      	ldr	r3, [pc, #44]	@ (8011058 <global_stdio_init.part.0+0x30>)
 801102c:	4c0b      	ldr	r4, [pc, #44]	@ (801105c <global_stdio_init.part.0+0x34>)
 801102e:	4a0c      	ldr	r2, [pc, #48]	@ (8011060 <global_stdio_init.part.0+0x38>)
 8011030:	601a      	str	r2, [r3, #0]
 8011032:	4620      	mov	r0, r4
 8011034:	2200      	movs	r2, #0
 8011036:	2104      	movs	r1, #4
 8011038:	f7ff ff94 	bl	8010f64 <std>
 801103c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011040:	2201      	movs	r2, #1
 8011042:	2109      	movs	r1, #9
 8011044:	f7ff ff8e 	bl	8010f64 <std>
 8011048:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801104c:	2202      	movs	r2, #2
 801104e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011052:	2112      	movs	r1, #18
 8011054:	f7ff bf86 	b.w	8010f64 <std>
 8011058:	240054ac 	.word	0x240054ac
 801105c:	24005374 	.word	0x24005374
 8011060:	08010fd1 	.word	0x08010fd1

08011064 <__sfp_lock_acquire>:
 8011064:	4801      	ldr	r0, [pc, #4]	@ (801106c <__sfp_lock_acquire+0x8>)
 8011066:	f000 b936 	b.w	80112d6 <__retarget_lock_acquire_recursive>
 801106a:	bf00      	nop
 801106c:	240054b5 	.word	0x240054b5

08011070 <__sfp_lock_release>:
 8011070:	4801      	ldr	r0, [pc, #4]	@ (8011078 <__sfp_lock_release+0x8>)
 8011072:	f000 b931 	b.w	80112d8 <__retarget_lock_release_recursive>
 8011076:	bf00      	nop
 8011078:	240054b5 	.word	0x240054b5

0801107c <__sinit>:
 801107c:	b510      	push	{r4, lr}
 801107e:	4604      	mov	r4, r0
 8011080:	f7ff fff0 	bl	8011064 <__sfp_lock_acquire>
 8011084:	6a23      	ldr	r3, [r4, #32]
 8011086:	b11b      	cbz	r3, 8011090 <__sinit+0x14>
 8011088:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801108c:	f7ff bff0 	b.w	8011070 <__sfp_lock_release>
 8011090:	4b04      	ldr	r3, [pc, #16]	@ (80110a4 <__sinit+0x28>)
 8011092:	6223      	str	r3, [r4, #32]
 8011094:	4b04      	ldr	r3, [pc, #16]	@ (80110a8 <__sinit+0x2c>)
 8011096:	681b      	ldr	r3, [r3, #0]
 8011098:	2b00      	cmp	r3, #0
 801109a:	d1f5      	bne.n	8011088 <__sinit+0xc>
 801109c:	f7ff ffc4 	bl	8011028 <global_stdio_init.part.0>
 80110a0:	e7f2      	b.n	8011088 <__sinit+0xc>
 80110a2:	bf00      	nop
 80110a4:	08010fe9 	.word	0x08010fe9
 80110a8:	240054ac 	.word	0x240054ac

080110ac <_fwalk_sglue>:
 80110ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80110b0:	4607      	mov	r7, r0
 80110b2:	4688      	mov	r8, r1
 80110b4:	4614      	mov	r4, r2
 80110b6:	2600      	movs	r6, #0
 80110b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80110bc:	f1b9 0901 	subs.w	r9, r9, #1
 80110c0:	d505      	bpl.n	80110ce <_fwalk_sglue+0x22>
 80110c2:	6824      	ldr	r4, [r4, #0]
 80110c4:	2c00      	cmp	r4, #0
 80110c6:	d1f7      	bne.n	80110b8 <_fwalk_sglue+0xc>
 80110c8:	4630      	mov	r0, r6
 80110ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80110ce:	89ab      	ldrh	r3, [r5, #12]
 80110d0:	2b01      	cmp	r3, #1
 80110d2:	d907      	bls.n	80110e4 <_fwalk_sglue+0x38>
 80110d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80110d8:	3301      	adds	r3, #1
 80110da:	d003      	beq.n	80110e4 <_fwalk_sglue+0x38>
 80110dc:	4629      	mov	r1, r5
 80110de:	4638      	mov	r0, r7
 80110e0:	47c0      	blx	r8
 80110e2:	4306      	orrs	r6, r0
 80110e4:	3568      	adds	r5, #104	@ 0x68
 80110e6:	e7e9      	b.n	80110bc <_fwalk_sglue+0x10>

080110e8 <sniprintf>:
 80110e8:	b40c      	push	{r2, r3}
 80110ea:	b530      	push	{r4, r5, lr}
 80110ec:	4b18      	ldr	r3, [pc, #96]	@ (8011150 <sniprintf+0x68>)
 80110ee:	1e0c      	subs	r4, r1, #0
 80110f0:	681d      	ldr	r5, [r3, #0]
 80110f2:	b09d      	sub	sp, #116	@ 0x74
 80110f4:	da08      	bge.n	8011108 <sniprintf+0x20>
 80110f6:	238b      	movs	r3, #139	@ 0x8b
 80110f8:	602b      	str	r3, [r5, #0]
 80110fa:	f04f 30ff 	mov.w	r0, #4294967295
 80110fe:	b01d      	add	sp, #116	@ 0x74
 8011100:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011104:	b002      	add	sp, #8
 8011106:	4770      	bx	lr
 8011108:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801110c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8011110:	f04f 0300 	mov.w	r3, #0
 8011114:	931b      	str	r3, [sp, #108]	@ 0x6c
 8011116:	bf14      	ite	ne
 8011118:	f104 33ff 	addne.w	r3, r4, #4294967295
 801111c:	4623      	moveq	r3, r4
 801111e:	9304      	str	r3, [sp, #16]
 8011120:	9307      	str	r3, [sp, #28]
 8011122:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011126:	9002      	str	r0, [sp, #8]
 8011128:	9006      	str	r0, [sp, #24]
 801112a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801112e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8011130:	ab21      	add	r3, sp, #132	@ 0x84
 8011132:	a902      	add	r1, sp, #8
 8011134:	4628      	mov	r0, r5
 8011136:	9301      	str	r3, [sp, #4]
 8011138:	f001 fb9a 	bl	8012870 <_svfiprintf_r>
 801113c:	1c43      	adds	r3, r0, #1
 801113e:	bfbc      	itt	lt
 8011140:	238b      	movlt	r3, #139	@ 0x8b
 8011142:	602b      	strlt	r3, [r5, #0]
 8011144:	2c00      	cmp	r4, #0
 8011146:	d0da      	beq.n	80110fe <sniprintf+0x16>
 8011148:	9b02      	ldr	r3, [sp, #8]
 801114a:	2200      	movs	r2, #0
 801114c:	701a      	strb	r2, [r3, #0]
 801114e:	e7d6      	b.n	80110fe <sniprintf+0x16>
 8011150:	24000030 	.word	0x24000030

08011154 <__sread>:
 8011154:	b510      	push	{r4, lr}
 8011156:	460c      	mov	r4, r1
 8011158:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801115c:	f000 f86c 	bl	8011238 <_read_r>
 8011160:	2800      	cmp	r0, #0
 8011162:	bfab      	itete	ge
 8011164:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8011166:	89a3      	ldrhlt	r3, [r4, #12]
 8011168:	181b      	addge	r3, r3, r0
 801116a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801116e:	bfac      	ite	ge
 8011170:	6563      	strge	r3, [r4, #84]	@ 0x54
 8011172:	81a3      	strhlt	r3, [r4, #12]
 8011174:	bd10      	pop	{r4, pc}

08011176 <__swrite>:
 8011176:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801117a:	461f      	mov	r7, r3
 801117c:	898b      	ldrh	r3, [r1, #12]
 801117e:	05db      	lsls	r3, r3, #23
 8011180:	4605      	mov	r5, r0
 8011182:	460c      	mov	r4, r1
 8011184:	4616      	mov	r6, r2
 8011186:	d505      	bpl.n	8011194 <__swrite+0x1e>
 8011188:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801118c:	2302      	movs	r3, #2
 801118e:	2200      	movs	r2, #0
 8011190:	f000 f840 	bl	8011214 <_lseek_r>
 8011194:	89a3      	ldrh	r3, [r4, #12]
 8011196:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801119a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801119e:	81a3      	strh	r3, [r4, #12]
 80111a0:	4632      	mov	r2, r6
 80111a2:	463b      	mov	r3, r7
 80111a4:	4628      	mov	r0, r5
 80111a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80111aa:	f000 b857 	b.w	801125c <_write_r>

080111ae <__sseek>:
 80111ae:	b510      	push	{r4, lr}
 80111b0:	460c      	mov	r4, r1
 80111b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80111b6:	f000 f82d 	bl	8011214 <_lseek_r>
 80111ba:	1c43      	adds	r3, r0, #1
 80111bc:	89a3      	ldrh	r3, [r4, #12]
 80111be:	bf15      	itete	ne
 80111c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80111c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80111c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80111ca:	81a3      	strheq	r3, [r4, #12]
 80111cc:	bf18      	it	ne
 80111ce:	81a3      	strhne	r3, [r4, #12]
 80111d0:	bd10      	pop	{r4, pc}

080111d2 <__sclose>:
 80111d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80111d6:	f000 b80d 	b.w	80111f4 <_close_r>

080111da <memset>:
 80111da:	4402      	add	r2, r0
 80111dc:	4603      	mov	r3, r0
 80111de:	4293      	cmp	r3, r2
 80111e0:	d100      	bne.n	80111e4 <memset+0xa>
 80111e2:	4770      	bx	lr
 80111e4:	f803 1b01 	strb.w	r1, [r3], #1
 80111e8:	e7f9      	b.n	80111de <memset+0x4>
	...

080111ec <_localeconv_r>:
 80111ec:	4800      	ldr	r0, [pc, #0]	@ (80111f0 <_localeconv_r+0x4>)
 80111ee:	4770      	bx	lr
 80111f0:	24000170 	.word	0x24000170

080111f4 <_close_r>:
 80111f4:	b538      	push	{r3, r4, r5, lr}
 80111f6:	4d06      	ldr	r5, [pc, #24]	@ (8011210 <_close_r+0x1c>)
 80111f8:	2300      	movs	r3, #0
 80111fa:	4604      	mov	r4, r0
 80111fc:	4608      	mov	r0, r1
 80111fe:	602b      	str	r3, [r5, #0]
 8011200:	f7f2 f94c 	bl	800349c <_close>
 8011204:	1c43      	adds	r3, r0, #1
 8011206:	d102      	bne.n	801120e <_close_r+0x1a>
 8011208:	682b      	ldr	r3, [r5, #0]
 801120a:	b103      	cbz	r3, 801120e <_close_r+0x1a>
 801120c:	6023      	str	r3, [r4, #0]
 801120e:	bd38      	pop	{r3, r4, r5, pc}
 8011210:	240054b0 	.word	0x240054b0

08011214 <_lseek_r>:
 8011214:	b538      	push	{r3, r4, r5, lr}
 8011216:	4d07      	ldr	r5, [pc, #28]	@ (8011234 <_lseek_r+0x20>)
 8011218:	4604      	mov	r4, r0
 801121a:	4608      	mov	r0, r1
 801121c:	4611      	mov	r1, r2
 801121e:	2200      	movs	r2, #0
 8011220:	602a      	str	r2, [r5, #0]
 8011222:	461a      	mov	r2, r3
 8011224:	f7f2 f961 	bl	80034ea <_lseek>
 8011228:	1c43      	adds	r3, r0, #1
 801122a:	d102      	bne.n	8011232 <_lseek_r+0x1e>
 801122c:	682b      	ldr	r3, [r5, #0]
 801122e:	b103      	cbz	r3, 8011232 <_lseek_r+0x1e>
 8011230:	6023      	str	r3, [r4, #0]
 8011232:	bd38      	pop	{r3, r4, r5, pc}
 8011234:	240054b0 	.word	0x240054b0

08011238 <_read_r>:
 8011238:	b538      	push	{r3, r4, r5, lr}
 801123a:	4d07      	ldr	r5, [pc, #28]	@ (8011258 <_read_r+0x20>)
 801123c:	4604      	mov	r4, r0
 801123e:	4608      	mov	r0, r1
 8011240:	4611      	mov	r1, r2
 8011242:	2200      	movs	r2, #0
 8011244:	602a      	str	r2, [r5, #0]
 8011246:	461a      	mov	r2, r3
 8011248:	f7f2 f8ef 	bl	800342a <_read>
 801124c:	1c43      	adds	r3, r0, #1
 801124e:	d102      	bne.n	8011256 <_read_r+0x1e>
 8011250:	682b      	ldr	r3, [r5, #0]
 8011252:	b103      	cbz	r3, 8011256 <_read_r+0x1e>
 8011254:	6023      	str	r3, [r4, #0]
 8011256:	bd38      	pop	{r3, r4, r5, pc}
 8011258:	240054b0 	.word	0x240054b0

0801125c <_write_r>:
 801125c:	b538      	push	{r3, r4, r5, lr}
 801125e:	4d07      	ldr	r5, [pc, #28]	@ (801127c <_write_r+0x20>)
 8011260:	4604      	mov	r4, r0
 8011262:	4608      	mov	r0, r1
 8011264:	4611      	mov	r1, r2
 8011266:	2200      	movs	r2, #0
 8011268:	602a      	str	r2, [r5, #0]
 801126a:	461a      	mov	r2, r3
 801126c:	f7f2 f8fa 	bl	8003464 <_write>
 8011270:	1c43      	adds	r3, r0, #1
 8011272:	d102      	bne.n	801127a <_write_r+0x1e>
 8011274:	682b      	ldr	r3, [r5, #0]
 8011276:	b103      	cbz	r3, 801127a <_write_r+0x1e>
 8011278:	6023      	str	r3, [r4, #0]
 801127a:	bd38      	pop	{r3, r4, r5, pc}
 801127c:	240054b0 	.word	0x240054b0

08011280 <__errno>:
 8011280:	4b01      	ldr	r3, [pc, #4]	@ (8011288 <__errno+0x8>)
 8011282:	6818      	ldr	r0, [r3, #0]
 8011284:	4770      	bx	lr
 8011286:	bf00      	nop
 8011288:	24000030 	.word	0x24000030

0801128c <__libc_init_array>:
 801128c:	b570      	push	{r4, r5, r6, lr}
 801128e:	4d0d      	ldr	r5, [pc, #52]	@ (80112c4 <__libc_init_array+0x38>)
 8011290:	4c0d      	ldr	r4, [pc, #52]	@ (80112c8 <__libc_init_array+0x3c>)
 8011292:	1b64      	subs	r4, r4, r5
 8011294:	10a4      	asrs	r4, r4, #2
 8011296:	2600      	movs	r6, #0
 8011298:	42a6      	cmp	r6, r4
 801129a:	d109      	bne.n	80112b0 <__libc_init_array+0x24>
 801129c:	4d0b      	ldr	r5, [pc, #44]	@ (80112cc <__libc_init_array+0x40>)
 801129e:	4c0c      	ldr	r4, [pc, #48]	@ (80112d0 <__libc_init_array+0x44>)
 80112a0:	f002 f9dc 	bl	801365c <_init>
 80112a4:	1b64      	subs	r4, r4, r5
 80112a6:	10a4      	asrs	r4, r4, #2
 80112a8:	2600      	movs	r6, #0
 80112aa:	42a6      	cmp	r6, r4
 80112ac:	d105      	bne.n	80112ba <__libc_init_array+0x2e>
 80112ae:	bd70      	pop	{r4, r5, r6, pc}
 80112b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80112b4:	4798      	blx	r3
 80112b6:	3601      	adds	r6, #1
 80112b8:	e7ee      	b.n	8011298 <__libc_init_array+0xc>
 80112ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80112be:	4798      	blx	r3
 80112c0:	3601      	adds	r6, #1
 80112c2:	e7f2      	b.n	80112aa <__libc_init_array+0x1e>
 80112c4:	080282c8 	.word	0x080282c8
 80112c8:	080282c8 	.word	0x080282c8
 80112cc:	080282c8 	.word	0x080282c8
 80112d0:	080282cc 	.word	0x080282cc

080112d4 <__retarget_lock_init_recursive>:
 80112d4:	4770      	bx	lr

080112d6 <__retarget_lock_acquire_recursive>:
 80112d6:	4770      	bx	lr

080112d8 <__retarget_lock_release_recursive>:
 80112d8:	4770      	bx	lr

080112da <memcpy>:
 80112da:	440a      	add	r2, r1
 80112dc:	4291      	cmp	r1, r2
 80112de:	f100 33ff 	add.w	r3, r0, #4294967295
 80112e2:	d100      	bne.n	80112e6 <memcpy+0xc>
 80112e4:	4770      	bx	lr
 80112e6:	b510      	push	{r4, lr}
 80112e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80112ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80112f0:	4291      	cmp	r1, r2
 80112f2:	d1f9      	bne.n	80112e8 <memcpy+0xe>
 80112f4:	bd10      	pop	{r4, pc}

080112f6 <quorem>:
 80112f6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112fa:	6903      	ldr	r3, [r0, #16]
 80112fc:	690c      	ldr	r4, [r1, #16]
 80112fe:	42a3      	cmp	r3, r4
 8011300:	4607      	mov	r7, r0
 8011302:	db7e      	blt.n	8011402 <quorem+0x10c>
 8011304:	3c01      	subs	r4, #1
 8011306:	f101 0814 	add.w	r8, r1, #20
 801130a:	00a3      	lsls	r3, r4, #2
 801130c:	f100 0514 	add.w	r5, r0, #20
 8011310:	9300      	str	r3, [sp, #0]
 8011312:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011316:	9301      	str	r3, [sp, #4]
 8011318:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801131c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011320:	3301      	adds	r3, #1
 8011322:	429a      	cmp	r2, r3
 8011324:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011328:	fbb2 f6f3 	udiv	r6, r2, r3
 801132c:	d32e      	bcc.n	801138c <quorem+0x96>
 801132e:	f04f 0a00 	mov.w	sl, #0
 8011332:	46c4      	mov	ip, r8
 8011334:	46ae      	mov	lr, r5
 8011336:	46d3      	mov	fp, sl
 8011338:	f85c 3b04 	ldr.w	r3, [ip], #4
 801133c:	b298      	uxth	r0, r3
 801133e:	fb06 a000 	mla	r0, r6, r0, sl
 8011342:	0c02      	lsrs	r2, r0, #16
 8011344:	0c1b      	lsrs	r3, r3, #16
 8011346:	fb06 2303 	mla	r3, r6, r3, r2
 801134a:	f8de 2000 	ldr.w	r2, [lr]
 801134e:	b280      	uxth	r0, r0
 8011350:	b292      	uxth	r2, r2
 8011352:	1a12      	subs	r2, r2, r0
 8011354:	445a      	add	r2, fp
 8011356:	f8de 0000 	ldr.w	r0, [lr]
 801135a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801135e:	b29b      	uxth	r3, r3
 8011360:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8011364:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8011368:	b292      	uxth	r2, r2
 801136a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801136e:	45e1      	cmp	r9, ip
 8011370:	f84e 2b04 	str.w	r2, [lr], #4
 8011374:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8011378:	d2de      	bcs.n	8011338 <quorem+0x42>
 801137a:	9b00      	ldr	r3, [sp, #0]
 801137c:	58eb      	ldr	r3, [r5, r3]
 801137e:	b92b      	cbnz	r3, 801138c <quorem+0x96>
 8011380:	9b01      	ldr	r3, [sp, #4]
 8011382:	3b04      	subs	r3, #4
 8011384:	429d      	cmp	r5, r3
 8011386:	461a      	mov	r2, r3
 8011388:	d32f      	bcc.n	80113ea <quorem+0xf4>
 801138a:	613c      	str	r4, [r7, #16]
 801138c:	4638      	mov	r0, r7
 801138e:	f001 f90b 	bl	80125a8 <__mcmp>
 8011392:	2800      	cmp	r0, #0
 8011394:	db25      	blt.n	80113e2 <quorem+0xec>
 8011396:	4629      	mov	r1, r5
 8011398:	2000      	movs	r0, #0
 801139a:	f858 2b04 	ldr.w	r2, [r8], #4
 801139e:	f8d1 c000 	ldr.w	ip, [r1]
 80113a2:	fa1f fe82 	uxth.w	lr, r2
 80113a6:	fa1f f38c 	uxth.w	r3, ip
 80113aa:	eba3 030e 	sub.w	r3, r3, lr
 80113ae:	4403      	add	r3, r0
 80113b0:	0c12      	lsrs	r2, r2, #16
 80113b2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80113b6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80113ba:	b29b      	uxth	r3, r3
 80113bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80113c0:	45c1      	cmp	r9, r8
 80113c2:	f841 3b04 	str.w	r3, [r1], #4
 80113c6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80113ca:	d2e6      	bcs.n	801139a <quorem+0xa4>
 80113cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80113d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80113d4:	b922      	cbnz	r2, 80113e0 <quorem+0xea>
 80113d6:	3b04      	subs	r3, #4
 80113d8:	429d      	cmp	r5, r3
 80113da:	461a      	mov	r2, r3
 80113dc:	d30b      	bcc.n	80113f6 <quorem+0x100>
 80113de:	613c      	str	r4, [r7, #16]
 80113e0:	3601      	adds	r6, #1
 80113e2:	4630      	mov	r0, r6
 80113e4:	b003      	add	sp, #12
 80113e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80113ea:	6812      	ldr	r2, [r2, #0]
 80113ec:	3b04      	subs	r3, #4
 80113ee:	2a00      	cmp	r2, #0
 80113f0:	d1cb      	bne.n	801138a <quorem+0x94>
 80113f2:	3c01      	subs	r4, #1
 80113f4:	e7c6      	b.n	8011384 <quorem+0x8e>
 80113f6:	6812      	ldr	r2, [r2, #0]
 80113f8:	3b04      	subs	r3, #4
 80113fa:	2a00      	cmp	r2, #0
 80113fc:	d1ef      	bne.n	80113de <quorem+0xe8>
 80113fe:	3c01      	subs	r4, #1
 8011400:	e7ea      	b.n	80113d8 <quorem+0xe2>
 8011402:	2000      	movs	r0, #0
 8011404:	e7ee      	b.n	80113e4 <quorem+0xee>
	...

08011408 <_dtoa_r>:
 8011408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801140c:	ed2d 8b02 	vpush	{d8}
 8011410:	69c7      	ldr	r7, [r0, #28]
 8011412:	b091      	sub	sp, #68	@ 0x44
 8011414:	ed8d 0b02 	vstr	d0, [sp, #8]
 8011418:	ec55 4b10 	vmov	r4, r5, d0
 801141c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801141e:	9107      	str	r1, [sp, #28]
 8011420:	4681      	mov	r9, r0
 8011422:	9209      	str	r2, [sp, #36]	@ 0x24
 8011424:	930d      	str	r3, [sp, #52]	@ 0x34
 8011426:	b97f      	cbnz	r7, 8011448 <_dtoa_r+0x40>
 8011428:	2010      	movs	r0, #16
 801142a:	f000 fd95 	bl	8011f58 <malloc>
 801142e:	4602      	mov	r2, r0
 8011430:	f8c9 001c 	str.w	r0, [r9, #28]
 8011434:	b920      	cbnz	r0, 8011440 <_dtoa_r+0x38>
 8011436:	4ba0      	ldr	r3, [pc, #640]	@ (80116b8 <_dtoa_r+0x2b0>)
 8011438:	21ef      	movs	r1, #239	@ 0xef
 801143a:	48a0      	ldr	r0, [pc, #640]	@ (80116bc <_dtoa_r+0x2b4>)
 801143c:	f001 fbea 	bl	8012c14 <__assert_func>
 8011440:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8011444:	6007      	str	r7, [r0, #0]
 8011446:	60c7      	str	r7, [r0, #12]
 8011448:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801144c:	6819      	ldr	r1, [r3, #0]
 801144e:	b159      	cbz	r1, 8011468 <_dtoa_r+0x60>
 8011450:	685a      	ldr	r2, [r3, #4]
 8011452:	604a      	str	r2, [r1, #4]
 8011454:	2301      	movs	r3, #1
 8011456:	4093      	lsls	r3, r2
 8011458:	608b      	str	r3, [r1, #8]
 801145a:	4648      	mov	r0, r9
 801145c:	f000 fe72 	bl	8012144 <_Bfree>
 8011460:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011464:	2200      	movs	r2, #0
 8011466:	601a      	str	r2, [r3, #0]
 8011468:	1e2b      	subs	r3, r5, #0
 801146a:	bfbb      	ittet	lt
 801146c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8011470:	9303      	strlt	r3, [sp, #12]
 8011472:	2300      	movge	r3, #0
 8011474:	2201      	movlt	r2, #1
 8011476:	bfac      	ite	ge
 8011478:	6033      	strge	r3, [r6, #0]
 801147a:	6032      	strlt	r2, [r6, #0]
 801147c:	4b90      	ldr	r3, [pc, #576]	@ (80116c0 <_dtoa_r+0x2b8>)
 801147e:	9e03      	ldr	r6, [sp, #12]
 8011480:	43b3      	bics	r3, r6
 8011482:	d110      	bne.n	80114a6 <_dtoa_r+0x9e>
 8011484:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011486:	f242 730f 	movw	r3, #9999	@ 0x270f
 801148a:	6013      	str	r3, [r2, #0]
 801148c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8011490:	4323      	orrs	r3, r4
 8011492:	f000 84e6 	beq.w	8011e62 <_dtoa_r+0xa5a>
 8011496:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011498:	4f8a      	ldr	r7, [pc, #552]	@ (80116c4 <_dtoa_r+0x2bc>)
 801149a:	2b00      	cmp	r3, #0
 801149c:	f000 84e8 	beq.w	8011e70 <_dtoa_r+0xa68>
 80114a0:	1cfb      	adds	r3, r7, #3
 80114a2:	f000 bce3 	b.w	8011e6c <_dtoa_r+0xa64>
 80114a6:	ed9d 8b02 	vldr	d8, [sp, #8]
 80114aa:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80114ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80114b2:	d10a      	bne.n	80114ca <_dtoa_r+0xc2>
 80114b4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80114b6:	2301      	movs	r3, #1
 80114b8:	6013      	str	r3, [r2, #0]
 80114ba:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80114bc:	b113      	cbz	r3, 80114c4 <_dtoa_r+0xbc>
 80114be:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80114c0:	4b81      	ldr	r3, [pc, #516]	@ (80116c8 <_dtoa_r+0x2c0>)
 80114c2:	6013      	str	r3, [r2, #0]
 80114c4:	4f81      	ldr	r7, [pc, #516]	@ (80116cc <_dtoa_r+0x2c4>)
 80114c6:	f000 bcd3 	b.w	8011e70 <_dtoa_r+0xa68>
 80114ca:	aa0e      	add	r2, sp, #56	@ 0x38
 80114cc:	a90f      	add	r1, sp, #60	@ 0x3c
 80114ce:	4648      	mov	r0, r9
 80114d0:	eeb0 0b48 	vmov.f64	d0, d8
 80114d4:	f001 f918 	bl	8012708 <__d2b>
 80114d8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 80114dc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80114de:	9001      	str	r0, [sp, #4]
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	d045      	beq.n	8011570 <_dtoa_r+0x168>
 80114e4:	eeb0 7b48 	vmov.f64	d7, d8
 80114e8:	ee18 1a90 	vmov	r1, s17
 80114ec:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80114f0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 80114f4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80114f8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80114fc:	2500      	movs	r5, #0
 80114fe:	ee07 1a90 	vmov	s15, r1
 8011502:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8011506:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80116a0 <_dtoa_r+0x298>
 801150a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801150e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 80116a8 <_dtoa_r+0x2a0>
 8011512:	eea7 6b05 	vfma.f64	d6, d7, d5
 8011516:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80116b0 <_dtoa_r+0x2a8>
 801151a:	ee07 3a90 	vmov	s15, r3
 801151e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8011522:	eeb0 7b46 	vmov.f64	d7, d6
 8011526:	eea4 7b05 	vfma.f64	d7, d4, d5
 801152a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801152e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8011532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011536:	ee16 8a90 	vmov	r8, s13
 801153a:	d508      	bpl.n	801154e <_dtoa_r+0x146>
 801153c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8011540:	eeb4 6b47 	vcmp.f64	d6, d7
 8011544:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011548:	bf18      	it	ne
 801154a:	f108 38ff 	addne.w	r8, r8, #4294967295
 801154e:	f1b8 0f16 	cmp.w	r8, #22
 8011552:	d82b      	bhi.n	80115ac <_dtoa_r+0x1a4>
 8011554:	495e      	ldr	r1, [pc, #376]	@ (80116d0 <_dtoa_r+0x2c8>)
 8011556:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801155a:	ed91 7b00 	vldr	d7, [r1]
 801155e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8011562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011566:	d501      	bpl.n	801156c <_dtoa_r+0x164>
 8011568:	f108 38ff 	add.w	r8, r8, #4294967295
 801156c:	2100      	movs	r1, #0
 801156e:	e01e      	b.n	80115ae <_dtoa_r+0x1a6>
 8011570:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011572:	4413      	add	r3, r2
 8011574:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8011578:	2920      	cmp	r1, #32
 801157a:	bfc1      	itttt	gt
 801157c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8011580:	408e      	lslgt	r6, r1
 8011582:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8011586:	fa24 f101 	lsrgt.w	r1, r4, r1
 801158a:	bfd6      	itet	le
 801158c:	f1c1 0120 	rsble	r1, r1, #32
 8011590:	4331      	orrgt	r1, r6
 8011592:	fa04 f101 	lslle.w	r1, r4, r1
 8011596:	ee07 1a90 	vmov	s15, r1
 801159a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801159e:	3b01      	subs	r3, #1
 80115a0:	ee17 1a90 	vmov	r1, s15
 80115a4:	2501      	movs	r5, #1
 80115a6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 80115aa:	e7a8      	b.n	80114fe <_dtoa_r+0xf6>
 80115ac:	2101      	movs	r1, #1
 80115ae:	1ad2      	subs	r2, r2, r3
 80115b0:	1e53      	subs	r3, r2, #1
 80115b2:	9306      	str	r3, [sp, #24]
 80115b4:	bf45      	ittet	mi
 80115b6:	f1c2 0301 	rsbmi	r3, r2, #1
 80115ba:	9304      	strmi	r3, [sp, #16]
 80115bc:	2300      	movpl	r3, #0
 80115be:	2300      	movmi	r3, #0
 80115c0:	bf4c      	ite	mi
 80115c2:	9306      	strmi	r3, [sp, #24]
 80115c4:	9304      	strpl	r3, [sp, #16]
 80115c6:	f1b8 0f00 	cmp.w	r8, #0
 80115ca:	910c      	str	r1, [sp, #48]	@ 0x30
 80115cc:	db18      	blt.n	8011600 <_dtoa_r+0x1f8>
 80115ce:	9b06      	ldr	r3, [sp, #24]
 80115d0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80115d4:	4443      	add	r3, r8
 80115d6:	9306      	str	r3, [sp, #24]
 80115d8:	2300      	movs	r3, #0
 80115da:	9a07      	ldr	r2, [sp, #28]
 80115dc:	2a09      	cmp	r2, #9
 80115de:	d845      	bhi.n	801166c <_dtoa_r+0x264>
 80115e0:	2a05      	cmp	r2, #5
 80115e2:	bfc4      	itt	gt
 80115e4:	3a04      	subgt	r2, #4
 80115e6:	9207      	strgt	r2, [sp, #28]
 80115e8:	9a07      	ldr	r2, [sp, #28]
 80115ea:	f1a2 0202 	sub.w	r2, r2, #2
 80115ee:	bfcc      	ite	gt
 80115f0:	2400      	movgt	r4, #0
 80115f2:	2401      	movle	r4, #1
 80115f4:	2a03      	cmp	r2, #3
 80115f6:	d844      	bhi.n	8011682 <_dtoa_r+0x27a>
 80115f8:	e8df f002 	tbb	[pc, r2]
 80115fc:	0b173634 	.word	0x0b173634
 8011600:	9b04      	ldr	r3, [sp, #16]
 8011602:	2200      	movs	r2, #0
 8011604:	eba3 0308 	sub.w	r3, r3, r8
 8011608:	9304      	str	r3, [sp, #16]
 801160a:	920a      	str	r2, [sp, #40]	@ 0x28
 801160c:	f1c8 0300 	rsb	r3, r8, #0
 8011610:	e7e3      	b.n	80115da <_dtoa_r+0x1d2>
 8011612:	2201      	movs	r2, #1
 8011614:	9208      	str	r2, [sp, #32]
 8011616:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011618:	eb08 0b02 	add.w	fp, r8, r2
 801161c:	f10b 0a01 	add.w	sl, fp, #1
 8011620:	4652      	mov	r2, sl
 8011622:	2a01      	cmp	r2, #1
 8011624:	bfb8      	it	lt
 8011626:	2201      	movlt	r2, #1
 8011628:	e006      	b.n	8011638 <_dtoa_r+0x230>
 801162a:	2201      	movs	r2, #1
 801162c:	9208      	str	r2, [sp, #32]
 801162e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011630:	2a00      	cmp	r2, #0
 8011632:	dd29      	ble.n	8011688 <_dtoa_r+0x280>
 8011634:	4693      	mov	fp, r2
 8011636:	4692      	mov	sl, r2
 8011638:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801163c:	2100      	movs	r1, #0
 801163e:	2004      	movs	r0, #4
 8011640:	f100 0614 	add.w	r6, r0, #20
 8011644:	4296      	cmp	r6, r2
 8011646:	d926      	bls.n	8011696 <_dtoa_r+0x28e>
 8011648:	6079      	str	r1, [r7, #4]
 801164a:	4648      	mov	r0, r9
 801164c:	9305      	str	r3, [sp, #20]
 801164e:	f000 fd39 	bl	80120c4 <_Balloc>
 8011652:	9b05      	ldr	r3, [sp, #20]
 8011654:	4607      	mov	r7, r0
 8011656:	2800      	cmp	r0, #0
 8011658:	d13e      	bne.n	80116d8 <_dtoa_r+0x2d0>
 801165a:	4b1e      	ldr	r3, [pc, #120]	@ (80116d4 <_dtoa_r+0x2cc>)
 801165c:	4602      	mov	r2, r0
 801165e:	f240 11af 	movw	r1, #431	@ 0x1af
 8011662:	e6ea      	b.n	801143a <_dtoa_r+0x32>
 8011664:	2200      	movs	r2, #0
 8011666:	e7e1      	b.n	801162c <_dtoa_r+0x224>
 8011668:	2200      	movs	r2, #0
 801166a:	e7d3      	b.n	8011614 <_dtoa_r+0x20c>
 801166c:	2401      	movs	r4, #1
 801166e:	2200      	movs	r2, #0
 8011670:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8011674:	f04f 3bff 	mov.w	fp, #4294967295
 8011678:	2100      	movs	r1, #0
 801167a:	46da      	mov	sl, fp
 801167c:	2212      	movs	r2, #18
 801167e:	9109      	str	r1, [sp, #36]	@ 0x24
 8011680:	e7da      	b.n	8011638 <_dtoa_r+0x230>
 8011682:	2201      	movs	r2, #1
 8011684:	9208      	str	r2, [sp, #32]
 8011686:	e7f5      	b.n	8011674 <_dtoa_r+0x26c>
 8011688:	f04f 0b01 	mov.w	fp, #1
 801168c:	46da      	mov	sl, fp
 801168e:	465a      	mov	r2, fp
 8011690:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8011694:	e7d0      	b.n	8011638 <_dtoa_r+0x230>
 8011696:	3101      	adds	r1, #1
 8011698:	0040      	lsls	r0, r0, #1
 801169a:	e7d1      	b.n	8011640 <_dtoa_r+0x238>
 801169c:	f3af 8000 	nop.w
 80116a0:	636f4361 	.word	0x636f4361
 80116a4:	3fd287a7 	.word	0x3fd287a7
 80116a8:	8b60c8b3 	.word	0x8b60c8b3
 80116ac:	3fc68a28 	.word	0x3fc68a28
 80116b0:	509f79fb 	.word	0x509f79fb
 80116b4:	3fd34413 	.word	0x3fd34413
 80116b8:	08027d29 	.word	0x08027d29
 80116bc:	08027d40 	.word	0x08027d40
 80116c0:	7ff00000 	.word	0x7ff00000
 80116c4:	08027d25 	.word	0x08027d25
 80116c8:	08027cf9 	.word	0x08027cf9
 80116cc:	08027cf8 	.word	0x08027cf8
 80116d0:	08027e90 	.word	0x08027e90
 80116d4:	08027d98 	.word	0x08027d98
 80116d8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 80116dc:	f1ba 0f0e 	cmp.w	sl, #14
 80116e0:	6010      	str	r0, [r2, #0]
 80116e2:	d86e      	bhi.n	80117c2 <_dtoa_r+0x3ba>
 80116e4:	2c00      	cmp	r4, #0
 80116e6:	d06c      	beq.n	80117c2 <_dtoa_r+0x3ba>
 80116e8:	f1b8 0f00 	cmp.w	r8, #0
 80116ec:	f340 80b4 	ble.w	8011858 <_dtoa_r+0x450>
 80116f0:	4ac8      	ldr	r2, [pc, #800]	@ (8011a14 <_dtoa_r+0x60c>)
 80116f2:	f008 010f 	and.w	r1, r8, #15
 80116f6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80116fa:	f418 7f80 	tst.w	r8, #256	@ 0x100
 80116fe:	ed92 7b00 	vldr	d7, [r2]
 8011702:	ea4f 1128 	mov.w	r1, r8, asr #4
 8011706:	f000 809b 	beq.w	8011840 <_dtoa_r+0x438>
 801170a:	4ac3      	ldr	r2, [pc, #780]	@ (8011a18 <_dtoa_r+0x610>)
 801170c:	ed92 6b08 	vldr	d6, [r2, #32]
 8011710:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8011714:	ed8d 6b02 	vstr	d6, [sp, #8]
 8011718:	f001 010f 	and.w	r1, r1, #15
 801171c:	2203      	movs	r2, #3
 801171e:	48be      	ldr	r0, [pc, #760]	@ (8011a18 <_dtoa_r+0x610>)
 8011720:	2900      	cmp	r1, #0
 8011722:	f040 808f 	bne.w	8011844 <_dtoa_r+0x43c>
 8011726:	ed9d 6b02 	vldr	d6, [sp, #8]
 801172a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801172e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011732:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8011734:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011738:	2900      	cmp	r1, #0
 801173a:	f000 80b3 	beq.w	80118a4 <_dtoa_r+0x49c>
 801173e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8011742:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8011746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801174a:	f140 80ab 	bpl.w	80118a4 <_dtoa_r+0x49c>
 801174e:	f1ba 0f00 	cmp.w	sl, #0
 8011752:	f000 80a7 	beq.w	80118a4 <_dtoa_r+0x49c>
 8011756:	f1bb 0f00 	cmp.w	fp, #0
 801175a:	dd30      	ble.n	80117be <_dtoa_r+0x3b6>
 801175c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8011760:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011764:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011768:	f108 31ff 	add.w	r1, r8, #4294967295
 801176c:	9105      	str	r1, [sp, #20]
 801176e:	3201      	adds	r2, #1
 8011770:	465c      	mov	r4, fp
 8011772:	ed9d 6b02 	vldr	d6, [sp, #8]
 8011776:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801177a:	ee07 2a90 	vmov	s15, r2
 801177e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8011782:	eea7 5b06 	vfma.f64	d5, d7, d6
 8011786:	ee15 2a90 	vmov	r2, s11
 801178a:	ec51 0b15 	vmov	r0, r1, d5
 801178e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8011792:	2c00      	cmp	r4, #0
 8011794:	f040 808a 	bne.w	80118ac <_dtoa_r+0x4a4>
 8011798:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801179c:	ee36 6b47 	vsub.f64	d6, d6, d7
 80117a0:	ec41 0b17 	vmov	d7, r0, r1
 80117a4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80117a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117ac:	f300 826a 	bgt.w	8011c84 <_dtoa_r+0x87c>
 80117b0:	eeb1 7b47 	vneg.f64	d7, d7
 80117b4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80117b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117bc:	d423      	bmi.n	8011806 <_dtoa_r+0x3fe>
 80117be:	ed8d 8b02 	vstr	d8, [sp, #8]
 80117c2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80117c4:	2a00      	cmp	r2, #0
 80117c6:	f2c0 8129 	blt.w	8011a1c <_dtoa_r+0x614>
 80117ca:	f1b8 0f0e 	cmp.w	r8, #14
 80117ce:	f300 8125 	bgt.w	8011a1c <_dtoa_r+0x614>
 80117d2:	4b90      	ldr	r3, [pc, #576]	@ (8011a14 <_dtoa_r+0x60c>)
 80117d4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80117d8:	ed93 6b00 	vldr	d6, [r3]
 80117dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80117de:	2b00      	cmp	r3, #0
 80117e0:	f280 80c8 	bge.w	8011974 <_dtoa_r+0x56c>
 80117e4:	f1ba 0f00 	cmp.w	sl, #0
 80117e8:	f300 80c4 	bgt.w	8011974 <_dtoa_r+0x56c>
 80117ec:	d10b      	bne.n	8011806 <_dtoa_r+0x3fe>
 80117ee:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80117f2:	ee26 6b07 	vmul.f64	d6, d6, d7
 80117f6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80117fa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80117fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011802:	f2c0 823c 	blt.w	8011c7e <_dtoa_r+0x876>
 8011806:	2400      	movs	r4, #0
 8011808:	4625      	mov	r5, r4
 801180a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801180c:	43db      	mvns	r3, r3
 801180e:	9305      	str	r3, [sp, #20]
 8011810:	463e      	mov	r6, r7
 8011812:	f04f 0800 	mov.w	r8, #0
 8011816:	4621      	mov	r1, r4
 8011818:	4648      	mov	r0, r9
 801181a:	f000 fc93 	bl	8012144 <_Bfree>
 801181e:	2d00      	cmp	r5, #0
 8011820:	f000 80a2 	beq.w	8011968 <_dtoa_r+0x560>
 8011824:	f1b8 0f00 	cmp.w	r8, #0
 8011828:	d005      	beq.n	8011836 <_dtoa_r+0x42e>
 801182a:	45a8      	cmp	r8, r5
 801182c:	d003      	beq.n	8011836 <_dtoa_r+0x42e>
 801182e:	4641      	mov	r1, r8
 8011830:	4648      	mov	r0, r9
 8011832:	f000 fc87 	bl	8012144 <_Bfree>
 8011836:	4629      	mov	r1, r5
 8011838:	4648      	mov	r0, r9
 801183a:	f000 fc83 	bl	8012144 <_Bfree>
 801183e:	e093      	b.n	8011968 <_dtoa_r+0x560>
 8011840:	2202      	movs	r2, #2
 8011842:	e76c      	b.n	801171e <_dtoa_r+0x316>
 8011844:	07cc      	lsls	r4, r1, #31
 8011846:	d504      	bpl.n	8011852 <_dtoa_r+0x44a>
 8011848:	ed90 6b00 	vldr	d6, [r0]
 801184c:	3201      	adds	r2, #1
 801184e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011852:	1049      	asrs	r1, r1, #1
 8011854:	3008      	adds	r0, #8
 8011856:	e763      	b.n	8011720 <_dtoa_r+0x318>
 8011858:	d022      	beq.n	80118a0 <_dtoa_r+0x498>
 801185a:	f1c8 0100 	rsb	r1, r8, #0
 801185e:	4a6d      	ldr	r2, [pc, #436]	@ (8011a14 <_dtoa_r+0x60c>)
 8011860:	f001 000f 	and.w	r0, r1, #15
 8011864:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8011868:	ed92 7b00 	vldr	d7, [r2]
 801186c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8011870:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011874:	4868      	ldr	r0, [pc, #416]	@ (8011a18 <_dtoa_r+0x610>)
 8011876:	1109      	asrs	r1, r1, #4
 8011878:	2400      	movs	r4, #0
 801187a:	2202      	movs	r2, #2
 801187c:	b929      	cbnz	r1, 801188a <_dtoa_r+0x482>
 801187e:	2c00      	cmp	r4, #0
 8011880:	f43f af57 	beq.w	8011732 <_dtoa_r+0x32a>
 8011884:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011888:	e753      	b.n	8011732 <_dtoa_r+0x32a>
 801188a:	07ce      	lsls	r6, r1, #31
 801188c:	d505      	bpl.n	801189a <_dtoa_r+0x492>
 801188e:	ed90 6b00 	vldr	d6, [r0]
 8011892:	3201      	adds	r2, #1
 8011894:	2401      	movs	r4, #1
 8011896:	ee27 7b06 	vmul.f64	d7, d7, d6
 801189a:	1049      	asrs	r1, r1, #1
 801189c:	3008      	adds	r0, #8
 801189e:	e7ed      	b.n	801187c <_dtoa_r+0x474>
 80118a0:	2202      	movs	r2, #2
 80118a2:	e746      	b.n	8011732 <_dtoa_r+0x32a>
 80118a4:	f8cd 8014 	str.w	r8, [sp, #20]
 80118a8:	4654      	mov	r4, sl
 80118aa:	e762      	b.n	8011772 <_dtoa_r+0x36a>
 80118ac:	4a59      	ldr	r2, [pc, #356]	@ (8011a14 <_dtoa_r+0x60c>)
 80118ae:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80118b2:	ed12 4b02 	vldr	d4, [r2, #-8]
 80118b6:	9a08      	ldr	r2, [sp, #32]
 80118b8:	ec41 0b17 	vmov	d7, r0, r1
 80118bc:	443c      	add	r4, r7
 80118be:	b34a      	cbz	r2, 8011914 <_dtoa_r+0x50c>
 80118c0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 80118c4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 80118c8:	463e      	mov	r6, r7
 80118ca:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80118ce:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80118d2:	ee35 7b47 	vsub.f64	d7, d5, d7
 80118d6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80118da:	ee14 2a90 	vmov	r2, s9
 80118de:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80118e2:	3230      	adds	r2, #48	@ 0x30
 80118e4:	ee36 6b45 	vsub.f64	d6, d6, d5
 80118e8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80118ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118f0:	f806 2b01 	strb.w	r2, [r6], #1
 80118f4:	d438      	bmi.n	8011968 <_dtoa_r+0x560>
 80118f6:	ee32 5b46 	vsub.f64	d5, d2, d6
 80118fa:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80118fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011902:	d46e      	bmi.n	80119e2 <_dtoa_r+0x5da>
 8011904:	42a6      	cmp	r6, r4
 8011906:	f43f af5a 	beq.w	80117be <_dtoa_r+0x3b6>
 801190a:	ee27 7b03 	vmul.f64	d7, d7, d3
 801190e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8011912:	e7e0      	b.n	80118d6 <_dtoa_r+0x4ce>
 8011914:	4621      	mov	r1, r4
 8011916:	463e      	mov	r6, r7
 8011918:	ee27 7b04 	vmul.f64	d7, d7, d4
 801191c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8011920:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8011924:	ee14 2a90 	vmov	r2, s9
 8011928:	3230      	adds	r2, #48	@ 0x30
 801192a:	f806 2b01 	strb.w	r2, [r6], #1
 801192e:	42a6      	cmp	r6, r4
 8011930:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8011934:	ee36 6b45 	vsub.f64	d6, d6, d5
 8011938:	d119      	bne.n	801196e <_dtoa_r+0x566>
 801193a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801193e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8011942:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8011946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801194a:	dc4a      	bgt.n	80119e2 <_dtoa_r+0x5da>
 801194c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8011950:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8011954:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011958:	f57f af31 	bpl.w	80117be <_dtoa_r+0x3b6>
 801195c:	460e      	mov	r6, r1
 801195e:	3901      	subs	r1, #1
 8011960:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011964:	2b30      	cmp	r3, #48	@ 0x30
 8011966:	d0f9      	beq.n	801195c <_dtoa_r+0x554>
 8011968:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801196c:	e027      	b.n	80119be <_dtoa_r+0x5b6>
 801196e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8011972:	e7d5      	b.n	8011920 <_dtoa_r+0x518>
 8011974:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011978:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 801197c:	463e      	mov	r6, r7
 801197e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8011982:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8011986:	ee15 3a10 	vmov	r3, s10
 801198a:	3330      	adds	r3, #48	@ 0x30
 801198c:	f806 3b01 	strb.w	r3, [r6], #1
 8011990:	1bf3      	subs	r3, r6, r7
 8011992:	459a      	cmp	sl, r3
 8011994:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8011998:	eea3 7b46 	vfms.f64	d7, d3, d6
 801199c:	d132      	bne.n	8011a04 <_dtoa_r+0x5fc>
 801199e:	ee37 7b07 	vadd.f64	d7, d7, d7
 80119a2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80119a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119aa:	dc18      	bgt.n	80119de <_dtoa_r+0x5d6>
 80119ac:	eeb4 7b46 	vcmp.f64	d7, d6
 80119b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119b4:	d103      	bne.n	80119be <_dtoa_r+0x5b6>
 80119b6:	ee15 3a10 	vmov	r3, s10
 80119ba:	07db      	lsls	r3, r3, #31
 80119bc:	d40f      	bmi.n	80119de <_dtoa_r+0x5d6>
 80119be:	9901      	ldr	r1, [sp, #4]
 80119c0:	4648      	mov	r0, r9
 80119c2:	f000 fbbf 	bl	8012144 <_Bfree>
 80119c6:	2300      	movs	r3, #0
 80119c8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80119ca:	7033      	strb	r3, [r6, #0]
 80119cc:	f108 0301 	add.w	r3, r8, #1
 80119d0:	6013      	str	r3, [r2, #0]
 80119d2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	f000 824b 	beq.w	8011e70 <_dtoa_r+0xa68>
 80119da:	601e      	str	r6, [r3, #0]
 80119dc:	e248      	b.n	8011e70 <_dtoa_r+0xa68>
 80119de:	f8cd 8014 	str.w	r8, [sp, #20]
 80119e2:	4633      	mov	r3, r6
 80119e4:	461e      	mov	r6, r3
 80119e6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80119ea:	2a39      	cmp	r2, #57	@ 0x39
 80119ec:	d106      	bne.n	80119fc <_dtoa_r+0x5f4>
 80119ee:	429f      	cmp	r7, r3
 80119f0:	d1f8      	bne.n	80119e4 <_dtoa_r+0x5dc>
 80119f2:	9a05      	ldr	r2, [sp, #20]
 80119f4:	3201      	adds	r2, #1
 80119f6:	9205      	str	r2, [sp, #20]
 80119f8:	2230      	movs	r2, #48	@ 0x30
 80119fa:	703a      	strb	r2, [r7, #0]
 80119fc:	781a      	ldrb	r2, [r3, #0]
 80119fe:	3201      	adds	r2, #1
 8011a00:	701a      	strb	r2, [r3, #0]
 8011a02:	e7b1      	b.n	8011968 <_dtoa_r+0x560>
 8011a04:	ee27 7b04 	vmul.f64	d7, d7, d4
 8011a08:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011a0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a10:	d1b5      	bne.n	801197e <_dtoa_r+0x576>
 8011a12:	e7d4      	b.n	80119be <_dtoa_r+0x5b6>
 8011a14:	08027e90 	.word	0x08027e90
 8011a18:	08027e68 	.word	0x08027e68
 8011a1c:	9908      	ldr	r1, [sp, #32]
 8011a1e:	2900      	cmp	r1, #0
 8011a20:	f000 80e9 	beq.w	8011bf6 <_dtoa_r+0x7ee>
 8011a24:	9907      	ldr	r1, [sp, #28]
 8011a26:	2901      	cmp	r1, #1
 8011a28:	f300 80cb 	bgt.w	8011bc2 <_dtoa_r+0x7ba>
 8011a2c:	2d00      	cmp	r5, #0
 8011a2e:	f000 80c4 	beq.w	8011bba <_dtoa_r+0x7b2>
 8011a32:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8011a36:	9e04      	ldr	r6, [sp, #16]
 8011a38:	461c      	mov	r4, r3
 8011a3a:	9305      	str	r3, [sp, #20]
 8011a3c:	9b04      	ldr	r3, [sp, #16]
 8011a3e:	4413      	add	r3, r2
 8011a40:	9304      	str	r3, [sp, #16]
 8011a42:	9b06      	ldr	r3, [sp, #24]
 8011a44:	2101      	movs	r1, #1
 8011a46:	4413      	add	r3, r2
 8011a48:	4648      	mov	r0, r9
 8011a4a:	9306      	str	r3, [sp, #24]
 8011a4c:	f000 fc2e 	bl	80122ac <__i2b>
 8011a50:	9b05      	ldr	r3, [sp, #20]
 8011a52:	4605      	mov	r5, r0
 8011a54:	b166      	cbz	r6, 8011a70 <_dtoa_r+0x668>
 8011a56:	9a06      	ldr	r2, [sp, #24]
 8011a58:	2a00      	cmp	r2, #0
 8011a5a:	dd09      	ble.n	8011a70 <_dtoa_r+0x668>
 8011a5c:	42b2      	cmp	r2, r6
 8011a5e:	9904      	ldr	r1, [sp, #16]
 8011a60:	bfa8      	it	ge
 8011a62:	4632      	movge	r2, r6
 8011a64:	1a89      	subs	r1, r1, r2
 8011a66:	9104      	str	r1, [sp, #16]
 8011a68:	9906      	ldr	r1, [sp, #24]
 8011a6a:	1ab6      	subs	r6, r6, r2
 8011a6c:	1a8a      	subs	r2, r1, r2
 8011a6e:	9206      	str	r2, [sp, #24]
 8011a70:	b30b      	cbz	r3, 8011ab6 <_dtoa_r+0x6ae>
 8011a72:	9a08      	ldr	r2, [sp, #32]
 8011a74:	2a00      	cmp	r2, #0
 8011a76:	f000 80c5 	beq.w	8011c04 <_dtoa_r+0x7fc>
 8011a7a:	2c00      	cmp	r4, #0
 8011a7c:	f000 80bf 	beq.w	8011bfe <_dtoa_r+0x7f6>
 8011a80:	4629      	mov	r1, r5
 8011a82:	4622      	mov	r2, r4
 8011a84:	4648      	mov	r0, r9
 8011a86:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011a88:	f000 fcc8 	bl	801241c <__pow5mult>
 8011a8c:	9a01      	ldr	r2, [sp, #4]
 8011a8e:	4601      	mov	r1, r0
 8011a90:	4605      	mov	r5, r0
 8011a92:	4648      	mov	r0, r9
 8011a94:	f000 fc20 	bl	80122d8 <__multiply>
 8011a98:	9901      	ldr	r1, [sp, #4]
 8011a9a:	9005      	str	r0, [sp, #20]
 8011a9c:	4648      	mov	r0, r9
 8011a9e:	f000 fb51 	bl	8012144 <_Bfree>
 8011aa2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011aa4:	1b1b      	subs	r3, r3, r4
 8011aa6:	f000 80b0 	beq.w	8011c0a <_dtoa_r+0x802>
 8011aaa:	9905      	ldr	r1, [sp, #20]
 8011aac:	461a      	mov	r2, r3
 8011aae:	4648      	mov	r0, r9
 8011ab0:	f000 fcb4 	bl	801241c <__pow5mult>
 8011ab4:	9001      	str	r0, [sp, #4]
 8011ab6:	2101      	movs	r1, #1
 8011ab8:	4648      	mov	r0, r9
 8011aba:	f000 fbf7 	bl	80122ac <__i2b>
 8011abe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011ac0:	4604      	mov	r4, r0
 8011ac2:	2b00      	cmp	r3, #0
 8011ac4:	f000 81da 	beq.w	8011e7c <_dtoa_r+0xa74>
 8011ac8:	461a      	mov	r2, r3
 8011aca:	4601      	mov	r1, r0
 8011acc:	4648      	mov	r0, r9
 8011ace:	f000 fca5 	bl	801241c <__pow5mult>
 8011ad2:	9b07      	ldr	r3, [sp, #28]
 8011ad4:	2b01      	cmp	r3, #1
 8011ad6:	4604      	mov	r4, r0
 8011ad8:	f300 80a0 	bgt.w	8011c1c <_dtoa_r+0x814>
 8011adc:	9b02      	ldr	r3, [sp, #8]
 8011ade:	2b00      	cmp	r3, #0
 8011ae0:	f040 8096 	bne.w	8011c10 <_dtoa_r+0x808>
 8011ae4:	9b03      	ldr	r3, [sp, #12]
 8011ae6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8011aea:	2a00      	cmp	r2, #0
 8011aec:	f040 8092 	bne.w	8011c14 <_dtoa_r+0x80c>
 8011af0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8011af4:	0d12      	lsrs	r2, r2, #20
 8011af6:	0512      	lsls	r2, r2, #20
 8011af8:	2a00      	cmp	r2, #0
 8011afa:	f000 808d 	beq.w	8011c18 <_dtoa_r+0x810>
 8011afe:	9b04      	ldr	r3, [sp, #16]
 8011b00:	3301      	adds	r3, #1
 8011b02:	9304      	str	r3, [sp, #16]
 8011b04:	9b06      	ldr	r3, [sp, #24]
 8011b06:	3301      	adds	r3, #1
 8011b08:	9306      	str	r3, [sp, #24]
 8011b0a:	2301      	movs	r3, #1
 8011b0c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011b0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011b10:	2b00      	cmp	r3, #0
 8011b12:	f000 81b9 	beq.w	8011e88 <_dtoa_r+0xa80>
 8011b16:	6922      	ldr	r2, [r4, #16]
 8011b18:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8011b1c:	6910      	ldr	r0, [r2, #16]
 8011b1e:	f000 fb79 	bl	8012214 <__hi0bits>
 8011b22:	f1c0 0020 	rsb	r0, r0, #32
 8011b26:	9b06      	ldr	r3, [sp, #24]
 8011b28:	4418      	add	r0, r3
 8011b2a:	f010 001f 	ands.w	r0, r0, #31
 8011b2e:	f000 8081 	beq.w	8011c34 <_dtoa_r+0x82c>
 8011b32:	f1c0 0220 	rsb	r2, r0, #32
 8011b36:	2a04      	cmp	r2, #4
 8011b38:	dd73      	ble.n	8011c22 <_dtoa_r+0x81a>
 8011b3a:	9b04      	ldr	r3, [sp, #16]
 8011b3c:	f1c0 001c 	rsb	r0, r0, #28
 8011b40:	4403      	add	r3, r0
 8011b42:	9304      	str	r3, [sp, #16]
 8011b44:	9b06      	ldr	r3, [sp, #24]
 8011b46:	4406      	add	r6, r0
 8011b48:	4403      	add	r3, r0
 8011b4a:	9306      	str	r3, [sp, #24]
 8011b4c:	9b04      	ldr	r3, [sp, #16]
 8011b4e:	2b00      	cmp	r3, #0
 8011b50:	dd05      	ble.n	8011b5e <_dtoa_r+0x756>
 8011b52:	9901      	ldr	r1, [sp, #4]
 8011b54:	461a      	mov	r2, r3
 8011b56:	4648      	mov	r0, r9
 8011b58:	f000 fcba 	bl	80124d0 <__lshift>
 8011b5c:	9001      	str	r0, [sp, #4]
 8011b5e:	9b06      	ldr	r3, [sp, #24]
 8011b60:	2b00      	cmp	r3, #0
 8011b62:	dd05      	ble.n	8011b70 <_dtoa_r+0x768>
 8011b64:	4621      	mov	r1, r4
 8011b66:	461a      	mov	r2, r3
 8011b68:	4648      	mov	r0, r9
 8011b6a:	f000 fcb1 	bl	80124d0 <__lshift>
 8011b6e:	4604      	mov	r4, r0
 8011b70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011b72:	2b00      	cmp	r3, #0
 8011b74:	d060      	beq.n	8011c38 <_dtoa_r+0x830>
 8011b76:	9801      	ldr	r0, [sp, #4]
 8011b78:	4621      	mov	r1, r4
 8011b7a:	f000 fd15 	bl	80125a8 <__mcmp>
 8011b7e:	2800      	cmp	r0, #0
 8011b80:	da5a      	bge.n	8011c38 <_dtoa_r+0x830>
 8011b82:	f108 33ff 	add.w	r3, r8, #4294967295
 8011b86:	9305      	str	r3, [sp, #20]
 8011b88:	9901      	ldr	r1, [sp, #4]
 8011b8a:	2300      	movs	r3, #0
 8011b8c:	220a      	movs	r2, #10
 8011b8e:	4648      	mov	r0, r9
 8011b90:	f000 fafa 	bl	8012188 <__multadd>
 8011b94:	9b08      	ldr	r3, [sp, #32]
 8011b96:	9001      	str	r0, [sp, #4]
 8011b98:	2b00      	cmp	r3, #0
 8011b9a:	f000 8177 	beq.w	8011e8c <_dtoa_r+0xa84>
 8011b9e:	4629      	mov	r1, r5
 8011ba0:	2300      	movs	r3, #0
 8011ba2:	220a      	movs	r2, #10
 8011ba4:	4648      	mov	r0, r9
 8011ba6:	f000 faef 	bl	8012188 <__multadd>
 8011baa:	f1bb 0f00 	cmp.w	fp, #0
 8011bae:	4605      	mov	r5, r0
 8011bb0:	dc6e      	bgt.n	8011c90 <_dtoa_r+0x888>
 8011bb2:	9b07      	ldr	r3, [sp, #28]
 8011bb4:	2b02      	cmp	r3, #2
 8011bb6:	dc48      	bgt.n	8011c4a <_dtoa_r+0x842>
 8011bb8:	e06a      	b.n	8011c90 <_dtoa_r+0x888>
 8011bba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011bbc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8011bc0:	e739      	b.n	8011a36 <_dtoa_r+0x62e>
 8011bc2:	f10a 34ff 	add.w	r4, sl, #4294967295
 8011bc6:	42a3      	cmp	r3, r4
 8011bc8:	db07      	blt.n	8011bda <_dtoa_r+0x7d2>
 8011bca:	f1ba 0f00 	cmp.w	sl, #0
 8011bce:	eba3 0404 	sub.w	r4, r3, r4
 8011bd2:	db0b      	blt.n	8011bec <_dtoa_r+0x7e4>
 8011bd4:	9e04      	ldr	r6, [sp, #16]
 8011bd6:	4652      	mov	r2, sl
 8011bd8:	e72f      	b.n	8011a3a <_dtoa_r+0x632>
 8011bda:	1ae2      	subs	r2, r4, r3
 8011bdc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011bde:	9e04      	ldr	r6, [sp, #16]
 8011be0:	4413      	add	r3, r2
 8011be2:	930a      	str	r3, [sp, #40]	@ 0x28
 8011be4:	4652      	mov	r2, sl
 8011be6:	4623      	mov	r3, r4
 8011be8:	2400      	movs	r4, #0
 8011bea:	e726      	b.n	8011a3a <_dtoa_r+0x632>
 8011bec:	9a04      	ldr	r2, [sp, #16]
 8011bee:	eba2 060a 	sub.w	r6, r2, sl
 8011bf2:	2200      	movs	r2, #0
 8011bf4:	e721      	b.n	8011a3a <_dtoa_r+0x632>
 8011bf6:	9e04      	ldr	r6, [sp, #16]
 8011bf8:	9d08      	ldr	r5, [sp, #32]
 8011bfa:	461c      	mov	r4, r3
 8011bfc:	e72a      	b.n	8011a54 <_dtoa_r+0x64c>
 8011bfe:	9a01      	ldr	r2, [sp, #4]
 8011c00:	9205      	str	r2, [sp, #20]
 8011c02:	e752      	b.n	8011aaa <_dtoa_r+0x6a2>
 8011c04:	9901      	ldr	r1, [sp, #4]
 8011c06:	461a      	mov	r2, r3
 8011c08:	e751      	b.n	8011aae <_dtoa_r+0x6a6>
 8011c0a:	9b05      	ldr	r3, [sp, #20]
 8011c0c:	9301      	str	r3, [sp, #4]
 8011c0e:	e752      	b.n	8011ab6 <_dtoa_r+0x6ae>
 8011c10:	2300      	movs	r3, #0
 8011c12:	e77b      	b.n	8011b0c <_dtoa_r+0x704>
 8011c14:	9b02      	ldr	r3, [sp, #8]
 8011c16:	e779      	b.n	8011b0c <_dtoa_r+0x704>
 8011c18:	920b      	str	r2, [sp, #44]	@ 0x2c
 8011c1a:	e778      	b.n	8011b0e <_dtoa_r+0x706>
 8011c1c:	2300      	movs	r3, #0
 8011c1e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011c20:	e779      	b.n	8011b16 <_dtoa_r+0x70e>
 8011c22:	d093      	beq.n	8011b4c <_dtoa_r+0x744>
 8011c24:	9b04      	ldr	r3, [sp, #16]
 8011c26:	321c      	adds	r2, #28
 8011c28:	4413      	add	r3, r2
 8011c2a:	9304      	str	r3, [sp, #16]
 8011c2c:	9b06      	ldr	r3, [sp, #24]
 8011c2e:	4416      	add	r6, r2
 8011c30:	4413      	add	r3, r2
 8011c32:	e78a      	b.n	8011b4a <_dtoa_r+0x742>
 8011c34:	4602      	mov	r2, r0
 8011c36:	e7f5      	b.n	8011c24 <_dtoa_r+0x81c>
 8011c38:	f1ba 0f00 	cmp.w	sl, #0
 8011c3c:	f8cd 8014 	str.w	r8, [sp, #20]
 8011c40:	46d3      	mov	fp, sl
 8011c42:	dc21      	bgt.n	8011c88 <_dtoa_r+0x880>
 8011c44:	9b07      	ldr	r3, [sp, #28]
 8011c46:	2b02      	cmp	r3, #2
 8011c48:	dd1e      	ble.n	8011c88 <_dtoa_r+0x880>
 8011c4a:	f1bb 0f00 	cmp.w	fp, #0
 8011c4e:	f47f addc 	bne.w	801180a <_dtoa_r+0x402>
 8011c52:	4621      	mov	r1, r4
 8011c54:	465b      	mov	r3, fp
 8011c56:	2205      	movs	r2, #5
 8011c58:	4648      	mov	r0, r9
 8011c5a:	f000 fa95 	bl	8012188 <__multadd>
 8011c5e:	4601      	mov	r1, r0
 8011c60:	4604      	mov	r4, r0
 8011c62:	9801      	ldr	r0, [sp, #4]
 8011c64:	f000 fca0 	bl	80125a8 <__mcmp>
 8011c68:	2800      	cmp	r0, #0
 8011c6a:	f77f adce 	ble.w	801180a <_dtoa_r+0x402>
 8011c6e:	463e      	mov	r6, r7
 8011c70:	2331      	movs	r3, #49	@ 0x31
 8011c72:	f806 3b01 	strb.w	r3, [r6], #1
 8011c76:	9b05      	ldr	r3, [sp, #20]
 8011c78:	3301      	adds	r3, #1
 8011c7a:	9305      	str	r3, [sp, #20]
 8011c7c:	e5c9      	b.n	8011812 <_dtoa_r+0x40a>
 8011c7e:	f8cd 8014 	str.w	r8, [sp, #20]
 8011c82:	4654      	mov	r4, sl
 8011c84:	4625      	mov	r5, r4
 8011c86:	e7f2      	b.n	8011c6e <_dtoa_r+0x866>
 8011c88:	9b08      	ldr	r3, [sp, #32]
 8011c8a:	2b00      	cmp	r3, #0
 8011c8c:	f000 8102 	beq.w	8011e94 <_dtoa_r+0xa8c>
 8011c90:	2e00      	cmp	r6, #0
 8011c92:	dd05      	ble.n	8011ca0 <_dtoa_r+0x898>
 8011c94:	4629      	mov	r1, r5
 8011c96:	4632      	mov	r2, r6
 8011c98:	4648      	mov	r0, r9
 8011c9a:	f000 fc19 	bl	80124d0 <__lshift>
 8011c9e:	4605      	mov	r5, r0
 8011ca0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011ca2:	2b00      	cmp	r3, #0
 8011ca4:	d058      	beq.n	8011d58 <_dtoa_r+0x950>
 8011ca6:	6869      	ldr	r1, [r5, #4]
 8011ca8:	4648      	mov	r0, r9
 8011caa:	f000 fa0b 	bl	80120c4 <_Balloc>
 8011cae:	4606      	mov	r6, r0
 8011cb0:	b928      	cbnz	r0, 8011cbe <_dtoa_r+0x8b6>
 8011cb2:	4b82      	ldr	r3, [pc, #520]	@ (8011ebc <_dtoa_r+0xab4>)
 8011cb4:	4602      	mov	r2, r0
 8011cb6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8011cba:	f7ff bbbe 	b.w	801143a <_dtoa_r+0x32>
 8011cbe:	692a      	ldr	r2, [r5, #16]
 8011cc0:	3202      	adds	r2, #2
 8011cc2:	0092      	lsls	r2, r2, #2
 8011cc4:	f105 010c 	add.w	r1, r5, #12
 8011cc8:	300c      	adds	r0, #12
 8011cca:	f7ff fb06 	bl	80112da <memcpy>
 8011cce:	2201      	movs	r2, #1
 8011cd0:	4631      	mov	r1, r6
 8011cd2:	4648      	mov	r0, r9
 8011cd4:	f000 fbfc 	bl	80124d0 <__lshift>
 8011cd8:	1c7b      	adds	r3, r7, #1
 8011cda:	9304      	str	r3, [sp, #16]
 8011cdc:	eb07 030b 	add.w	r3, r7, fp
 8011ce0:	9309      	str	r3, [sp, #36]	@ 0x24
 8011ce2:	9b02      	ldr	r3, [sp, #8]
 8011ce4:	f003 0301 	and.w	r3, r3, #1
 8011ce8:	46a8      	mov	r8, r5
 8011cea:	9308      	str	r3, [sp, #32]
 8011cec:	4605      	mov	r5, r0
 8011cee:	9b04      	ldr	r3, [sp, #16]
 8011cf0:	9801      	ldr	r0, [sp, #4]
 8011cf2:	4621      	mov	r1, r4
 8011cf4:	f103 3bff 	add.w	fp, r3, #4294967295
 8011cf8:	f7ff fafd 	bl	80112f6 <quorem>
 8011cfc:	4641      	mov	r1, r8
 8011cfe:	9002      	str	r0, [sp, #8]
 8011d00:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8011d04:	9801      	ldr	r0, [sp, #4]
 8011d06:	f000 fc4f 	bl	80125a8 <__mcmp>
 8011d0a:	462a      	mov	r2, r5
 8011d0c:	9006      	str	r0, [sp, #24]
 8011d0e:	4621      	mov	r1, r4
 8011d10:	4648      	mov	r0, r9
 8011d12:	f000 fc65 	bl	80125e0 <__mdiff>
 8011d16:	68c2      	ldr	r2, [r0, #12]
 8011d18:	4606      	mov	r6, r0
 8011d1a:	b9fa      	cbnz	r2, 8011d5c <_dtoa_r+0x954>
 8011d1c:	4601      	mov	r1, r0
 8011d1e:	9801      	ldr	r0, [sp, #4]
 8011d20:	f000 fc42 	bl	80125a8 <__mcmp>
 8011d24:	4602      	mov	r2, r0
 8011d26:	4631      	mov	r1, r6
 8011d28:	4648      	mov	r0, r9
 8011d2a:	920a      	str	r2, [sp, #40]	@ 0x28
 8011d2c:	f000 fa0a 	bl	8012144 <_Bfree>
 8011d30:	9b07      	ldr	r3, [sp, #28]
 8011d32:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011d34:	9e04      	ldr	r6, [sp, #16]
 8011d36:	ea42 0103 	orr.w	r1, r2, r3
 8011d3a:	9b08      	ldr	r3, [sp, #32]
 8011d3c:	4319      	orrs	r1, r3
 8011d3e:	d10f      	bne.n	8011d60 <_dtoa_r+0x958>
 8011d40:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8011d44:	d028      	beq.n	8011d98 <_dtoa_r+0x990>
 8011d46:	9b06      	ldr	r3, [sp, #24]
 8011d48:	2b00      	cmp	r3, #0
 8011d4a:	dd02      	ble.n	8011d52 <_dtoa_r+0x94a>
 8011d4c:	9b02      	ldr	r3, [sp, #8]
 8011d4e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8011d52:	f88b a000 	strb.w	sl, [fp]
 8011d56:	e55e      	b.n	8011816 <_dtoa_r+0x40e>
 8011d58:	4628      	mov	r0, r5
 8011d5a:	e7bd      	b.n	8011cd8 <_dtoa_r+0x8d0>
 8011d5c:	2201      	movs	r2, #1
 8011d5e:	e7e2      	b.n	8011d26 <_dtoa_r+0x91e>
 8011d60:	9b06      	ldr	r3, [sp, #24]
 8011d62:	2b00      	cmp	r3, #0
 8011d64:	db04      	blt.n	8011d70 <_dtoa_r+0x968>
 8011d66:	9907      	ldr	r1, [sp, #28]
 8011d68:	430b      	orrs	r3, r1
 8011d6a:	9908      	ldr	r1, [sp, #32]
 8011d6c:	430b      	orrs	r3, r1
 8011d6e:	d120      	bne.n	8011db2 <_dtoa_r+0x9aa>
 8011d70:	2a00      	cmp	r2, #0
 8011d72:	ddee      	ble.n	8011d52 <_dtoa_r+0x94a>
 8011d74:	9901      	ldr	r1, [sp, #4]
 8011d76:	2201      	movs	r2, #1
 8011d78:	4648      	mov	r0, r9
 8011d7a:	f000 fba9 	bl	80124d0 <__lshift>
 8011d7e:	4621      	mov	r1, r4
 8011d80:	9001      	str	r0, [sp, #4]
 8011d82:	f000 fc11 	bl	80125a8 <__mcmp>
 8011d86:	2800      	cmp	r0, #0
 8011d88:	dc03      	bgt.n	8011d92 <_dtoa_r+0x98a>
 8011d8a:	d1e2      	bne.n	8011d52 <_dtoa_r+0x94a>
 8011d8c:	f01a 0f01 	tst.w	sl, #1
 8011d90:	d0df      	beq.n	8011d52 <_dtoa_r+0x94a>
 8011d92:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8011d96:	d1d9      	bne.n	8011d4c <_dtoa_r+0x944>
 8011d98:	2339      	movs	r3, #57	@ 0x39
 8011d9a:	f88b 3000 	strb.w	r3, [fp]
 8011d9e:	4633      	mov	r3, r6
 8011da0:	461e      	mov	r6, r3
 8011da2:	3b01      	subs	r3, #1
 8011da4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011da8:	2a39      	cmp	r2, #57	@ 0x39
 8011daa:	d052      	beq.n	8011e52 <_dtoa_r+0xa4a>
 8011dac:	3201      	adds	r2, #1
 8011dae:	701a      	strb	r2, [r3, #0]
 8011db0:	e531      	b.n	8011816 <_dtoa_r+0x40e>
 8011db2:	2a00      	cmp	r2, #0
 8011db4:	dd07      	ble.n	8011dc6 <_dtoa_r+0x9be>
 8011db6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8011dba:	d0ed      	beq.n	8011d98 <_dtoa_r+0x990>
 8011dbc:	f10a 0301 	add.w	r3, sl, #1
 8011dc0:	f88b 3000 	strb.w	r3, [fp]
 8011dc4:	e527      	b.n	8011816 <_dtoa_r+0x40e>
 8011dc6:	9b04      	ldr	r3, [sp, #16]
 8011dc8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011dca:	f803 ac01 	strb.w	sl, [r3, #-1]
 8011dce:	4293      	cmp	r3, r2
 8011dd0:	d029      	beq.n	8011e26 <_dtoa_r+0xa1e>
 8011dd2:	9901      	ldr	r1, [sp, #4]
 8011dd4:	2300      	movs	r3, #0
 8011dd6:	220a      	movs	r2, #10
 8011dd8:	4648      	mov	r0, r9
 8011dda:	f000 f9d5 	bl	8012188 <__multadd>
 8011dde:	45a8      	cmp	r8, r5
 8011de0:	9001      	str	r0, [sp, #4]
 8011de2:	f04f 0300 	mov.w	r3, #0
 8011de6:	f04f 020a 	mov.w	r2, #10
 8011dea:	4641      	mov	r1, r8
 8011dec:	4648      	mov	r0, r9
 8011dee:	d107      	bne.n	8011e00 <_dtoa_r+0x9f8>
 8011df0:	f000 f9ca 	bl	8012188 <__multadd>
 8011df4:	4680      	mov	r8, r0
 8011df6:	4605      	mov	r5, r0
 8011df8:	9b04      	ldr	r3, [sp, #16]
 8011dfa:	3301      	adds	r3, #1
 8011dfc:	9304      	str	r3, [sp, #16]
 8011dfe:	e776      	b.n	8011cee <_dtoa_r+0x8e6>
 8011e00:	f000 f9c2 	bl	8012188 <__multadd>
 8011e04:	4629      	mov	r1, r5
 8011e06:	4680      	mov	r8, r0
 8011e08:	2300      	movs	r3, #0
 8011e0a:	220a      	movs	r2, #10
 8011e0c:	4648      	mov	r0, r9
 8011e0e:	f000 f9bb 	bl	8012188 <__multadd>
 8011e12:	4605      	mov	r5, r0
 8011e14:	e7f0      	b.n	8011df8 <_dtoa_r+0x9f0>
 8011e16:	f1bb 0f00 	cmp.w	fp, #0
 8011e1a:	bfcc      	ite	gt
 8011e1c:	465e      	movgt	r6, fp
 8011e1e:	2601      	movle	r6, #1
 8011e20:	443e      	add	r6, r7
 8011e22:	f04f 0800 	mov.w	r8, #0
 8011e26:	9901      	ldr	r1, [sp, #4]
 8011e28:	2201      	movs	r2, #1
 8011e2a:	4648      	mov	r0, r9
 8011e2c:	f000 fb50 	bl	80124d0 <__lshift>
 8011e30:	4621      	mov	r1, r4
 8011e32:	9001      	str	r0, [sp, #4]
 8011e34:	f000 fbb8 	bl	80125a8 <__mcmp>
 8011e38:	2800      	cmp	r0, #0
 8011e3a:	dcb0      	bgt.n	8011d9e <_dtoa_r+0x996>
 8011e3c:	d102      	bne.n	8011e44 <_dtoa_r+0xa3c>
 8011e3e:	f01a 0f01 	tst.w	sl, #1
 8011e42:	d1ac      	bne.n	8011d9e <_dtoa_r+0x996>
 8011e44:	4633      	mov	r3, r6
 8011e46:	461e      	mov	r6, r3
 8011e48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011e4c:	2a30      	cmp	r2, #48	@ 0x30
 8011e4e:	d0fa      	beq.n	8011e46 <_dtoa_r+0xa3e>
 8011e50:	e4e1      	b.n	8011816 <_dtoa_r+0x40e>
 8011e52:	429f      	cmp	r7, r3
 8011e54:	d1a4      	bne.n	8011da0 <_dtoa_r+0x998>
 8011e56:	9b05      	ldr	r3, [sp, #20]
 8011e58:	3301      	adds	r3, #1
 8011e5a:	9305      	str	r3, [sp, #20]
 8011e5c:	2331      	movs	r3, #49	@ 0x31
 8011e5e:	703b      	strb	r3, [r7, #0]
 8011e60:	e4d9      	b.n	8011816 <_dtoa_r+0x40e>
 8011e62:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011e64:	4f16      	ldr	r7, [pc, #88]	@ (8011ec0 <_dtoa_r+0xab8>)
 8011e66:	b11b      	cbz	r3, 8011e70 <_dtoa_r+0xa68>
 8011e68:	f107 0308 	add.w	r3, r7, #8
 8011e6c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8011e6e:	6013      	str	r3, [r2, #0]
 8011e70:	4638      	mov	r0, r7
 8011e72:	b011      	add	sp, #68	@ 0x44
 8011e74:	ecbd 8b02 	vpop	{d8}
 8011e78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e7c:	9b07      	ldr	r3, [sp, #28]
 8011e7e:	2b01      	cmp	r3, #1
 8011e80:	f77f ae2c 	ble.w	8011adc <_dtoa_r+0x6d4>
 8011e84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011e86:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011e88:	2001      	movs	r0, #1
 8011e8a:	e64c      	b.n	8011b26 <_dtoa_r+0x71e>
 8011e8c:	f1bb 0f00 	cmp.w	fp, #0
 8011e90:	f77f aed8 	ble.w	8011c44 <_dtoa_r+0x83c>
 8011e94:	463e      	mov	r6, r7
 8011e96:	9801      	ldr	r0, [sp, #4]
 8011e98:	4621      	mov	r1, r4
 8011e9a:	f7ff fa2c 	bl	80112f6 <quorem>
 8011e9e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8011ea2:	f806 ab01 	strb.w	sl, [r6], #1
 8011ea6:	1bf2      	subs	r2, r6, r7
 8011ea8:	4593      	cmp	fp, r2
 8011eaa:	ddb4      	ble.n	8011e16 <_dtoa_r+0xa0e>
 8011eac:	9901      	ldr	r1, [sp, #4]
 8011eae:	2300      	movs	r3, #0
 8011eb0:	220a      	movs	r2, #10
 8011eb2:	4648      	mov	r0, r9
 8011eb4:	f000 f968 	bl	8012188 <__multadd>
 8011eb8:	9001      	str	r0, [sp, #4]
 8011eba:	e7ec      	b.n	8011e96 <_dtoa_r+0xa8e>
 8011ebc:	08027d98 	.word	0x08027d98
 8011ec0:	08027d1c 	.word	0x08027d1c

08011ec4 <_free_r>:
 8011ec4:	b538      	push	{r3, r4, r5, lr}
 8011ec6:	4605      	mov	r5, r0
 8011ec8:	2900      	cmp	r1, #0
 8011eca:	d041      	beq.n	8011f50 <_free_r+0x8c>
 8011ecc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011ed0:	1f0c      	subs	r4, r1, #4
 8011ed2:	2b00      	cmp	r3, #0
 8011ed4:	bfb8      	it	lt
 8011ed6:	18e4      	addlt	r4, r4, r3
 8011ed8:	f000 f8e8 	bl	80120ac <__malloc_lock>
 8011edc:	4a1d      	ldr	r2, [pc, #116]	@ (8011f54 <_free_r+0x90>)
 8011ede:	6813      	ldr	r3, [r2, #0]
 8011ee0:	b933      	cbnz	r3, 8011ef0 <_free_r+0x2c>
 8011ee2:	6063      	str	r3, [r4, #4]
 8011ee4:	6014      	str	r4, [r2, #0]
 8011ee6:	4628      	mov	r0, r5
 8011ee8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011eec:	f000 b8e4 	b.w	80120b8 <__malloc_unlock>
 8011ef0:	42a3      	cmp	r3, r4
 8011ef2:	d908      	bls.n	8011f06 <_free_r+0x42>
 8011ef4:	6820      	ldr	r0, [r4, #0]
 8011ef6:	1821      	adds	r1, r4, r0
 8011ef8:	428b      	cmp	r3, r1
 8011efa:	bf01      	itttt	eq
 8011efc:	6819      	ldreq	r1, [r3, #0]
 8011efe:	685b      	ldreq	r3, [r3, #4]
 8011f00:	1809      	addeq	r1, r1, r0
 8011f02:	6021      	streq	r1, [r4, #0]
 8011f04:	e7ed      	b.n	8011ee2 <_free_r+0x1e>
 8011f06:	461a      	mov	r2, r3
 8011f08:	685b      	ldr	r3, [r3, #4]
 8011f0a:	b10b      	cbz	r3, 8011f10 <_free_r+0x4c>
 8011f0c:	42a3      	cmp	r3, r4
 8011f0e:	d9fa      	bls.n	8011f06 <_free_r+0x42>
 8011f10:	6811      	ldr	r1, [r2, #0]
 8011f12:	1850      	adds	r0, r2, r1
 8011f14:	42a0      	cmp	r0, r4
 8011f16:	d10b      	bne.n	8011f30 <_free_r+0x6c>
 8011f18:	6820      	ldr	r0, [r4, #0]
 8011f1a:	4401      	add	r1, r0
 8011f1c:	1850      	adds	r0, r2, r1
 8011f1e:	4283      	cmp	r3, r0
 8011f20:	6011      	str	r1, [r2, #0]
 8011f22:	d1e0      	bne.n	8011ee6 <_free_r+0x22>
 8011f24:	6818      	ldr	r0, [r3, #0]
 8011f26:	685b      	ldr	r3, [r3, #4]
 8011f28:	6053      	str	r3, [r2, #4]
 8011f2a:	4408      	add	r0, r1
 8011f2c:	6010      	str	r0, [r2, #0]
 8011f2e:	e7da      	b.n	8011ee6 <_free_r+0x22>
 8011f30:	d902      	bls.n	8011f38 <_free_r+0x74>
 8011f32:	230c      	movs	r3, #12
 8011f34:	602b      	str	r3, [r5, #0]
 8011f36:	e7d6      	b.n	8011ee6 <_free_r+0x22>
 8011f38:	6820      	ldr	r0, [r4, #0]
 8011f3a:	1821      	adds	r1, r4, r0
 8011f3c:	428b      	cmp	r3, r1
 8011f3e:	bf04      	itt	eq
 8011f40:	6819      	ldreq	r1, [r3, #0]
 8011f42:	685b      	ldreq	r3, [r3, #4]
 8011f44:	6063      	str	r3, [r4, #4]
 8011f46:	bf04      	itt	eq
 8011f48:	1809      	addeq	r1, r1, r0
 8011f4a:	6021      	streq	r1, [r4, #0]
 8011f4c:	6054      	str	r4, [r2, #4]
 8011f4e:	e7ca      	b.n	8011ee6 <_free_r+0x22>
 8011f50:	bd38      	pop	{r3, r4, r5, pc}
 8011f52:	bf00      	nop
 8011f54:	240054bc 	.word	0x240054bc

08011f58 <malloc>:
 8011f58:	4b02      	ldr	r3, [pc, #8]	@ (8011f64 <malloc+0xc>)
 8011f5a:	4601      	mov	r1, r0
 8011f5c:	6818      	ldr	r0, [r3, #0]
 8011f5e:	f000 b825 	b.w	8011fac <_malloc_r>
 8011f62:	bf00      	nop
 8011f64:	24000030 	.word	0x24000030

08011f68 <sbrk_aligned>:
 8011f68:	b570      	push	{r4, r5, r6, lr}
 8011f6a:	4e0f      	ldr	r6, [pc, #60]	@ (8011fa8 <sbrk_aligned+0x40>)
 8011f6c:	460c      	mov	r4, r1
 8011f6e:	6831      	ldr	r1, [r6, #0]
 8011f70:	4605      	mov	r5, r0
 8011f72:	b911      	cbnz	r1, 8011f7a <sbrk_aligned+0x12>
 8011f74:	f000 fe3e 	bl	8012bf4 <_sbrk_r>
 8011f78:	6030      	str	r0, [r6, #0]
 8011f7a:	4621      	mov	r1, r4
 8011f7c:	4628      	mov	r0, r5
 8011f7e:	f000 fe39 	bl	8012bf4 <_sbrk_r>
 8011f82:	1c43      	adds	r3, r0, #1
 8011f84:	d103      	bne.n	8011f8e <sbrk_aligned+0x26>
 8011f86:	f04f 34ff 	mov.w	r4, #4294967295
 8011f8a:	4620      	mov	r0, r4
 8011f8c:	bd70      	pop	{r4, r5, r6, pc}
 8011f8e:	1cc4      	adds	r4, r0, #3
 8011f90:	f024 0403 	bic.w	r4, r4, #3
 8011f94:	42a0      	cmp	r0, r4
 8011f96:	d0f8      	beq.n	8011f8a <sbrk_aligned+0x22>
 8011f98:	1a21      	subs	r1, r4, r0
 8011f9a:	4628      	mov	r0, r5
 8011f9c:	f000 fe2a 	bl	8012bf4 <_sbrk_r>
 8011fa0:	3001      	adds	r0, #1
 8011fa2:	d1f2      	bne.n	8011f8a <sbrk_aligned+0x22>
 8011fa4:	e7ef      	b.n	8011f86 <sbrk_aligned+0x1e>
 8011fa6:	bf00      	nop
 8011fa8:	240054b8 	.word	0x240054b8

08011fac <_malloc_r>:
 8011fac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011fb0:	1ccd      	adds	r5, r1, #3
 8011fb2:	f025 0503 	bic.w	r5, r5, #3
 8011fb6:	3508      	adds	r5, #8
 8011fb8:	2d0c      	cmp	r5, #12
 8011fba:	bf38      	it	cc
 8011fbc:	250c      	movcc	r5, #12
 8011fbe:	2d00      	cmp	r5, #0
 8011fc0:	4606      	mov	r6, r0
 8011fc2:	db01      	blt.n	8011fc8 <_malloc_r+0x1c>
 8011fc4:	42a9      	cmp	r1, r5
 8011fc6:	d904      	bls.n	8011fd2 <_malloc_r+0x26>
 8011fc8:	230c      	movs	r3, #12
 8011fca:	6033      	str	r3, [r6, #0]
 8011fcc:	2000      	movs	r0, #0
 8011fce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011fd2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80120a8 <_malloc_r+0xfc>
 8011fd6:	f000 f869 	bl	80120ac <__malloc_lock>
 8011fda:	f8d8 3000 	ldr.w	r3, [r8]
 8011fde:	461c      	mov	r4, r3
 8011fe0:	bb44      	cbnz	r4, 8012034 <_malloc_r+0x88>
 8011fe2:	4629      	mov	r1, r5
 8011fe4:	4630      	mov	r0, r6
 8011fe6:	f7ff ffbf 	bl	8011f68 <sbrk_aligned>
 8011fea:	1c43      	adds	r3, r0, #1
 8011fec:	4604      	mov	r4, r0
 8011fee:	d158      	bne.n	80120a2 <_malloc_r+0xf6>
 8011ff0:	f8d8 4000 	ldr.w	r4, [r8]
 8011ff4:	4627      	mov	r7, r4
 8011ff6:	2f00      	cmp	r7, #0
 8011ff8:	d143      	bne.n	8012082 <_malloc_r+0xd6>
 8011ffa:	2c00      	cmp	r4, #0
 8011ffc:	d04b      	beq.n	8012096 <_malloc_r+0xea>
 8011ffe:	6823      	ldr	r3, [r4, #0]
 8012000:	4639      	mov	r1, r7
 8012002:	4630      	mov	r0, r6
 8012004:	eb04 0903 	add.w	r9, r4, r3
 8012008:	f000 fdf4 	bl	8012bf4 <_sbrk_r>
 801200c:	4581      	cmp	r9, r0
 801200e:	d142      	bne.n	8012096 <_malloc_r+0xea>
 8012010:	6821      	ldr	r1, [r4, #0]
 8012012:	1a6d      	subs	r5, r5, r1
 8012014:	4629      	mov	r1, r5
 8012016:	4630      	mov	r0, r6
 8012018:	f7ff ffa6 	bl	8011f68 <sbrk_aligned>
 801201c:	3001      	adds	r0, #1
 801201e:	d03a      	beq.n	8012096 <_malloc_r+0xea>
 8012020:	6823      	ldr	r3, [r4, #0]
 8012022:	442b      	add	r3, r5
 8012024:	6023      	str	r3, [r4, #0]
 8012026:	f8d8 3000 	ldr.w	r3, [r8]
 801202a:	685a      	ldr	r2, [r3, #4]
 801202c:	bb62      	cbnz	r2, 8012088 <_malloc_r+0xdc>
 801202e:	f8c8 7000 	str.w	r7, [r8]
 8012032:	e00f      	b.n	8012054 <_malloc_r+0xa8>
 8012034:	6822      	ldr	r2, [r4, #0]
 8012036:	1b52      	subs	r2, r2, r5
 8012038:	d420      	bmi.n	801207c <_malloc_r+0xd0>
 801203a:	2a0b      	cmp	r2, #11
 801203c:	d917      	bls.n	801206e <_malloc_r+0xc2>
 801203e:	1961      	adds	r1, r4, r5
 8012040:	42a3      	cmp	r3, r4
 8012042:	6025      	str	r5, [r4, #0]
 8012044:	bf18      	it	ne
 8012046:	6059      	strne	r1, [r3, #4]
 8012048:	6863      	ldr	r3, [r4, #4]
 801204a:	bf08      	it	eq
 801204c:	f8c8 1000 	streq.w	r1, [r8]
 8012050:	5162      	str	r2, [r4, r5]
 8012052:	604b      	str	r3, [r1, #4]
 8012054:	4630      	mov	r0, r6
 8012056:	f000 f82f 	bl	80120b8 <__malloc_unlock>
 801205a:	f104 000b 	add.w	r0, r4, #11
 801205e:	1d23      	adds	r3, r4, #4
 8012060:	f020 0007 	bic.w	r0, r0, #7
 8012064:	1ac2      	subs	r2, r0, r3
 8012066:	bf1c      	itt	ne
 8012068:	1a1b      	subne	r3, r3, r0
 801206a:	50a3      	strne	r3, [r4, r2]
 801206c:	e7af      	b.n	8011fce <_malloc_r+0x22>
 801206e:	6862      	ldr	r2, [r4, #4]
 8012070:	42a3      	cmp	r3, r4
 8012072:	bf0c      	ite	eq
 8012074:	f8c8 2000 	streq.w	r2, [r8]
 8012078:	605a      	strne	r2, [r3, #4]
 801207a:	e7eb      	b.n	8012054 <_malloc_r+0xa8>
 801207c:	4623      	mov	r3, r4
 801207e:	6864      	ldr	r4, [r4, #4]
 8012080:	e7ae      	b.n	8011fe0 <_malloc_r+0x34>
 8012082:	463c      	mov	r4, r7
 8012084:	687f      	ldr	r7, [r7, #4]
 8012086:	e7b6      	b.n	8011ff6 <_malloc_r+0x4a>
 8012088:	461a      	mov	r2, r3
 801208a:	685b      	ldr	r3, [r3, #4]
 801208c:	42a3      	cmp	r3, r4
 801208e:	d1fb      	bne.n	8012088 <_malloc_r+0xdc>
 8012090:	2300      	movs	r3, #0
 8012092:	6053      	str	r3, [r2, #4]
 8012094:	e7de      	b.n	8012054 <_malloc_r+0xa8>
 8012096:	230c      	movs	r3, #12
 8012098:	6033      	str	r3, [r6, #0]
 801209a:	4630      	mov	r0, r6
 801209c:	f000 f80c 	bl	80120b8 <__malloc_unlock>
 80120a0:	e794      	b.n	8011fcc <_malloc_r+0x20>
 80120a2:	6005      	str	r5, [r0, #0]
 80120a4:	e7d6      	b.n	8012054 <_malloc_r+0xa8>
 80120a6:	bf00      	nop
 80120a8:	240054bc 	.word	0x240054bc

080120ac <__malloc_lock>:
 80120ac:	4801      	ldr	r0, [pc, #4]	@ (80120b4 <__malloc_lock+0x8>)
 80120ae:	f7ff b912 	b.w	80112d6 <__retarget_lock_acquire_recursive>
 80120b2:	bf00      	nop
 80120b4:	240054b4 	.word	0x240054b4

080120b8 <__malloc_unlock>:
 80120b8:	4801      	ldr	r0, [pc, #4]	@ (80120c0 <__malloc_unlock+0x8>)
 80120ba:	f7ff b90d 	b.w	80112d8 <__retarget_lock_release_recursive>
 80120be:	bf00      	nop
 80120c0:	240054b4 	.word	0x240054b4

080120c4 <_Balloc>:
 80120c4:	b570      	push	{r4, r5, r6, lr}
 80120c6:	69c6      	ldr	r6, [r0, #28]
 80120c8:	4604      	mov	r4, r0
 80120ca:	460d      	mov	r5, r1
 80120cc:	b976      	cbnz	r6, 80120ec <_Balloc+0x28>
 80120ce:	2010      	movs	r0, #16
 80120d0:	f7ff ff42 	bl	8011f58 <malloc>
 80120d4:	4602      	mov	r2, r0
 80120d6:	61e0      	str	r0, [r4, #28]
 80120d8:	b920      	cbnz	r0, 80120e4 <_Balloc+0x20>
 80120da:	4b18      	ldr	r3, [pc, #96]	@ (801213c <_Balloc+0x78>)
 80120dc:	4818      	ldr	r0, [pc, #96]	@ (8012140 <_Balloc+0x7c>)
 80120de:	216b      	movs	r1, #107	@ 0x6b
 80120e0:	f000 fd98 	bl	8012c14 <__assert_func>
 80120e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80120e8:	6006      	str	r6, [r0, #0]
 80120ea:	60c6      	str	r6, [r0, #12]
 80120ec:	69e6      	ldr	r6, [r4, #28]
 80120ee:	68f3      	ldr	r3, [r6, #12]
 80120f0:	b183      	cbz	r3, 8012114 <_Balloc+0x50>
 80120f2:	69e3      	ldr	r3, [r4, #28]
 80120f4:	68db      	ldr	r3, [r3, #12]
 80120f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80120fa:	b9b8      	cbnz	r0, 801212c <_Balloc+0x68>
 80120fc:	2101      	movs	r1, #1
 80120fe:	fa01 f605 	lsl.w	r6, r1, r5
 8012102:	1d72      	adds	r2, r6, #5
 8012104:	0092      	lsls	r2, r2, #2
 8012106:	4620      	mov	r0, r4
 8012108:	f000 fda2 	bl	8012c50 <_calloc_r>
 801210c:	b160      	cbz	r0, 8012128 <_Balloc+0x64>
 801210e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012112:	e00e      	b.n	8012132 <_Balloc+0x6e>
 8012114:	2221      	movs	r2, #33	@ 0x21
 8012116:	2104      	movs	r1, #4
 8012118:	4620      	mov	r0, r4
 801211a:	f000 fd99 	bl	8012c50 <_calloc_r>
 801211e:	69e3      	ldr	r3, [r4, #28]
 8012120:	60f0      	str	r0, [r6, #12]
 8012122:	68db      	ldr	r3, [r3, #12]
 8012124:	2b00      	cmp	r3, #0
 8012126:	d1e4      	bne.n	80120f2 <_Balloc+0x2e>
 8012128:	2000      	movs	r0, #0
 801212a:	bd70      	pop	{r4, r5, r6, pc}
 801212c:	6802      	ldr	r2, [r0, #0]
 801212e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012132:	2300      	movs	r3, #0
 8012134:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012138:	e7f7      	b.n	801212a <_Balloc+0x66>
 801213a:	bf00      	nop
 801213c:	08027d29 	.word	0x08027d29
 8012140:	08027da9 	.word	0x08027da9

08012144 <_Bfree>:
 8012144:	b570      	push	{r4, r5, r6, lr}
 8012146:	69c6      	ldr	r6, [r0, #28]
 8012148:	4605      	mov	r5, r0
 801214a:	460c      	mov	r4, r1
 801214c:	b976      	cbnz	r6, 801216c <_Bfree+0x28>
 801214e:	2010      	movs	r0, #16
 8012150:	f7ff ff02 	bl	8011f58 <malloc>
 8012154:	4602      	mov	r2, r0
 8012156:	61e8      	str	r0, [r5, #28]
 8012158:	b920      	cbnz	r0, 8012164 <_Bfree+0x20>
 801215a:	4b09      	ldr	r3, [pc, #36]	@ (8012180 <_Bfree+0x3c>)
 801215c:	4809      	ldr	r0, [pc, #36]	@ (8012184 <_Bfree+0x40>)
 801215e:	218f      	movs	r1, #143	@ 0x8f
 8012160:	f000 fd58 	bl	8012c14 <__assert_func>
 8012164:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012168:	6006      	str	r6, [r0, #0]
 801216a:	60c6      	str	r6, [r0, #12]
 801216c:	b13c      	cbz	r4, 801217e <_Bfree+0x3a>
 801216e:	69eb      	ldr	r3, [r5, #28]
 8012170:	6862      	ldr	r2, [r4, #4]
 8012172:	68db      	ldr	r3, [r3, #12]
 8012174:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012178:	6021      	str	r1, [r4, #0]
 801217a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801217e:	bd70      	pop	{r4, r5, r6, pc}
 8012180:	08027d29 	.word	0x08027d29
 8012184:	08027da9 	.word	0x08027da9

08012188 <__multadd>:
 8012188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801218c:	690d      	ldr	r5, [r1, #16]
 801218e:	4607      	mov	r7, r0
 8012190:	460c      	mov	r4, r1
 8012192:	461e      	mov	r6, r3
 8012194:	f101 0c14 	add.w	ip, r1, #20
 8012198:	2000      	movs	r0, #0
 801219a:	f8dc 3000 	ldr.w	r3, [ip]
 801219e:	b299      	uxth	r1, r3
 80121a0:	fb02 6101 	mla	r1, r2, r1, r6
 80121a4:	0c1e      	lsrs	r6, r3, #16
 80121a6:	0c0b      	lsrs	r3, r1, #16
 80121a8:	fb02 3306 	mla	r3, r2, r6, r3
 80121ac:	b289      	uxth	r1, r1
 80121ae:	3001      	adds	r0, #1
 80121b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80121b4:	4285      	cmp	r5, r0
 80121b6:	f84c 1b04 	str.w	r1, [ip], #4
 80121ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80121be:	dcec      	bgt.n	801219a <__multadd+0x12>
 80121c0:	b30e      	cbz	r6, 8012206 <__multadd+0x7e>
 80121c2:	68a3      	ldr	r3, [r4, #8]
 80121c4:	42ab      	cmp	r3, r5
 80121c6:	dc19      	bgt.n	80121fc <__multadd+0x74>
 80121c8:	6861      	ldr	r1, [r4, #4]
 80121ca:	4638      	mov	r0, r7
 80121cc:	3101      	adds	r1, #1
 80121ce:	f7ff ff79 	bl	80120c4 <_Balloc>
 80121d2:	4680      	mov	r8, r0
 80121d4:	b928      	cbnz	r0, 80121e2 <__multadd+0x5a>
 80121d6:	4602      	mov	r2, r0
 80121d8:	4b0c      	ldr	r3, [pc, #48]	@ (801220c <__multadd+0x84>)
 80121da:	480d      	ldr	r0, [pc, #52]	@ (8012210 <__multadd+0x88>)
 80121dc:	21ba      	movs	r1, #186	@ 0xba
 80121de:	f000 fd19 	bl	8012c14 <__assert_func>
 80121e2:	6922      	ldr	r2, [r4, #16]
 80121e4:	3202      	adds	r2, #2
 80121e6:	f104 010c 	add.w	r1, r4, #12
 80121ea:	0092      	lsls	r2, r2, #2
 80121ec:	300c      	adds	r0, #12
 80121ee:	f7ff f874 	bl	80112da <memcpy>
 80121f2:	4621      	mov	r1, r4
 80121f4:	4638      	mov	r0, r7
 80121f6:	f7ff ffa5 	bl	8012144 <_Bfree>
 80121fa:	4644      	mov	r4, r8
 80121fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012200:	3501      	adds	r5, #1
 8012202:	615e      	str	r6, [r3, #20]
 8012204:	6125      	str	r5, [r4, #16]
 8012206:	4620      	mov	r0, r4
 8012208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801220c:	08027d98 	.word	0x08027d98
 8012210:	08027da9 	.word	0x08027da9

08012214 <__hi0bits>:
 8012214:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8012218:	4603      	mov	r3, r0
 801221a:	bf36      	itet	cc
 801221c:	0403      	lslcc	r3, r0, #16
 801221e:	2000      	movcs	r0, #0
 8012220:	2010      	movcc	r0, #16
 8012222:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8012226:	bf3c      	itt	cc
 8012228:	021b      	lslcc	r3, r3, #8
 801222a:	3008      	addcc	r0, #8
 801222c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012230:	bf3c      	itt	cc
 8012232:	011b      	lslcc	r3, r3, #4
 8012234:	3004      	addcc	r0, #4
 8012236:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801223a:	bf3c      	itt	cc
 801223c:	009b      	lslcc	r3, r3, #2
 801223e:	3002      	addcc	r0, #2
 8012240:	2b00      	cmp	r3, #0
 8012242:	db05      	blt.n	8012250 <__hi0bits+0x3c>
 8012244:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8012248:	f100 0001 	add.w	r0, r0, #1
 801224c:	bf08      	it	eq
 801224e:	2020      	moveq	r0, #32
 8012250:	4770      	bx	lr

08012252 <__lo0bits>:
 8012252:	6803      	ldr	r3, [r0, #0]
 8012254:	4602      	mov	r2, r0
 8012256:	f013 0007 	ands.w	r0, r3, #7
 801225a:	d00b      	beq.n	8012274 <__lo0bits+0x22>
 801225c:	07d9      	lsls	r1, r3, #31
 801225e:	d421      	bmi.n	80122a4 <__lo0bits+0x52>
 8012260:	0798      	lsls	r0, r3, #30
 8012262:	bf49      	itett	mi
 8012264:	085b      	lsrmi	r3, r3, #1
 8012266:	089b      	lsrpl	r3, r3, #2
 8012268:	2001      	movmi	r0, #1
 801226a:	6013      	strmi	r3, [r2, #0]
 801226c:	bf5c      	itt	pl
 801226e:	6013      	strpl	r3, [r2, #0]
 8012270:	2002      	movpl	r0, #2
 8012272:	4770      	bx	lr
 8012274:	b299      	uxth	r1, r3
 8012276:	b909      	cbnz	r1, 801227c <__lo0bits+0x2a>
 8012278:	0c1b      	lsrs	r3, r3, #16
 801227a:	2010      	movs	r0, #16
 801227c:	b2d9      	uxtb	r1, r3
 801227e:	b909      	cbnz	r1, 8012284 <__lo0bits+0x32>
 8012280:	3008      	adds	r0, #8
 8012282:	0a1b      	lsrs	r3, r3, #8
 8012284:	0719      	lsls	r1, r3, #28
 8012286:	bf04      	itt	eq
 8012288:	091b      	lsreq	r3, r3, #4
 801228a:	3004      	addeq	r0, #4
 801228c:	0799      	lsls	r1, r3, #30
 801228e:	bf04      	itt	eq
 8012290:	089b      	lsreq	r3, r3, #2
 8012292:	3002      	addeq	r0, #2
 8012294:	07d9      	lsls	r1, r3, #31
 8012296:	d403      	bmi.n	80122a0 <__lo0bits+0x4e>
 8012298:	085b      	lsrs	r3, r3, #1
 801229a:	f100 0001 	add.w	r0, r0, #1
 801229e:	d003      	beq.n	80122a8 <__lo0bits+0x56>
 80122a0:	6013      	str	r3, [r2, #0]
 80122a2:	4770      	bx	lr
 80122a4:	2000      	movs	r0, #0
 80122a6:	4770      	bx	lr
 80122a8:	2020      	movs	r0, #32
 80122aa:	4770      	bx	lr

080122ac <__i2b>:
 80122ac:	b510      	push	{r4, lr}
 80122ae:	460c      	mov	r4, r1
 80122b0:	2101      	movs	r1, #1
 80122b2:	f7ff ff07 	bl	80120c4 <_Balloc>
 80122b6:	4602      	mov	r2, r0
 80122b8:	b928      	cbnz	r0, 80122c6 <__i2b+0x1a>
 80122ba:	4b05      	ldr	r3, [pc, #20]	@ (80122d0 <__i2b+0x24>)
 80122bc:	4805      	ldr	r0, [pc, #20]	@ (80122d4 <__i2b+0x28>)
 80122be:	f240 1145 	movw	r1, #325	@ 0x145
 80122c2:	f000 fca7 	bl	8012c14 <__assert_func>
 80122c6:	2301      	movs	r3, #1
 80122c8:	6144      	str	r4, [r0, #20]
 80122ca:	6103      	str	r3, [r0, #16]
 80122cc:	bd10      	pop	{r4, pc}
 80122ce:	bf00      	nop
 80122d0:	08027d98 	.word	0x08027d98
 80122d4:	08027da9 	.word	0x08027da9

080122d8 <__multiply>:
 80122d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122dc:	4617      	mov	r7, r2
 80122de:	690a      	ldr	r2, [r1, #16]
 80122e0:	693b      	ldr	r3, [r7, #16]
 80122e2:	429a      	cmp	r2, r3
 80122e4:	bfa8      	it	ge
 80122e6:	463b      	movge	r3, r7
 80122e8:	4689      	mov	r9, r1
 80122ea:	bfa4      	itt	ge
 80122ec:	460f      	movge	r7, r1
 80122ee:	4699      	movge	r9, r3
 80122f0:	693d      	ldr	r5, [r7, #16]
 80122f2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80122f6:	68bb      	ldr	r3, [r7, #8]
 80122f8:	6879      	ldr	r1, [r7, #4]
 80122fa:	eb05 060a 	add.w	r6, r5, sl
 80122fe:	42b3      	cmp	r3, r6
 8012300:	b085      	sub	sp, #20
 8012302:	bfb8      	it	lt
 8012304:	3101      	addlt	r1, #1
 8012306:	f7ff fedd 	bl	80120c4 <_Balloc>
 801230a:	b930      	cbnz	r0, 801231a <__multiply+0x42>
 801230c:	4602      	mov	r2, r0
 801230e:	4b41      	ldr	r3, [pc, #260]	@ (8012414 <__multiply+0x13c>)
 8012310:	4841      	ldr	r0, [pc, #260]	@ (8012418 <__multiply+0x140>)
 8012312:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8012316:	f000 fc7d 	bl	8012c14 <__assert_func>
 801231a:	f100 0414 	add.w	r4, r0, #20
 801231e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8012322:	4623      	mov	r3, r4
 8012324:	2200      	movs	r2, #0
 8012326:	4573      	cmp	r3, lr
 8012328:	d320      	bcc.n	801236c <__multiply+0x94>
 801232a:	f107 0814 	add.w	r8, r7, #20
 801232e:	f109 0114 	add.w	r1, r9, #20
 8012332:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8012336:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801233a:	9302      	str	r3, [sp, #8]
 801233c:	1beb      	subs	r3, r5, r7
 801233e:	3b15      	subs	r3, #21
 8012340:	f023 0303 	bic.w	r3, r3, #3
 8012344:	3304      	adds	r3, #4
 8012346:	3715      	adds	r7, #21
 8012348:	42bd      	cmp	r5, r7
 801234a:	bf38      	it	cc
 801234c:	2304      	movcc	r3, #4
 801234e:	9301      	str	r3, [sp, #4]
 8012350:	9b02      	ldr	r3, [sp, #8]
 8012352:	9103      	str	r1, [sp, #12]
 8012354:	428b      	cmp	r3, r1
 8012356:	d80c      	bhi.n	8012372 <__multiply+0x9a>
 8012358:	2e00      	cmp	r6, #0
 801235a:	dd03      	ble.n	8012364 <__multiply+0x8c>
 801235c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8012360:	2b00      	cmp	r3, #0
 8012362:	d055      	beq.n	8012410 <__multiply+0x138>
 8012364:	6106      	str	r6, [r0, #16]
 8012366:	b005      	add	sp, #20
 8012368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801236c:	f843 2b04 	str.w	r2, [r3], #4
 8012370:	e7d9      	b.n	8012326 <__multiply+0x4e>
 8012372:	f8b1 a000 	ldrh.w	sl, [r1]
 8012376:	f1ba 0f00 	cmp.w	sl, #0
 801237a:	d01f      	beq.n	80123bc <__multiply+0xe4>
 801237c:	46c4      	mov	ip, r8
 801237e:	46a1      	mov	r9, r4
 8012380:	2700      	movs	r7, #0
 8012382:	f85c 2b04 	ldr.w	r2, [ip], #4
 8012386:	f8d9 3000 	ldr.w	r3, [r9]
 801238a:	fa1f fb82 	uxth.w	fp, r2
 801238e:	b29b      	uxth	r3, r3
 8012390:	fb0a 330b 	mla	r3, sl, fp, r3
 8012394:	443b      	add	r3, r7
 8012396:	f8d9 7000 	ldr.w	r7, [r9]
 801239a:	0c12      	lsrs	r2, r2, #16
 801239c:	0c3f      	lsrs	r7, r7, #16
 801239e:	fb0a 7202 	mla	r2, sl, r2, r7
 80123a2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80123a6:	b29b      	uxth	r3, r3
 80123a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80123ac:	4565      	cmp	r5, ip
 80123ae:	f849 3b04 	str.w	r3, [r9], #4
 80123b2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80123b6:	d8e4      	bhi.n	8012382 <__multiply+0xaa>
 80123b8:	9b01      	ldr	r3, [sp, #4]
 80123ba:	50e7      	str	r7, [r4, r3]
 80123bc:	9b03      	ldr	r3, [sp, #12]
 80123be:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80123c2:	3104      	adds	r1, #4
 80123c4:	f1b9 0f00 	cmp.w	r9, #0
 80123c8:	d020      	beq.n	801240c <__multiply+0x134>
 80123ca:	6823      	ldr	r3, [r4, #0]
 80123cc:	4647      	mov	r7, r8
 80123ce:	46a4      	mov	ip, r4
 80123d0:	f04f 0a00 	mov.w	sl, #0
 80123d4:	f8b7 b000 	ldrh.w	fp, [r7]
 80123d8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80123dc:	fb09 220b 	mla	r2, r9, fp, r2
 80123e0:	4452      	add	r2, sl
 80123e2:	b29b      	uxth	r3, r3
 80123e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80123e8:	f84c 3b04 	str.w	r3, [ip], #4
 80123ec:	f857 3b04 	ldr.w	r3, [r7], #4
 80123f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80123f4:	f8bc 3000 	ldrh.w	r3, [ip]
 80123f8:	fb09 330a 	mla	r3, r9, sl, r3
 80123fc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8012400:	42bd      	cmp	r5, r7
 8012402:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012406:	d8e5      	bhi.n	80123d4 <__multiply+0xfc>
 8012408:	9a01      	ldr	r2, [sp, #4]
 801240a:	50a3      	str	r3, [r4, r2]
 801240c:	3404      	adds	r4, #4
 801240e:	e79f      	b.n	8012350 <__multiply+0x78>
 8012410:	3e01      	subs	r6, #1
 8012412:	e7a1      	b.n	8012358 <__multiply+0x80>
 8012414:	08027d98 	.word	0x08027d98
 8012418:	08027da9 	.word	0x08027da9

0801241c <__pow5mult>:
 801241c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012420:	4615      	mov	r5, r2
 8012422:	f012 0203 	ands.w	r2, r2, #3
 8012426:	4607      	mov	r7, r0
 8012428:	460e      	mov	r6, r1
 801242a:	d007      	beq.n	801243c <__pow5mult+0x20>
 801242c:	4c25      	ldr	r4, [pc, #148]	@ (80124c4 <__pow5mult+0xa8>)
 801242e:	3a01      	subs	r2, #1
 8012430:	2300      	movs	r3, #0
 8012432:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012436:	f7ff fea7 	bl	8012188 <__multadd>
 801243a:	4606      	mov	r6, r0
 801243c:	10ad      	asrs	r5, r5, #2
 801243e:	d03d      	beq.n	80124bc <__pow5mult+0xa0>
 8012440:	69fc      	ldr	r4, [r7, #28]
 8012442:	b97c      	cbnz	r4, 8012464 <__pow5mult+0x48>
 8012444:	2010      	movs	r0, #16
 8012446:	f7ff fd87 	bl	8011f58 <malloc>
 801244a:	4602      	mov	r2, r0
 801244c:	61f8      	str	r0, [r7, #28]
 801244e:	b928      	cbnz	r0, 801245c <__pow5mult+0x40>
 8012450:	4b1d      	ldr	r3, [pc, #116]	@ (80124c8 <__pow5mult+0xac>)
 8012452:	481e      	ldr	r0, [pc, #120]	@ (80124cc <__pow5mult+0xb0>)
 8012454:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8012458:	f000 fbdc 	bl	8012c14 <__assert_func>
 801245c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012460:	6004      	str	r4, [r0, #0]
 8012462:	60c4      	str	r4, [r0, #12]
 8012464:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8012468:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801246c:	b94c      	cbnz	r4, 8012482 <__pow5mult+0x66>
 801246e:	f240 2171 	movw	r1, #625	@ 0x271
 8012472:	4638      	mov	r0, r7
 8012474:	f7ff ff1a 	bl	80122ac <__i2b>
 8012478:	2300      	movs	r3, #0
 801247a:	f8c8 0008 	str.w	r0, [r8, #8]
 801247e:	4604      	mov	r4, r0
 8012480:	6003      	str	r3, [r0, #0]
 8012482:	f04f 0900 	mov.w	r9, #0
 8012486:	07eb      	lsls	r3, r5, #31
 8012488:	d50a      	bpl.n	80124a0 <__pow5mult+0x84>
 801248a:	4631      	mov	r1, r6
 801248c:	4622      	mov	r2, r4
 801248e:	4638      	mov	r0, r7
 8012490:	f7ff ff22 	bl	80122d8 <__multiply>
 8012494:	4631      	mov	r1, r6
 8012496:	4680      	mov	r8, r0
 8012498:	4638      	mov	r0, r7
 801249a:	f7ff fe53 	bl	8012144 <_Bfree>
 801249e:	4646      	mov	r6, r8
 80124a0:	106d      	asrs	r5, r5, #1
 80124a2:	d00b      	beq.n	80124bc <__pow5mult+0xa0>
 80124a4:	6820      	ldr	r0, [r4, #0]
 80124a6:	b938      	cbnz	r0, 80124b8 <__pow5mult+0x9c>
 80124a8:	4622      	mov	r2, r4
 80124aa:	4621      	mov	r1, r4
 80124ac:	4638      	mov	r0, r7
 80124ae:	f7ff ff13 	bl	80122d8 <__multiply>
 80124b2:	6020      	str	r0, [r4, #0]
 80124b4:	f8c0 9000 	str.w	r9, [r0]
 80124b8:	4604      	mov	r4, r0
 80124ba:	e7e4      	b.n	8012486 <__pow5mult+0x6a>
 80124bc:	4630      	mov	r0, r6
 80124be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80124c2:	bf00      	nop
 80124c4:	08027e5c 	.word	0x08027e5c
 80124c8:	08027d29 	.word	0x08027d29
 80124cc:	08027da9 	.word	0x08027da9

080124d0 <__lshift>:
 80124d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80124d4:	460c      	mov	r4, r1
 80124d6:	6849      	ldr	r1, [r1, #4]
 80124d8:	6923      	ldr	r3, [r4, #16]
 80124da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80124de:	68a3      	ldr	r3, [r4, #8]
 80124e0:	4607      	mov	r7, r0
 80124e2:	4691      	mov	r9, r2
 80124e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80124e8:	f108 0601 	add.w	r6, r8, #1
 80124ec:	42b3      	cmp	r3, r6
 80124ee:	db0b      	blt.n	8012508 <__lshift+0x38>
 80124f0:	4638      	mov	r0, r7
 80124f2:	f7ff fde7 	bl	80120c4 <_Balloc>
 80124f6:	4605      	mov	r5, r0
 80124f8:	b948      	cbnz	r0, 801250e <__lshift+0x3e>
 80124fa:	4602      	mov	r2, r0
 80124fc:	4b28      	ldr	r3, [pc, #160]	@ (80125a0 <__lshift+0xd0>)
 80124fe:	4829      	ldr	r0, [pc, #164]	@ (80125a4 <__lshift+0xd4>)
 8012500:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8012504:	f000 fb86 	bl	8012c14 <__assert_func>
 8012508:	3101      	adds	r1, #1
 801250a:	005b      	lsls	r3, r3, #1
 801250c:	e7ee      	b.n	80124ec <__lshift+0x1c>
 801250e:	2300      	movs	r3, #0
 8012510:	f100 0114 	add.w	r1, r0, #20
 8012514:	f100 0210 	add.w	r2, r0, #16
 8012518:	4618      	mov	r0, r3
 801251a:	4553      	cmp	r3, sl
 801251c:	db33      	blt.n	8012586 <__lshift+0xb6>
 801251e:	6920      	ldr	r0, [r4, #16]
 8012520:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012524:	f104 0314 	add.w	r3, r4, #20
 8012528:	f019 091f 	ands.w	r9, r9, #31
 801252c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012530:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012534:	d02b      	beq.n	801258e <__lshift+0xbe>
 8012536:	f1c9 0e20 	rsb	lr, r9, #32
 801253a:	468a      	mov	sl, r1
 801253c:	2200      	movs	r2, #0
 801253e:	6818      	ldr	r0, [r3, #0]
 8012540:	fa00 f009 	lsl.w	r0, r0, r9
 8012544:	4310      	orrs	r0, r2
 8012546:	f84a 0b04 	str.w	r0, [sl], #4
 801254a:	f853 2b04 	ldr.w	r2, [r3], #4
 801254e:	459c      	cmp	ip, r3
 8012550:	fa22 f20e 	lsr.w	r2, r2, lr
 8012554:	d8f3      	bhi.n	801253e <__lshift+0x6e>
 8012556:	ebac 0304 	sub.w	r3, ip, r4
 801255a:	3b15      	subs	r3, #21
 801255c:	f023 0303 	bic.w	r3, r3, #3
 8012560:	3304      	adds	r3, #4
 8012562:	f104 0015 	add.w	r0, r4, #21
 8012566:	4560      	cmp	r0, ip
 8012568:	bf88      	it	hi
 801256a:	2304      	movhi	r3, #4
 801256c:	50ca      	str	r2, [r1, r3]
 801256e:	b10a      	cbz	r2, 8012574 <__lshift+0xa4>
 8012570:	f108 0602 	add.w	r6, r8, #2
 8012574:	3e01      	subs	r6, #1
 8012576:	4638      	mov	r0, r7
 8012578:	612e      	str	r6, [r5, #16]
 801257a:	4621      	mov	r1, r4
 801257c:	f7ff fde2 	bl	8012144 <_Bfree>
 8012580:	4628      	mov	r0, r5
 8012582:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012586:	f842 0f04 	str.w	r0, [r2, #4]!
 801258a:	3301      	adds	r3, #1
 801258c:	e7c5      	b.n	801251a <__lshift+0x4a>
 801258e:	3904      	subs	r1, #4
 8012590:	f853 2b04 	ldr.w	r2, [r3], #4
 8012594:	f841 2f04 	str.w	r2, [r1, #4]!
 8012598:	459c      	cmp	ip, r3
 801259a:	d8f9      	bhi.n	8012590 <__lshift+0xc0>
 801259c:	e7ea      	b.n	8012574 <__lshift+0xa4>
 801259e:	bf00      	nop
 80125a0:	08027d98 	.word	0x08027d98
 80125a4:	08027da9 	.word	0x08027da9

080125a8 <__mcmp>:
 80125a8:	690a      	ldr	r2, [r1, #16]
 80125aa:	4603      	mov	r3, r0
 80125ac:	6900      	ldr	r0, [r0, #16]
 80125ae:	1a80      	subs	r0, r0, r2
 80125b0:	b530      	push	{r4, r5, lr}
 80125b2:	d10e      	bne.n	80125d2 <__mcmp+0x2a>
 80125b4:	3314      	adds	r3, #20
 80125b6:	3114      	adds	r1, #20
 80125b8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80125bc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80125c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80125c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80125c8:	4295      	cmp	r5, r2
 80125ca:	d003      	beq.n	80125d4 <__mcmp+0x2c>
 80125cc:	d205      	bcs.n	80125da <__mcmp+0x32>
 80125ce:	f04f 30ff 	mov.w	r0, #4294967295
 80125d2:	bd30      	pop	{r4, r5, pc}
 80125d4:	42a3      	cmp	r3, r4
 80125d6:	d3f3      	bcc.n	80125c0 <__mcmp+0x18>
 80125d8:	e7fb      	b.n	80125d2 <__mcmp+0x2a>
 80125da:	2001      	movs	r0, #1
 80125dc:	e7f9      	b.n	80125d2 <__mcmp+0x2a>
	...

080125e0 <__mdiff>:
 80125e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125e4:	4689      	mov	r9, r1
 80125e6:	4606      	mov	r6, r0
 80125e8:	4611      	mov	r1, r2
 80125ea:	4648      	mov	r0, r9
 80125ec:	4614      	mov	r4, r2
 80125ee:	f7ff ffdb 	bl	80125a8 <__mcmp>
 80125f2:	1e05      	subs	r5, r0, #0
 80125f4:	d112      	bne.n	801261c <__mdiff+0x3c>
 80125f6:	4629      	mov	r1, r5
 80125f8:	4630      	mov	r0, r6
 80125fa:	f7ff fd63 	bl	80120c4 <_Balloc>
 80125fe:	4602      	mov	r2, r0
 8012600:	b928      	cbnz	r0, 801260e <__mdiff+0x2e>
 8012602:	4b3f      	ldr	r3, [pc, #252]	@ (8012700 <__mdiff+0x120>)
 8012604:	f240 2137 	movw	r1, #567	@ 0x237
 8012608:	483e      	ldr	r0, [pc, #248]	@ (8012704 <__mdiff+0x124>)
 801260a:	f000 fb03 	bl	8012c14 <__assert_func>
 801260e:	2301      	movs	r3, #1
 8012610:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012614:	4610      	mov	r0, r2
 8012616:	b003      	add	sp, #12
 8012618:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801261c:	bfbc      	itt	lt
 801261e:	464b      	movlt	r3, r9
 8012620:	46a1      	movlt	r9, r4
 8012622:	4630      	mov	r0, r6
 8012624:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012628:	bfba      	itte	lt
 801262a:	461c      	movlt	r4, r3
 801262c:	2501      	movlt	r5, #1
 801262e:	2500      	movge	r5, #0
 8012630:	f7ff fd48 	bl	80120c4 <_Balloc>
 8012634:	4602      	mov	r2, r0
 8012636:	b918      	cbnz	r0, 8012640 <__mdiff+0x60>
 8012638:	4b31      	ldr	r3, [pc, #196]	@ (8012700 <__mdiff+0x120>)
 801263a:	f240 2145 	movw	r1, #581	@ 0x245
 801263e:	e7e3      	b.n	8012608 <__mdiff+0x28>
 8012640:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8012644:	6926      	ldr	r6, [r4, #16]
 8012646:	60c5      	str	r5, [r0, #12]
 8012648:	f109 0310 	add.w	r3, r9, #16
 801264c:	f109 0514 	add.w	r5, r9, #20
 8012650:	f104 0e14 	add.w	lr, r4, #20
 8012654:	f100 0b14 	add.w	fp, r0, #20
 8012658:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801265c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8012660:	9301      	str	r3, [sp, #4]
 8012662:	46d9      	mov	r9, fp
 8012664:	f04f 0c00 	mov.w	ip, #0
 8012668:	9b01      	ldr	r3, [sp, #4]
 801266a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801266e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8012672:	9301      	str	r3, [sp, #4]
 8012674:	fa1f f38a 	uxth.w	r3, sl
 8012678:	4619      	mov	r1, r3
 801267a:	b283      	uxth	r3, r0
 801267c:	1acb      	subs	r3, r1, r3
 801267e:	0c00      	lsrs	r0, r0, #16
 8012680:	4463      	add	r3, ip
 8012682:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8012686:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801268a:	b29b      	uxth	r3, r3
 801268c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012690:	4576      	cmp	r6, lr
 8012692:	f849 3b04 	str.w	r3, [r9], #4
 8012696:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801269a:	d8e5      	bhi.n	8012668 <__mdiff+0x88>
 801269c:	1b33      	subs	r3, r6, r4
 801269e:	3b15      	subs	r3, #21
 80126a0:	f023 0303 	bic.w	r3, r3, #3
 80126a4:	3415      	adds	r4, #21
 80126a6:	3304      	adds	r3, #4
 80126a8:	42a6      	cmp	r6, r4
 80126aa:	bf38      	it	cc
 80126ac:	2304      	movcc	r3, #4
 80126ae:	441d      	add	r5, r3
 80126b0:	445b      	add	r3, fp
 80126b2:	461e      	mov	r6, r3
 80126b4:	462c      	mov	r4, r5
 80126b6:	4544      	cmp	r4, r8
 80126b8:	d30e      	bcc.n	80126d8 <__mdiff+0xf8>
 80126ba:	f108 0103 	add.w	r1, r8, #3
 80126be:	1b49      	subs	r1, r1, r5
 80126c0:	f021 0103 	bic.w	r1, r1, #3
 80126c4:	3d03      	subs	r5, #3
 80126c6:	45a8      	cmp	r8, r5
 80126c8:	bf38      	it	cc
 80126ca:	2100      	movcc	r1, #0
 80126cc:	440b      	add	r3, r1
 80126ce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80126d2:	b191      	cbz	r1, 80126fa <__mdiff+0x11a>
 80126d4:	6117      	str	r7, [r2, #16]
 80126d6:	e79d      	b.n	8012614 <__mdiff+0x34>
 80126d8:	f854 1b04 	ldr.w	r1, [r4], #4
 80126dc:	46e6      	mov	lr, ip
 80126de:	0c08      	lsrs	r0, r1, #16
 80126e0:	fa1c fc81 	uxtah	ip, ip, r1
 80126e4:	4471      	add	r1, lr
 80126e6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80126ea:	b289      	uxth	r1, r1
 80126ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80126f0:	f846 1b04 	str.w	r1, [r6], #4
 80126f4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80126f8:	e7dd      	b.n	80126b6 <__mdiff+0xd6>
 80126fa:	3f01      	subs	r7, #1
 80126fc:	e7e7      	b.n	80126ce <__mdiff+0xee>
 80126fe:	bf00      	nop
 8012700:	08027d98 	.word	0x08027d98
 8012704:	08027da9 	.word	0x08027da9

08012708 <__d2b>:
 8012708:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801270c:	460f      	mov	r7, r1
 801270e:	2101      	movs	r1, #1
 8012710:	ec59 8b10 	vmov	r8, r9, d0
 8012714:	4616      	mov	r6, r2
 8012716:	f7ff fcd5 	bl	80120c4 <_Balloc>
 801271a:	4604      	mov	r4, r0
 801271c:	b930      	cbnz	r0, 801272c <__d2b+0x24>
 801271e:	4602      	mov	r2, r0
 8012720:	4b23      	ldr	r3, [pc, #140]	@ (80127b0 <__d2b+0xa8>)
 8012722:	4824      	ldr	r0, [pc, #144]	@ (80127b4 <__d2b+0xac>)
 8012724:	f240 310f 	movw	r1, #783	@ 0x30f
 8012728:	f000 fa74 	bl	8012c14 <__assert_func>
 801272c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012730:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012734:	b10d      	cbz	r5, 801273a <__d2b+0x32>
 8012736:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801273a:	9301      	str	r3, [sp, #4]
 801273c:	f1b8 0300 	subs.w	r3, r8, #0
 8012740:	d023      	beq.n	801278a <__d2b+0x82>
 8012742:	4668      	mov	r0, sp
 8012744:	9300      	str	r3, [sp, #0]
 8012746:	f7ff fd84 	bl	8012252 <__lo0bits>
 801274a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801274e:	b1d0      	cbz	r0, 8012786 <__d2b+0x7e>
 8012750:	f1c0 0320 	rsb	r3, r0, #32
 8012754:	fa02 f303 	lsl.w	r3, r2, r3
 8012758:	430b      	orrs	r3, r1
 801275a:	40c2      	lsrs	r2, r0
 801275c:	6163      	str	r3, [r4, #20]
 801275e:	9201      	str	r2, [sp, #4]
 8012760:	9b01      	ldr	r3, [sp, #4]
 8012762:	61a3      	str	r3, [r4, #24]
 8012764:	2b00      	cmp	r3, #0
 8012766:	bf0c      	ite	eq
 8012768:	2201      	moveq	r2, #1
 801276a:	2202      	movne	r2, #2
 801276c:	6122      	str	r2, [r4, #16]
 801276e:	b1a5      	cbz	r5, 801279a <__d2b+0x92>
 8012770:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8012774:	4405      	add	r5, r0
 8012776:	603d      	str	r5, [r7, #0]
 8012778:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801277c:	6030      	str	r0, [r6, #0]
 801277e:	4620      	mov	r0, r4
 8012780:	b003      	add	sp, #12
 8012782:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012786:	6161      	str	r1, [r4, #20]
 8012788:	e7ea      	b.n	8012760 <__d2b+0x58>
 801278a:	a801      	add	r0, sp, #4
 801278c:	f7ff fd61 	bl	8012252 <__lo0bits>
 8012790:	9b01      	ldr	r3, [sp, #4]
 8012792:	6163      	str	r3, [r4, #20]
 8012794:	3020      	adds	r0, #32
 8012796:	2201      	movs	r2, #1
 8012798:	e7e8      	b.n	801276c <__d2b+0x64>
 801279a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801279e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80127a2:	6038      	str	r0, [r7, #0]
 80127a4:	6918      	ldr	r0, [r3, #16]
 80127a6:	f7ff fd35 	bl	8012214 <__hi0bits>
 80127aa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80127ae:	e7e5      	b.n	801277c <__d2b+0x74>
 80127b0:	08027d98 	.word	0x08027d98
 80127b4:	08027da9 	.word	0x08027da9

080127b8 <__ssputs_r>:
 80127b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80127bc:	688e      	ldr	r6, [r1, #8]
 80127be:	461f      	mov	r7, r3
 80127c0:	42be      	cmp	r6, r7
 80127c2:	680b      	ldr	r3, [r1, #0]
 80127c4:	4682      	mov	sl, r0
 80127c6:	460c      	mov	r4, r1
 80127c8:	4690      	mov	r8, r2
 80127ca:	d82d      	bhi.n	8012828 <__ssputs_r+0x70>
 80127cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80127d0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80127d4:	d026      	beq.n	8012824 <__ssputs_r+0x6c>
 80127d6:	6965      	ldr	r5, [r4, #20]
 80127d8:	6909      	ldr	r1, [r1, #16]
 80127da:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80127de:	eba3 0901 	sub.w	r9, r3, r1
 80127e2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80127e6:	1c7b      	adds	r3, r7, #1
 80127e8:	444b      	add	r3, r9
 80127ea:	106d      	asrs	r5, r5, #1
 80127ec:	429d      	cmp	r5, r3
 80127ee:	bf38      	it	cc
 80127f0:	461d      	movcc	r5, r3
 80127f2:	0553      	lsls	r3, r2, #21
 80127f4:	d527      	bpl.n	8012846 <__ssputs_r+0x8e>
 80127f6:	4629      	mov	r1, r5
 80127f8:	f7ff fbd8 	bl	8011fac <_malloc_r>
 80127fc:	4606      	mov	r6, r0
 80127fe:	b360      	cbz	r0, 801285a <__ssputs_r+0xa2>
 8012800:	6921      	ldr	r1, [r4, #16]
 8012802:	464a      	mov	r2, r9
 8012804:	f7fe fd69 	bl	80112da <memcpy>
 8012808:	89a3      	ldrh	r3, [r4, #12]
 801280a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801280e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012812:	81a3      	strh	r3, [r4, #12]
 8012814:	6126      	str	r6, [r4, #16]
 8012816:	6165      	str	r5, [r4, #20]
 8012818:	444e      	add	r6, r9
 801281a:	eba5 0509 	sub.w	r5, r5, r9
 801281e:	6026      	str	r6, [r4, #0]
 8012820:	60a5      	str	r5, [r4, #8]
 8012822:	463e      	mov	r6, r7
 8012824:	42be      	cmp	r6, r7
 8012826:	d900      	bls.n	801282a <__ssputs_r+0x72>
 8012828:	463e      	mov	r6, r7
 801282a:	6820      	ldr	r0, [r4, #0]
 801282c:	4632      	mov	r2, r6
 801282e:	4641      	mov	r1, r8
 8012830:	f000 f9c6 	bl	8012bc0 <memmove>
 8012834:	68a3      	ldr	r3, [r4, #8]
 8012836:	1b9b      	subs	r3, r3, r6
 8012838:	60a3      	str	r3, [r4, #8]
 801283a:	6823      	ldr	r3, [r4, #0]
 801283c:	4433      	add	r3, r6
 801283e:	6023      	str	r3, [r4, #0]
 8012840:	2000      	movs	r0, #0
 8012842:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012846:	462a      	mov	r2, r5
 8012848:	f000 fa28 	bl	8012c9c <_realloc_r>
 801284c:	4606      	mov	r6, r0
 801284e:	2800      	cmp	r0, #0
 8012850:	d1e0      	bne.n	8012814 <__ssputs_r+0x5c>
 8012852:	6921      	ldr	r1, [r4, #16]
 8012854:	4650      	mov	r0, sl
 8012856:	f7ff fb35 	bl	8011ec4 <_free_r>
 801285a:	230c      	movs	r3, #12
 801285c:	f8ca 3000 	str.w	r3, [sl]
 8012860:	89a3      	ldrh	r3, [r4, #12]
 8012862:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012866:	81a3      	strh	r3, [r4, #12]
 8012868:	f04f 30ff 	mov.w	r0, #4294967295
 801286c:	e7e9      	b.n	8012842 <__ssputs_r+0x8a>
	...

08012870 <_svfiprintf_r>:
 8012870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012874:	4698      	mov	r8, r3
 8012876:	898b      	ldrh	r3, [r1, #12]
 8012878:	061b      	lsls	r3, r3, #24
 801287a:	b09d      	sub	sp, #116	@ 0x74
 801287c:	4607      	mov	r7, r0
 801287e:	460d      	mov	r5, r1
 8012880:	4614      	mov	r4, r2
 8012882:	d510      	bpl.n	80128a6 <_svfiprintf_r+0x36>
 8012884:	690b      	ldr	r3, [r1, #16]
 8012886:	b973      	cbnz	r3, 80128a6 <_svfiprintf_r+0x36>
 8012888:	2140      	movs	r1, #64	@ 0x40
 801288a:	f7ff fb8f 	bl	8011fac <_malloc_r>
 801288e:	6028      	str	r0, [r5, #0]
 8012890:	6128      	str	r0, [r5, #16]
 8012892:	b930      	cbnz	r0, 80128a2 <_svfiprintf_r+0x32>
 8012894:	230c      	movs	r3, #12
 8012896:	603b      	str	r3, [r7, #0]
 8012898:	f04f 30ff 	mov.w	r0, #4294967295
 801289c:	b01d      	add	sp, #116	@ 0x74
 801289e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80128a2:	2340      	movs	r3, #64	@ 0x40
 80128a4:	616b      	str	r3, [r5, #20]
 80128a6:	2300      	movs	r3, #0
 80128a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80128aa:	2320      	movs	r3, #32
 80128ac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80128b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80128b4:	2330      	movs	r3, #48	@ 0x30
 80128b6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012a54 <_svfiprintf_r+0x1e4>
 80128ba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80128be:	f04f 0901 	mov.w	r9, #1
 80128c2:	4623      	mov	r3, r4
 80128c4:	469a      	mov	sl, r3
 80128c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80128ca:	b10a      	cbz	r2, 80128d0 <_svfiprintf_r+0x60>
 80128cc:	2a25      	cmp	r2, #37	@ 0x25
 80128ce:	d1f9      	bne.n	80128c4 <_svfiprintf_r+0x54>
 80128d0:	ebba 0b04 	subs.w	fp, sl, r4
 80128d4:	d00b      	beq.n	80128ee <_svfiprintf_r+0x7e>
 80128d6:	465b      	mov	r3, fp
 80128d8:	4622      	mov	r2, r4
 80128da:	4629      	mov	r1, r5
 80128dc:	4638      	mov	r0, r7
 80128de:	f7ff ff6b 	bl	80127b8 <__ssputs_r>
 80128e2:	3001      	adds	r0, #1
 80128e4:	f000 80a7 	beq.w	8012a36 <_svfiprintf_r+0x1c6>
 80128e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80128ea:	445a      	add	r2, fp
 80128ec:	9209      	str	r2, [sp, #36]	@ 0x24
 80128ee:	f89a 3000 	ldrb.w	r3, [sl]
 80128f2:	2b00      	cmp	r3, #0
 80128f4:	f000 809f 	beq.w	8012a36 <_svfiprintf_r+0x1c6>
 80128f8:	2300      	movs	r3, #0
 80128fa:	f04f 32ff 	mov.w	r2, #4294967295
 80128fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012902:	f10a 0a01 	add.w	sl, sl, #1
 8012906:	9304      	str	r3, [sp, #16]
 8012908:	9307      	str	r3, [sp, #28]
 801290a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801290e:	931a      	str	r3, [sp, #104]	@ 0x68
 8012910:	4654      	mov	r4, sl
 8012912:	2205      	movs	r2, #5
 8012914:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012918:	484e      	ldr	r0, [pc, #312]	@ (8012a54 <_svfiprintf_r+0x1e4>)
 801291a:	f7ed fce1 	bl	80002e0 <memchr>
 801291e:	9a04      	ldr	r2, [sp, #16]
 8012920:	b9d8      	cbnz	r0, 801295a <_svfiprintf_r+0xea>
 8012922:	06d0      	lsls	r0, r2, #27
 8012924:	bf44      	itt	mi
 8012926:	2320      	movmi	r3, #32
 8012928:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801292c:	0711      	lsls	r1, r2, #28
 801292e:	bf44      	itt	mi
 8012930:	232b      	movmi	r3, #43	@ 0x2b
 8012932:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012936:	f89a 3000 	ldrb.w	r3, [sl]
 801293a:	2b2a      	cmp	r3, #42	@ 0x2a
 801293c:	d015      	beq.n	801296a <_svfiprintf_r+0xfa>
 801293e:	9a07      	ldr	r2, [sp, #28]
 8012940:	4654      	mov	r4, sl
 8012942:	2000      	movs	r0, #0
 8012944:	f04f 0c0a 	mov.w	ip, #10
 8012948:	4621      	mov	r1, r4
 801294a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801294e:	3b30      	subs	r3, #48	@ 0x30
 8012950:	2b09      	cmp	r3, #9
 8012952:	d94b      	bls.n	80129ec <_svfiprintf_r+0x17c>
 8012954:	b1b0      	cbz	r0, 8012984 <_svfiprintf_r+0x114>
 8012956:	9207      	str	r2, [sp, #28]
 8012958:	e014      	b.n	8012984 <_svfiprintf_r+0x114>
 801295a:	eba0 0308 	sub.w	r3, r0, r8
 801295e:	fa09 f303 	lsl.w	r3, r9, r3
 8012962:	4313      	orrs	r3, r2
 8012964:	9304      	str	r3, [sp, #16]
 8012966:	46a2      	mov	sl, r4
 8012968:	e7d2      	b.n	8012910 <_svfiprintf_r+0xa0>
 801296a:	9b03      	ldr	r3, [sp, #12]
 801296c:	1d19      	adds	r1, r3, #4
 801296e:	681b      	ldr	r3, [r3, #0]
 8012970:	9103      	str	r1, [sp, #12]
 8012972:	2b00      	cmp	r3, #0
 8012974:	bfbb      	ittet	lt
 8012976:	425b      	neglt	r3, r3
 8012978:	f042 0202 	orrlt.w	r2, r2, #2
 801297c:	9307      	strge	r3, [sp, #28]
 801297e:	9307      	strlt	r3, [sp, #28]
 8012980:	bfb8      	it	lt
 8012982:	9204      	strlt	r2, [sp, #16]
 8012984:	7823      	ldrb	r3, [r4, #0]
 8012986:	2b2e      	cmp	r3, #46	@ 0x2e
 8012988:	d10a      	bne.n	80129a0 <_svfiprintf_r+0x130>
 801298a:	7863      	ldrb	r3, [r4, #1]
 801298c:	2b2a      	cmp	r3, #42	@ 0x2a
 801298e:	d132      	bne.n	80129f6 <_svfiprintf_r+0x186>
 8012990:	9b03      	ldr	r3, [sp, #12]
 8012992:	1d1a      	adds	r2, r3, #4
 8012994:	681b      	ldr	r3, [r3, #0]
 8012996:	9203      	str	r2, [sp, #12]
 8012998:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801299c:	3402      	adds	r4, #2
 801299e:	9305      	str	r3, [sp, #20]
 80129a0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012a64 <_svfiprintf_r+0x1f4>
 80129a4:	7821      	ldrb	r1, [r4, #0]
 80129a6:	2203      	movs	r2, #3
 80129a8:	4650      	mov	r0, sl
 80129aa:	f7ed fc99 	bl	80002e0 <memchr>
 80129ae:	b138      	cbz	r0, 80129c0 <_svfiprintf_r+0x150>
 80129b0:	9b04      	ldr	r3, [sp, #16]
 80129b2:	eba0 000a 	sub.w	r0, r0, sl
 80129b6:	2240      	movs	r2, #64	@ 0x40
 80129b8:	4082      	lsls	r2, r0
 80129ba:	4313      	orrs	r3, r2
 80129bc:	3401      	adds	r4, #1
 80129be:	9304      	str	r3, [sp, #16]
 80129c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80129c4:	4824      	ldr	r0, [pc, #144]	@ (8012a58 <_svfiprintf_r+0x1e8>)
 80129c6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80129ca:	2206      	movs	r2, #6
 80129cc:	f7ed fc88 	bl	80002e0 <memchr>
 80129d0:	2800      	cmp	r0, #0
 80129d2:	d036      	beq.n	8012a42 <_svfiprintf_r+0x1d2>
 80129d4:	4b21      	ldr	r3, [pc, #132]	@ (8012a5c <_svfiprintf_r+0x1ec>)
 80129d6:	bb1b      	cbnz	r3, 8012a20 <_svfiprintf_r+0x1b0>
 80129d8:	9b03      	ldr	r3, [sp, #12]
 80129da:	3307      	adds	r3, #7
 80129dc:	f023 0307 	bic.w	r3, r3, #7
 80129e0:	3308      	adds	r3, #8
 80129e2:	9303      	str	r3, [sp, #12]
 80129e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80129e6:	4433      	add	r3, r6
 80129e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80129ea:	e76a      	b.n	80128c2 <_svfiprintf_r+0x52>
 80129ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80129f0:	460c      	mov	r4, r1
 80129f2:	2001      	movs	r0, #1
 80129f4:	e7a8      	b.n	8012948 <_svfiprintf_r+0xd8>
 80129f6:	2300      	movs	r3, #0
 80129f8:	3401      	adds	r4, #1
 80129fa:	9305      	str	r3, [sp, #20]
 80129fc:	4619      	mov	r1, r3
 80129fe:	f04f 0c0a 	mov.w	ip, #10
 8012a02:	4620      	mov	r0, r4
 8012a04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012a08:	3a30      	subs	r2, #48	@ 0x30
 8012a0a:	2a09      	cmp	r2, #9
 8012a0c:	d903      	bls.n	8012a16 <_svfiprintf_r+0x1a6>
 8012a0e:	2b00      	cmp	r3, #0
 8012a10:	d0c6      	beq.n	80129a0 <_svfiprintf_r+0x130>
 8012a12:	9105      	str	r1, [sp, #20]
 8012a14:	e7c4      	b.n	80129a0 <_svfiprintf_r+0x130>
 8012a16:	fb0c 2101 	mla	r1, ip, r1, r2
 8012a1a:	4604      	mov	r4, r0
 8012a1c:	2301      	movs	r3, #1
 8012a1e:	e7f0      	b.n	8012a02 <_svfiprintf_r+0x192>
 8012a20:	ab03      	add	r3, sp, #12
 8012a22:	9300      	str	r3, [sp, #0]
 8012a24:	462a      	mov	r2, r5
 8012a26:	4b0e      	ldr	r3, [pc, #56]	@ (8012a60 <_svfiprintf_r+0x1f0>)
 8012a28:	a904      	add	r1, sp, #16
 8012a2a:	4638      	mov	r0, r7
 8012a2c:	f7fd fef4 	bl	8010818 <_printf_float>
 8012a30:	1c42      	adds	r2, r0, #1
 8012a32:	4606      	mov	r6, r0
 8012a34:	d1d6      	bne.n	80129e4 <_svfiprintf_r+0x174>
 8012a36:	89ab      	ldrh	r3, [r5, #12]
 8012a38:	065b      	lsls	r3, r3, #25
 8012a3a:	f53f af2d 	bmi.w	8012898 <_svfiprintf_r+0x28>
 8012a3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012a40:	e72c      	b.n	801289c <_svfiprintf_r+0x2c>
 8012a42:	ab03      	add	r3, sp, #12
 8012a44:	9300      	str	r3, [sp, #0]
 8012a46:	462a      	mov	r2, r5
 8012a48:	4b05      	ldr	r3, [pc, #20]	@ (8012a60 <_svfiprintf_r+0x1f0>)
 8012a4a:	a904      	add	r1, sp, #16
 8012a4c:	4638      	mov	r0, r7
 8012a4e:	f7fe f96b 	bl	8010d28 <_printf_i>
 8012a52:	e7ed      	b.n	8012a30 <_svfiprintf_r+0x1c0>
 8012a54:	08027e02 	.word	0x08027e02
 8012a58:	08027e0c 	.word	0x08027e0c
 8012a5c:	08010819 	.word	0x08010819
 8012a60:	080127b9 	.word	0x080127b9
 8012a64:	08027e08 	.word	0x08027e08

08012a68 <__sflush_r>:
 8012a68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012a6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a70:	0716      	lsls	r6, r2, #28
 8012a72:	4605      	mov	r5, r0
 8012a74:	460c      	mov	r4, r1
 8012a76:	d454      	bmi.n	8012b22 <__sflush_r+0xba>
 8012a78:	684b      	ldr	r3, [r1, #4]
 8012a7a:	2b00      	cmp	r3, #0
 8012a7c:	dc02      	bgt.n	8012a84 <__sflush_r+0x1c>
 8012a7e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012a80:	2b00      	cmp	r3, #0
 8012a82:	dd48      	ble.n	8012b16 <__sflush_r+0xae>
 8012a84:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012a86:	2e00      	cmp	r6, #0
 8012a88:	d045      	beq.n	8012b16 <__sflush_r+0xae>
 8012a8a:	2300      	movs	r3, #0
 8012a8c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012a90:	682f      	ldr	r7, [r5, #0]
 8012a92:	6a21      	ldr	r1, [r4, #32]
 8012a94:	602b      	str	r3, [r5, #0]
 8012a96:	d030      	beq.n	8012afa <__sflush_r+0x92>
 8012a98:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012a9a:	89a3      	ldrh	r3, [r4, #12]
 8012a9c:	0759      	lsls	r1, r3, #29
 8012a9e:	d505      	bpl.n	8012aac <__sflush_r+0x44>
 8012aa0:	6863      	ldr	r3, [r4, #4]
 8012aa2:	1ad2      	subs	r2, r2, r3
 8012aa4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012aa6:	b10b      	cbz	r3, 8012aac <__sflush_r+0x44>
 8012aa8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012aaa:	1ad2      	subs	r2, r2, r3
 8012aac:	2300      	movs	r3, #0
 8012aae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012ab0:	6a21      	ldr	r1, [r4, #32]
 8012ab2:	4628      	mov	r0, r5
 8012ab4:	47b0      	blx	r6
 8012ab6:	1c43      	adds	r3, r0, #1
 8012ab8:	89a3      	ldrh	r3, [r4, #12]
 8012aba:	d106      	bne.n	8012aca <__sflush_r+0x62>
 8012abc:	6829      	ldr	r1, [r5, #0]
 8012abe:	291d      	cmp	r1, #29
 8012ac0:	d82b      	bhi.n	8012b1a <__sflush_r+0xb2>
 8012ac2:	4a2a      	ldr	r2, [pc, #168]	@ (8012b6c <__sflush_r+0x104>)
 8012ac4:	40ca      	lsrs	r2, r1
 8012ac6:	07d6      	lsls	r6, r2, #31
 8012ac8:	d527      	bpl.n	8012b1a <__sflush_r+0xb2>
 8012aca:	2200      	movs	r2, #0
 8012acc:	6062      	str	r2, [r4, #4]
 8012ace:	04d9      	lsls	r1, r3, #19
 8012ad0:	6922      	ldr	r2, [r4, #16]
 8012ad2:	6022      	str	r2, [r4, #0]
 8012ad4:	d504      	bpl.n	8012ae0 <__sflush_r+0x78>
 8012ad6:	1c42      	adds	r2, r0, #1
 8012ad8:	d101      	bne.n	8012ade <__sflush_r+0x76>
 8012ada:	682b      	ldr	r3, [r5, #0]
 8012adc:	b903      	cbnz	r3, 8012ae0 <__sflush_r+0x78>
 8012ade:	6560      	str	r0, [r4, #84]	@ 0x54
 8012ae0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012ae2:	602f      	str	r7, [r5, #0]
 8012ae4:	b1b9      	cbz	r1, 8012b16 <__sflush_r+0xae>
 8012ae6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012aea:	4299      	cmp	r1, r3
 8012aec:	d002      	beq.n	8012af4 <__sflush_r+0x8c>
 8012aee:	4628      	mov	r0, r5
 8012af0:	f7ff f9e8 	bl	8011ec4 <_free_r>
 8012af4:	2300      	movs	r3, #0
 8012af6:	6363      	str	r3, [r4, #52]	@ 0x34
 8012af8:	e00d      	b.n	8012b16 <__sflush_r+0xae>
 8012afa:	2301      	movs	r3, #1
 8012afc:	4628      	mov	r0, r5
 8012afe:	47b0      	blx	r6
 8012b00:	4602      	mov	r2, r0
 8012b02:	1c50      	adds	r0, r2, #1
 8012b04:	d1c9      	bne.n	8012a9a <__sflush_r+0x32>
 8012b06:	682b      	ldr	r3, [r5, #0]
 8012b08:	2b00      	cmp	r3, #0
 8012b0a:	d0c6      	beq.n	8012a9a <__sflush_r+0x32>
 8012b0c:	2b1d      	cmp	r3, #29
 8012b0e:	d001      	beq.n	8012b14 <__sflush_r+0xac>
 8012b10:	2b16      	cmp	r3, #22
 8012b12:	d11e      	bne.n	8012b52 <__sflush_r+0xea>
 8012b14:	602f      	str	r7, [r5, #0]
 8012b16:	2000      	movs	r0, #0
 8012b18:	e022      	b.n	8012b60 <__sflush_r+0xf8>
 8012b1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012b1e:	b21b      	sxth	r3, r3
 8012b20:	e01b      	b.n	8012b5a <__sflush_r+0xf2>
 8012b22:	690f      	ldr	r7, [r1, #16]
 8012b24:	2f00      	cmp	r7, #0
 8012b26:	d0f6      	beq.n	8012b16 <__sflush_r+0xae>
 8012b28:	0793      	lsls	r3, r2, #30
 8012b2a:	680e      	ldr	r6, [r1, #0]
 8012b2c:	bf08      	it	eq
 8012b2e:	694b      	ldreq	r3, [r1, #20]
 8012b30:	600f      	str	r7, [r1, #0]
 8012b32:	bf18      	it	ne
 8012b34:	2300      	movne	r3, #0
 8012b36:	eba6 0807 	sub.w	r8, r6, r7
 8012b3a:	608b      	str	r3, [r1, #8]
 8012b3c:	f1b8 0f00 	cmp.w	r8, #0
 8012b40:	dde9      	ble.n	8012b16 <__sflush_r+0xae>
 8012b42:	6a21      	ldr	r1, [r4, #32]
 8012b44:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012b46:	4643      	mov	r3, r8
 8012b48:	463a      	mov	r2, r7
 8012b4a:	4628      	mov	r0, r5
 8012b4c:	47b0      	blx	r6
 8012b4e:	2800      	cmp	r0, #0
 8012b50:	dc08      	bgt.n	8012b64 <__sflush_r+0xfc>
 8012b52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012b56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012b5a:	81a3      	strh	r3, [r4, #12]
 8012b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8012b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b64:	4407      	add	r7, r0
 8012b66:	eba8 0800 	sub.w	r8, r8, r0
 8012b6a:	e7e7      	b.n	8012b3c <__sflush_r+0xd4>
 8012b6c:	20400001 	.word	0x20400001

08012b70 <_fflush_r>:
 8012b70:	b538      	push	{r3, r4, r5, lr}
 8012b72:	690b      	ldr	r3, [r1, #16]
 8012b74:	4605      	mov	r5, r0
 8012b76:	460c      	mov	r4, r1
 8012b78:	b913      	cbnz	r3, 8012b80 <_fflush_r+0x10>
 8012b7a:	2500      	movs	r5, #0
 8012b7c:	4628      	mov	r0, r5
 8012b7e:	bd38      	pop	{r3, r4, r5, pc}
 8012b80:	b118      	cbz	r0, 8012b8a <_fflush_r+0x1a>
 8012b82:	6a03      	ldr	r3, [r0, #32]
 8012b84:	b90b      	cbnz	r3, 8012b8a <_fflush_r+0x1a>
 8012b86:	f7fe fa79 	bl	801107c <__sinit>
 8012b8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012b8e:	2b00      	cmp	r3, #0
 8012b90:	d0f3      	beq.n	8012b7a <_fflush_r+0xa>
 8012b92:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012b94:	07d0      	lsls	r0, r2, #31
 8012b96:	d404      	bmi.n	8012ba2 <_fflush_r+0x32>
 8012b98:	0599      	lsls	r1, r3, #22
 8012b9a:	d402      	bmi.n	8012ba2 <_fflush_r+0x32>
 8012b9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012b9e:	f7fe fb9a 	bl	80112d6 <__retarget_lock_acquire_recursive>
 8012ba2:	4628      	mov	r0, r5
 8012ba4:	4621      	mov	r1, r4
 8012ba6:	f7ff ff5f 	bl	8012a68 <__sflush_r>
 8012baa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012bac:	07da      	lsls	r2, r3, #31
 8012bae:	4605      	mov	r5, r0
 8012bb0:	d4e4      	bmi.n	8012b7c <_fflush_r+0xc>
 8012bb2:	89a3      	ldrh	r3, [r4, #12]
 8012bb4:	059b      	lsls	r3, r3, #22
 8012bb6:	d4e1      	bmi.n	8012b7c <_fflush_r+0xc>
 8012bb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012bba:	f7fe fb8d 	bl	80112d8 <__retarget_lock_release_recursive>
 8012bbe:	e7dd      	b.n	8012b7c <_fflush_r+0xc>

08012bc0 <memmove>:
 8012bc0:	4288      	cmp	r0, r1
 8012bc2:	b510      	push	{r4, lr}
 8012bc4:	eb01 0402 	add.w	r4, r1, r2
 8012bc8:	d902      	bls.n	8012bd0 <memmove+0x10>
 8012bca:	4284      	cmp	r4, r0
 8012bcc:	4623      	mov	r3, r4
 8012bce:	d807      	bhi.n	8012be0 <memmove+0x20>
 8012bd0:	1e43      	subs	r3, r0, #1
 8012bd2:	42a1      	cmp	r1, r4
 8012bd4:	d008      	beq.n	8012be8 <memmove+0x28>
 8012bd6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012bda:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012bde:	e7f8      	b.n	8012bd2 <memmove+0x12>
 8012be0:	4402      	add	r2, r0
 8012be2:	4601      	mov	r1, r0
 8012be4:	428a      	cmp	r2, r1
 8012be6:	d100      	bne.n	8012bea <memmove+0x2a>
 8012be8:	bd10      	pop	{r4, pc}
 8012bea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012bee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012bf2:	e7f7      	b.n	8012be4 <memmove+0x24>

08012bf4 <_sbrk_r>:
 8012bf4:	b538      	push	{r3, r4, r5, lr}
 8012bf6:	4d06      	ldr	r5, [pc, #24]	@ (8012c10 <_sbrk_r+0x1c>)
 8012bf8:	2300      	movs	r3, #0
 8012bfa:	4604      	mov	r4, r0
 8012bfc:	4608      	mov	r0, r1
 8012bfe:	602b      	str	r3, [r5, #0]
 8012c00:	f7f0 fc80 	bl	8003504 <_sbrk>
 8012c04:	1c43      	adds	r3, r0, #1
 8012c06:	d102      	bne.n	8012c0e <_sbrk_r+0x1a>
 8012c08:	682b      	ldr	r3, [r5, #0]
 8012c0a:	b103      	cbz	r3, 8012c0e <_sbrk_r+0x1a>
 8012c0c:	6023      	str	r3, [r4, #0]
 8012c0e:	bd38      	pop	{r3, r4, r5, pc}
 8012c10:	240054b0 	.word	0x240054b0

08012c14 <__assert_func>:
 8012c14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012c16:	4614      	mov	r4, r2
 8012c18:	461a      	mov	r2, r3
 8012c1a:	4b09      	ldr	r3, [pc, #36]	@ (8012c40 <__assert_func+0x2c>)
 8012c1c:	681b      	ldr	r3, [r3, #0]
 8012c1e:	4605      	mov	r5, r0
 8012c20:	68d8      	ldr	r0, [r3, #12]
 8012c22:	b14c      	cbz	r4, 8012c38 <__assert_func+0x24>
 8012c24:	4b07      	ldr	r3, [pc, #28]	@ (8012c44 <__assert_func+0x30>)
 8012c26:	9100      	str	r1, [sp, #0]
 8012c28:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012c2c:	4906      	ldr	r1, [pc, #24]	@ (8012c48 <__assert_func+0x34>)
 8012c2e:	462b      	mov	r3, r5
 8012c30:	f000 f870 	bl	8012d14 <fiprintf>
 8012c34:	f000 f880 	bl	8012d38 <abort>
 8012c38:	4b04      	ldr	r3, [pc, #16]	@ (8012c4c <__assert_func+0x38>)
 8012c3a:	461c      	mov	r4, r3
 8012c3c:	e7f3      	b.n	8012c26 <__assert_func+0x12>
 8012c3e:	bf00      	nop
 8012c40:	24000030 	.word	0x24000030
 8012c44:	08027e1d 	.word	0x08027e1d
 8012c48:	08027e2a 	.word	0x08027e2a
 8012c4c:	08027e58 	.word	0x08027e58

08012c50 <_calloc_r>:
 8012c50:	b570      	push	{r4, r5, r6, lr}
 8012c52:	fba1 5402 	umull	r5, r4, r1, r2
 8012c56:	b934      	cbnz	r4, 8012c66 <_calloc_r+0x16>
 8012c58:	4629      	mov	r1, r5
 8012c5a:	f7ff f9a7 	bl	8011fac <_malloc_r>
 8012c5e:	4606      	mov	r6, r0
 8012c60:	b928      	cbnz	r0, 8012c6e <_calloc_r+0x1e>
 8012c62:	4630      	mov	r0, r6
 8012c64:	bd70      	pop	{r4, r5, r6, pc}
 8012c66:	220c      	movs	r2, #12
 8012c68:	6002      	str	r2, [r0, #0]
 8012c6a:	2600      	movs	r6, #0
 8012c6c:	e7f9      	b.n	8012c62 <_calloc_r+0x12>
 8012c6e:	462a      	mov	r2, r5
 8012c70:	4621      	mov	r1, r4
 8012c72:	f7fe fab2 	bl	80111da <memset>
 8012c76:	e7f4      	b.n	8012c62 <_calloc_r+0x12>

08012c78 <__ascii_mbtowc>:
 8012c78:	b082      	sub	sp, #8
 8012c7a:	b901      	cbnz	r1, 8012c7e <__ascii_mbtowc+0x6>
 8012c7c:	a901      	add	r1, sp, #4
 8012c7e:	b142      	cbz	r2, 8012c92 <__ascii_mbtowc+0x1a>
 8012c80:	b14b      	cbz	r3, 8012c96 <__ascii_mbtowc+0x1e>
 8012c82:	7813      	ldrb	r3, [r2, #0]
 8012c84:	600b      	str	r3, [r1, #0]
 8012c86:	7812      	ldrb	r2, [r2, #0]
 8012c88:	1e10      	subs	r0, r2, #0
 8012c8a:	bf18      	it	ne
 8012c8c:	2001      	movne	r0, #1
 8012c8e:	b002      	add	sp, #8
 8012c90:	4770      	bx	lr
 8012c92:	4610      	mov	r0, r2
 8012c94:	e7fb      	b.n	8012c8e <__ascii_mbtowc+0x16>
 8012c96:	f06f 0001 	mvn.w	r0, #1
 8012c9a:	e7f8      	b.n	8012c8e <__ascii_mbtowc+0x16>

08012c9c <_realloc_r>:
 8012c9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ca0:	4607      	mov	r7, r0
 8012ca2:	4614      	mov	r4, r2
 8012ca4:	460d      	mov	r5, r1
 8012ca6:	b921      	cbnz	r1, 8012cb2 <_realloc_r+0x16>
 8012ca8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012cac:	4611      	mov	r1, r2
 8012cae:	f7ff b97d 	b.w	8011fac <_malloc_r>
 8012cb2:	b92a      	cbnz	r2, 8012cc0 <_realloc_r+0x24>
 8012cb4:	f7ff f906 	bl	8011ec4 <_free_r>
 8012cb8:	4625      	mov	r5, r4
 8012cba:	4628      	mov	r0, r5
 8012cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012cc0:	f000 f841 	bl	8012d46 <_malloc_usable_size_r>
 8012cc4:	4284      	cmp	r4, r0
 8012cc6:	4606      	mov	r6, r0
 8012cc8:	d802      	bhi.n	8012cd0 <_realloc_r+0x34>
 8012cca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012cce:	d8f4      	bhi.n	8012cba <_realloc_r+0x1e>
 8012cd0:	4621      	mov	r1, r4
 8012cd2:	4638      	mov	r0, r7
 8012cd4:	f7ff f96a 	bl	8011fac <_malloc_r>
 8012cd8:	4680      	mov	r8, r0
 8012cda:	b908      	cbnz	r0, 8012ce0 <_realloc_r+0x44>
 8012cdc:	4645      	mov	r5, r8
 8012cde:	e7ec      	b.n	8012cba <_realloc_r+0x1e>
 8012ce0:	42b4      	cmp	r4, r6
 8012ce2:	4622      	mov	r2, r4
 8012ce4:	4629      	mov	r1, r5
 8012ce6:	bf28      	it	cs
 8012ce8:	4632      	movcs	r2, r6
 8012cea:	f7fe faf6 	bl	80112da <memcpy>
 8012cee:	4629      	mov	r1, r5
 8012cf0:	4638      	mov	r0, r7
 8012cf2:	f7ff f8e7 	bl	8011ec4 <_free_r>
 8012cf6:	e7f1      	b.n	8012cdc <_realloc_r+0x40>

08012cf8 <__ascii_wctomb>:
 8012cf8:	4603      	mov	r3, r0
 8012cfa:	4608      	mov	r0, r1
 8012cfc:	b141      	cbz	r1, 8012d10 <__ascii_wctomb+0x18>
 8012cfe:	2aff      	cmp	r2, #255	@ 0xff
 8012d00:	d904      	bls.n	8012d0c <__ascii_wctomb+0x14>
 8012d02:	228a      	movs	r2, #138	@ 0x8a
 8012d04:	601a      	str	r2, [r3, #0]
 8012d06:	f04f 30ff 	mov.w	r0, #4294967295
 8012d0a:	4770      	bx	lr
 8012d0c:	700a      	strb	r2, [r1, #0]
 8012d0e:	2001      	movs	r0, #1
 8012d10:	4770      	bx	lr
	...

08012d14 <fiprintf>:
 8012d14:	b40e      	push	{r1, r2, r3}
 8012d16:	b503      	push	{r0, r1, lr}
 8012d18:	4601      	mov	r1, r0
 8012d1a:	ab03      	add	r3, sp, #12
 8012d1c:	4805      	ldr	r0, [pc, #20]	@ (8012d34 <fiprintf+0x20>)
 8012d1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012d22:	6800      	ldr	r0, [r0, #0]
 8012d24:	9301      	str	r3, [sp, #4]
 8012d26:	f000 f83f 	bl	8012da8 <_vfiprintf_r>
 8012d2a:	b002      	add	sp, #8
 8012d2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8012d30:	b003      	add	sp, #12
 8012d32:	4770      	bx	lr
 8012d34:	24000030 	.word	0x24000030

08012d38 <abort>:
 8012d38:	b508      	push	{r3, lr}
 8012d3a:	2006      	movs	r0, #6
 8012d3c:	f000 fa08 	bl	8013150 <raise>
 8012d40:	2001      	movs	r0, #1
 8012d42:	f7f0 fb67 	bl	8003414 <_exit>

08012d46 <_malloc_usable_size_r>:
 8012d46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012d4a:	1f18      	subs	r0, r3, #4
 8012d4c:	2b00      	cmp	r3, #0
 8012d4e:	bfbc      	itt	lt
 8012d50:	580b      	ldrlt	r3, [r1, r0]
 8012d52:	18c0      	addlt	r0, r0, r3
 8012d54:	4770      	bx	lr

08012d56 <__sfputc_r>:
 8012d56:	6893      	ldr	r3, [r2, #8]
 8012d58:	3b01      	subs	r3, #1
 8012d5a:	2b00      	cmp	r3, #0
 8012d5c:	b410      	push	{r4}
 8012d5e:	6093      	str	r3, [r2, #8]
 8012d60:	da08      	bge.n	8012d74 <__sfputc_r+0x1e>
 8012d62:	6994      	ldr	r4, [r2, #24]
 8012d64:	42a3      	cmp	r3, r4
 8012d66:	db01      	blt.n	8012d6c <__sfputc_r+0x16>
 8012d68:	290a      	cmp	r1, #10
 8012d6a:	d103      	bne.n	8012d74 <__sfputc_r+0x1e>
 8012d6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012d70:	f000 b932 	b.w	8012fd8 <__swbuf_r>
 8012d74:	6813      	ldr	r3, [r2, #0]
 8012d76:	1c58      	adds	r0, r3, #1
 8012d78:	6010      	str	r0, [r2, #0]
 8012d7a:	7019      	strb	r1, [r3, #0]
 8012d7c:	4608      	mov	r0, r1
 8012d7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012d82:	4770      	bx	lr

08012d84 <__sfputs_r>:
 8012d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012d86:	4606      	mov	r6, r0
 8012d88:	460f      	mov	r7, r1
 8012d8a:	4614      	mov	r4, r2
 8012d8c:	18d5      	adds	r5, r2, r3
 8012d8e:	42ac      	cmp	r4, r5
 8012d90:	d101      	bne.n	8012d96 <__sfputs_r+0x12>
 8012d92:	2000      	movs	r0, #0
 8012d94:	e007      	b.n	8012da6 <__sfputs_r+0x22>
 8012d96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012d9a:	463a      	mov	r2, r7
 8012d9c:	4630      	mov	r0, r6
 8012d9e:	f7ff ffda 	bl	8012d56 <__sfputc_r>
 8012da2:	1c43      	adds	r3, r0, #1
 8012da4:	d1f3      	bne.n	8012d8e <__sfputs_r+0xa>
 8012da6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08012da8 <_vfiprintf_r>:
 8012da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012dac:	460d      	mov	r5, r1
 8012dae:	b09d      	sub	sp, #116	@ 0x74
 8012db0:	4614      	mov	r4, r2
 8012db2:	4698      	mov	r8, r3
 8012db4:	4606      	mov	r6, r0
 8012db6:	b118      	cbz	r0, 8012dc0 <_vfiprintf_r+0x18>
 8012db8:	6a03      	ldr	r3, [r0, #32]
 8012dba:	b90b      	cbnz	r3, 8012dc0 <_vfiprintf_r+0x18>
 8012dbc:	f7fe f95e 	bl	801107c <__sinit>
 8012dc0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012dc2:	07d9      	lsls	r1, r3, #31
 8012dc4:	d405      	bmi.n	8012dd2 <_vfiprintf_r+0x2a>
 8012dc6:	89ab      	ldrh	r3, [r5, #12]
 8012dc8:	059a      	lsls	r2, r3, #22
 8012dca:	d402      	bmi.n	8012dd2 <_vfiprintf_r+0x2a>
 8012dcc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012dce:	f7fe fa82 	bl	80112d6 <__retarget_lock_acquire_recursive>
 8012dd2:	89ab      	ldrh	r3, [r5, #12]
 8012dd4:	071b      	lsls	r3, r3, #28
 8012dd6:	d501      	bpl.n	8012ddc <_vfiprintf_r+0x34>
 8012dd8:	692b      	ldr	r3, [r5, #16]
 8012dda:	b99b      	cbnz	r3, 8012e04 <_vfiprintf_r+0x5c>
 8012ddc:	4629      	mov	r1, r5
 8012dde:	4630      	mov	r0, r6
 8012de0:	f000 f938 	bl	8013054 <__swsetup_r>
 8012de4:	b170      	cbz	r0, 8012e04 <_vfiprintf_r+0x5c>
 8012de6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012de8:	07dc      	lsls	r4, r3, #31
 8012dea:	d504      	bpl.n	8012df6 <_vfiprintf_r+0x4e>
 8012dec:	f04f 30ff 	mov.w	r0, #4294967295
 8012df0:	b01d      	add	sp, #116	@ 0x74
 8012df2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012df6:	89ab      	ldrh	r3, [r5, #12]
 8012df8:	0598      	lsls	r0, r3, #22
 8012dfa:	d4f7      	bmi.n	8012dec <_vfiprintf_r+0x44>
 8012dfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012dfe:	f7fe fa6b 	bl	80112d8 <__retarget_lock_release_recursive>
 8012e02:	e7f3      	b.n	8012dec <_vfiprintf_r+0x44>
 8012e04:	2300      	movs	r3, #0
 8012e06:	9309      	str	r3, [sp, #36]	@ 0x24
 8012e08:	2320      	movs	r3, #32
 8012e0a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012e0e:	f8cd 800c 	str.w	r8, [sp, #12]
 8012e12:	2330      	movs	r3, #48	@ 0x30
 8012e14:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012fc4 <_vfiprintf_r+0x21c>
 8012e18:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012e1c:	f04f 0901 	mov.w	r9, #1
 8012e20:	4623      	mov	r3, r4
 8012e22:	469a      	mov	sl, r3
 8012e24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012e28:	b10a      	cbz	r2, 8012e2e <_vfiprintf_r+0x86>
 8012e2a:	2a25      	cmp	r2, #37	@ 0x25
 8012e2c:	d1f9      	bne.n	8012e22 <_vfiprintf_r+0x7a>
 8012e2e:	ebba 0b04 	subs.w	fp, sl, r4
 8012e32:	d00b      	beq.n	8012e4c <_vfiprintf_r+0xa4>
 8012e34:	465b      	mov	r3, fp
 8012e36:	4622      	mov	r2, r4
 8012e38:	4629      	mov	r1, r5
 8012e3a:	4630      	mov	r0, r6
 8012e3c:	f7ff ffa2 	bl	8012d84 <__sfputs_r>
 8012e40:	3001      	adds	r0, #1
 8012e42:	f000 80a7 	beq.w	8012f94 <_vfiprintf_r+0x1ec>
 8012e46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012e48:	445a      	add	r2, fp
 8012e4a:	9209      	str	r2, [sp, #36]	@ 0x24
 8012e4c:	f89a 3000 	ldrb.w	r3, [sl]
 8012e50:	2b00      	cmp	r3, #0
 8012e52:	f000 809f 	beq.w	8012f94 <_vfiprintf_r+0x1ec>
 8012e56:	2300      	movs	r3, #0
 8012e58:	f04f 32ff 	mov.w	r2, #4294967295
 8012e5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012e60:	f10a 0a01 	add.w	sl, sl, #1
 8012e64:	9304      	str	r3, [sp, #16]
 8012e66:	9307      	str	r3, [sp, #28]
 8012e68:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012e6c:	931a      	str	r3, [sp, #104]	@ 0x68
 8012e6e:	4654      	mov	r4, sl
 8012e70:	2205      	movs	r2, #5
 8012e72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012e76:	4853      	ldr	r0, [pc, #332]	@ (8012fc4 <_vfiprintf_r+0x21c>)
 8012e78:	f7ed fa32 	bl	80002e0 <memchr>
 8012e7c:	9a04      	ldr	r2, [sp, #16]
 8012e7e:	b9d8      	cbnz	r0, 8012eb8 <_vfiprintf_r+0x110>
 8012e80:	06d1      	lsls	r1, r2, #27
 8012e82:	bf44      	itt	mi
 8012e84:	2320      	movmi	r3, #32
 8012e86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012e8a:	0713      	lsls	r3, r2, #28
 8012e8c:	bf44      	itt	mi
 8012e8e:	232b      	movmi	r3, #43	@ 0x2b
 8012e90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012e94:	f89a 3000 	ldrb.w	r3, [sl]
 8012e98:	2b2a      	cmp	r3, #42	@ 0x2a
 8012e9a:	d015      	beq.n	8012ec8 <_vfiprintf_r+0x120>
 8012e9c:	9a07      	ldr	r2, [sp, #28]
 8012e9e:	4654      	mov	r4, sl
 8012ea0:	2000      	movs	r0, #0
 8012ea2:	f04f 0c0a 	mov.w	ip, #10
 8012ea6:	4621      	mov	r1, r4
 8012ea8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012eac:	3b30      	subs	r3, #48	@ 0x30
 8012eae:	2b09      	cmp	r3, #9
 8012eb0:	d94b      	bls.n	8012f4a <_vfiprintf_r+0x1a2>
 8012eb2:	b1b0      	cbz	r0, 8012ee2 <_vfiprintf_r+0x13a>
 8012eb4:	9207      	str	r2, [sp, #28]
 8012eb6:	e014      	b.n	8012ee2 <_vfiprintf_r+0x13a>
 8012eb8:	eba0 0308 	sub.w	r3, r0, r8
 8012ebc:	fa09 f303 	lsl.w	r3, r9, r3
 8012ec0:	4313      	orrs	r3, r2
 8012ec2:	9304      	str	r3, [sp, #16]
 8012ec4:	46a2      	mov	sl, r4
 8012ec6:	e7d2      	b.n	8012e6e <_vfiprintf_r+0xc6>
 8012ec8:	9b03      	ldr	r3, [sp, #12]
 8012eca:	1d19      	adds	r1, r3, #4
 8012ecc:	681b      	ldr	r3, [r3, #0]
 8012ece:	9103      	str	r1, [sp, #12]
 8012ed0:	2b00      	cmp	r3, #0
 8012ed2:	bfbb      	ittet	lt
 8012ed4:	425b      	neglt	r3, r3
 8012ed6:	f042 0202 	orrlt.w	r2, r2, #2
 8012eda:	9307      	strge	r3, [sp, #28]
 8012edc:	9307      	strlt	r3, [sp, #28]
 8012ede:	bfb8      	it	lt
 8012ee0:	9204      	strlt	r2, [sp, #16]
 8012ee2:	7823      	ldrb	r3, [r4, #0]
 8012ee4:	2b2e      	cmp	r3, #46	@ 0x2e
 8012ee6:	d10a      	bne.n	8012efe <_vfiprintf_r+0x156>
 8012ee8:	7863      	ldrb	r3, [r4, #1]
 8012eea:	2b2a      	cmp	r3, #42	@ 0x2a
 8012eec:	d132      	bne.n	8012f54 <_vfiprintf_r+0x1ac>
 8012eee:	9b03      	ldr	r3, [sp, #12]
 8012ef0:	1d1a      	adds	r2, r3, #4
 8012ef2:	681b      	ldr	r3, [r3, #0]
 8012ef4:	9203      	str	r2, [sp, #12]
 8012ef6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012efa:	3402      	adds	r4, #2
 8012efc:	9305      	str	r3, [sp, #20]
 8012efe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012fd4 <_vfiprintf_r+0x22c>
 8012f02:	7821      	ldrb	r1, [r4, #0]
 8012f04:	2203      	movs	r2, #3
 8012f06:	4650      	mov	r0, sl
 8012f08:	f7ed f9ea 	bl	80002e0 <memchr>
 8012f0c:	b138      	cbz	r0, 8012f1e <_vfiprintf_r+0x176>
 8012f0e:	9b04      	ldr	r3, [sp, #16]
 8012f10:	eba0 000a 	sub.w	r0, r0, sl
 8012f14:	2240      	movs	r2, #64	@ 0x40
 8012f16:	4082      	lsls	r2, r0
 8012f18:	4313      	orrs	r3, r2
 8012f1a:	3401      	adds	r4, #1
 8012f1c:	9304      	str	r3, [sp, #16]
 8012f1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012f22:	4829      	ldr	r0, [pc, #164]	@ (8012fc8 <_vfiprintf_r+0x220>)
 8012f24:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012f28:	2206      	movs	r2, #6
 8012f2a:	f7ed f9d9 	bl	80002e0 <memchr>
 8012f2e:	2800      	cmp	r0, #0
 8012f30:	d03f      	beq.n	8012fb2 <_vfiprintf_r+0x20a>
 8012f32:	4b26      	ldr	r3, [pc, #152]	@ (8012fcc <_vfiprintf_r+0x224>)
 8012f34:	bb1b      	cbnz	r3, 8012f7e <_vfiprintf_r+0x1d6>
 8012f36:	9b03      	ldr	r3, [sp, #12]
 8012f38:	3307      	adds	r3, #7
 8012f3a:	f023 0307 	bic.w	r3, r3, #7
 8012f3e:	3308      	adds	r3, #8
 8012f40:	9303      	str	r3, [sp, #12]
 8012f42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012f44:	443b      	add	r3, r7
 8012f46:	9309      	str	r3, [sp, #36]	@ 0x24
 8012f48:	e76a      	b.n	8012e20 <_vfiprintf_r+0x78>
 8012f4a:	fb0c 3202 	mla	r2, ip, r2, r3
 8012f4e:	460c      	mov	r4, r1
 8012f50:	2001      	movs	r0, #1
 8012f52:	e7a8      	b.n	8012ea6 <_vfiprintf_r+0xfe>
 8012f54:	2300      	movs	r3, #0
 8012f56:	3401      	adds	r4, #1
 8012f58:	9305      	str	r3, [sp, #20]
 8012f5a:	4619      	mov	r1, r3
 8012f5c:	f04f 0c0a 	mov.w	ip, #10
 8012f60:	4620      	mov	r0, r4
 8012f62:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012f66:	3a30      	subs	r2, #48	@ 0x30
 8012f68:	2a09      	cmp	r2, #9
 8012f6a:	d903      	bls.n	8012f74 <_vfiprintf_r+0x1cc>
 8012f6c:	2b00      	cmp	r3, #0
 8012f6e:	d0c6      	beq.n	8012efe <_vfiprintf_r+0x156>
 8012f70:	9105      	str	r1, [sp, #20]
 8012f72:	e7c4      	b.n	8012efe <_vfiprintf_r+0x156>
 8012f74:	fb0c 2101 	mla	r1, ip, r1, r2
 8012f78:	4604      	mov	r4, r0
 8012f7a:	2301      	movs	r3, #1
 8012f7c:	e7f0      	b.n	8012f60 <_vfiprintf_r+0x1b8>
 8012f7e:	ab03      	add	r3, sp, #12
 8012f80:	9300      	str	r3, [sp, #0]
 8012f82:	462a      	mov	r2, r5
 8012f84:	4b12      	ldr	r3, [pc, #72]	@ (8012fd0 <_vfiprintf_r+0x228>)
 8012f86:	a904      	add	r1, sp, #16
 8012f88:	4630      	mov	r0, r6
 8012f8a:	f7fd fc45 	bl	8010818 <_printf_float>
 8012f8e:	4607      	mov	r7, r0
 8012f90:	1c78      	adds	r0, r7, #1
 8012f92:	d1d6      	bne.n	8012f42 <_vfiprintf_r+0x19a>
 8012f94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012f96:	07d9      	lsls	r1, r3, #31
 8012f98:	d405      	bmi.n	8012fa6 <_vfiprintf_r+0x1fe>
 8012f9a:	89ab      	ldrh	r3, [r5, #12]
 8012f9c:	059a      	lsls	r2, r3, #22
 8012f9e:	d402      	bmi.n	8012fa6 <_vfiprintf_r+0x1fe>
 8012fa0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012fa2:	f7fe f999 	bl	80112d8 <__retarget_lock_release_recursive>
 8012fa6:	89ab      	ldrh	r3, [r5, #12]
 8012fa8:	065b      	lsls	r3, r3, #25
 8012faa:	f53f af1f 	bmi.w	8012dec <_vfiprintf_r+0x44>
 8012fae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012fb0:	e71e      	b.n	8012df0 <_vfiprintf_r+0x48>
 8012fb2:	ab03      	add	r3, sp, #12
 8012fb4:	9300      	str	r3, [sp, #0]
 8012fb6:	462a      	mov	r2, r5
 8012fb8:	4b05      	ldr	r3, [pc, #20]	@ (8012fd0 <_vfiprintf_r+0x228>)
 8012fba:	a904      	add	r1, sp, #16
 8012fbc:	4630      	mov	r0, r6
 8012fbe:	f7fd feb3 	bl	8010d28 <_printf_i>
 8012fc2:	e7e4      	b.n	8012f8e <_vfiprintf_r+0x1e6>
 8012fc4:	08027e02 	.word	0x08027e02
 8012fc8:	08027e0c 	.word	0x08027e0c
 8012fcc:	08010819 	.word	0x08010819
 8012fd0:	08012d85 	.word	0x08012d85
 8012fd4:	08027e08 	.word	0x08027e08

08012fd8 <__swbuf_r>:
 8012fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012fda:	460e      	mov	r6, r1
 8012fdc:	4614      	mov	r4, r2
 8012fde:	4605      	mov	r5, r0
 8012fe0:	b118      	cbz	r0, 8012fea <__swbuf_r+0x12>
 8012fe2:	6a03      	ldr	r3, [r0, #32]
 8012fe4:	b90b      	cbnz	r3, 8012fea <__swbuf_r+0x12>
 8012fe6:	f7fe f849 	bl	801107c <__sinit>
 8012fea:	69a3      	ldr	r3, [r4, #24]
 8012fec:	60a3      	str	r3, [r4, #8]
 8012fee:	89a3      	ldrh	r3, [r4, #12]
 8012ff0:	071a      	lsls	r2, r3, #28
 8012ff2:	d501      	bpl.n	8012ff8 <__swbuf_r+0x20>
 8012ff4:	6923      	ldr	r3, [r4, #16]
 8012ff6:	b943      	cbnz	r3, 801300a <__swbuf_r+0x32>
 8012ff8:	4621      	mov	r1, r4
 8012ffa:	4628      	mov	r0, r5
 8012ffc:	f000 f82a 	bl	8013054 <__swsetup_r>
 8013000:	b118      	cbz	r0, 801300a <__swbuf_r+0x32>
 8013002:	f04f 37ff 	mov.w	r7, #4294967295
 8013006:	4638      	mov	r0, r7
 8013008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801300a:	6823      	ldr	r3, [r4, #0]
 801300c:	6922      	ldr	r2, [r4, #16]
 801300e:	1a98      	subs	r0, r3, r2
 8013010:	6963      	ldr	r3, [r4, #20]
 8013012:	b2f6      	uxtb	r6, r6
 8013014:	4283      	cmp	r3, r0
 8013016:	4637      	mov	r7, r6
 8013018:	dc05      	bgt.n	8013026 <__swbuf_r+0x4e>
 801301a:	4621      	mov	r1, r4
 801301c:	4628      	mov	r0, r5
 801301e:	f7ff fda7 	bl	8012b70 <_fflush_r>
 8013022:	2800      	cmp	r0, #0
 8013024:	d1ed      	bne.n	8013002 <__swbuf_r+0x2a>
 8013026:	68a3      	ldr	r3, [r4, #8]
 8013028:	3b01      	subs	r3, #1
 801302a:	60a3      	str	r3, [r4, #8]
 801302c:	6823      	ldr	r3, [r4, #0]
 801302e:	1c5a      	adds	r2, r3, #1
 8013030:	6022      	str	r2, [r4, #0]
 8013032:	701e      	strb	r6, [r3, #0]
 8013034:	6962      	ldr	r2, [r4, #20]
 8013036:	1c43      	adds	r3, r0, #1
 8013038:	429a      	cmp	r2, r3
 801303a:	d004      	beq.n	8013046 <__swbuf_r+0x6e>
 801303c:	89a3      	ldrh	r3, [r4, #12]
 801303e:	07db      	lsls	r3, r3, #31
 8013040:	d5e1      	bpl.n	8013006 <__swbuf_r+0x2e>
 8013042:	2e0a      	cmp	r6, #10
 8013044:	d1df      	bne.n	8013006 <__swbuf_r+0x2e>
 8013046:	4621      	mov	r1, r4
 8013048:	4628      	mov	r0, r5
 801304a:	f7ff fd91 	bl	8012b70 <_fflush_r>
 801304e:	2800      	cmp	r0, #0
 8013050:	d0d9      	beq.n	8013006 <__swbuf_r+0x2e>
 8013052:	e7d6      	b.n	8013002 <__swbuf_r+0x2a>

08013054 <__swsetup_r>:
 8013054:	b538      	push	{r3, r4, r5, lr}
 8013056:	4b29      	ldr	r3, [pc, #164]	@ (80130fc <__swsetup_r+0xa8>)
 8013058:	4605      	mov	r5, r0
 801305a:	6818      	ldr	r0, [r3, #0]
 801305c:	460c      	mov	r4, r1
 801305e:	b118      	cbz	r0, 8013068 <__swsetup_r+0x14>
 8013060:	6a03      	ldr	r3, [r0, #32]
 8013062:	b90b      	cbnz	r3, 8013068 <__swsetup_r+0x14>
 8013064:	f7fe f80a 	bl	801107c <__sinit>
 8013068:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801306c:	0719      	lsls	r1, r3, #28
 801306e:	d422      	bmi.n	80130b6 <__swsetup_r+0x62>
 8013070:	06da      	lsls	r2, r3, #27
 8013072:	d407      	bmi.n	8013084 <__swsetup_r+0x30>
 8013074:	2209      	movs	r2, #9
 8013076:	602a      	str	r2, [r5, #0]
 8013078:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801307c:	81a3      	strh	r3, [r4, #12]
 801307e:	f04f 30ff 	mov.w	r0, #4294967295
 8013082:	e033      	b.n	80130ec <__swsetup_r+0x98>
 8013084:	0758      	lsls	r0, r3, #29
 8013086:	d512      	bpl.n	80130ae <__swsetup_r+0x5a>
 8013088:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801308a:	b141      	cbz	r1, 801309e <__swsetup_r+0x4a>
 801308c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013090:	4299      	cmp	r1, r3
 8013092:	d002      	beq.n	801309a <__swsetup_r+0x46>
 8013094:	4628      	mov	r0, r5
 8013096:	f7fe ff15 	bl	8011ec4 <_free_r>
 801309a:	2300      	movs	r3, #0
 801309c:	6363      	str	r3, [r4, #52]	@ 0x34
 801309e:	89a3      	ldrh	r3, [r4, #12]
 80130a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80130a4:	81a3      	strh	r3, [r4, #12]
 80130a6:	2300      	movs	r3, #0
 80130a8:	6063      	str	r3, [r4, #4]
 80130aa:	6923      	ldr	r3, [r4, #16]
 80130ac:	6023      	str	r3, [r4, #0]
 80130ae:	89a3      	ldrh	r3, [r4, #12]
 80130b0:	f043 0308 	orr.w	r3, r3, #8
 80130b4:	81a3      	strh	r3, [r4, #12]
 80130b6:	6923      	ldr	r3, [r4, #16]
 80130b8:	b94b      	cbnz	r3, 80130ce <__swsetup_r+0x7a>
 80130ba:	89a3      	ldrh	r3, [r4, #12]
 80130bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80130c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80130c4:	d003      	beq.n	80130ce <__swsetup_r+0x7a>
 80130c6:	4621      	mov	r1, r4
 80130c8:	4628      	mov	r0, r5
 80130ca:	f000 f883 	bl	80131d4 <__smakebuf_r>
 80130ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80130d2:	f013 0201 	ands.w	r2, r3, #1
 80130d6:	d00a      	beq.n	80130ee <__swsetup_r+0x9a>
 80130d8:	2200      	movs	r2, #0
 80130da:	60a2      	str	r2, [r4, #8]
 80130dc:	6962      	ldr	r2, [r4, #20]
 80130de:	4252      	negs	r2, r2
 80130e0:	61a2      	str	r2, [r4, #24]
 80130e2:	6922      	ldr	r2, [r4, #16]
 80130e4:	b942      	cbnz	r2, 80130f8 <__swsetup_r+0xa4>
 80130e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80130ea:	d1c5      	bne.n	8013078 <__swsetup_r+0x24>
 80130ec:	bd38      	pop	{r3, r4, r5, pc}
 80130ee:	0799      	lsls	r1, r3, #30
 80130f0:	bf58      	it	pl
 80130f2:	6962      	ldrpl	r2, [r4, #20]
 80130f4:	60a2      	str	r2, [r4, #8]
 80130f6:	e7f4      	b.n	80130e2 <__swsetup_r+0x8e>
 80130f8:	2000      	movs	r0, #0
 80130fa:	e7f7      	b.n	80130ec <__swsetup_r+0x98>
 80130fc:	24000030 	.word	0x24000030

08013100 <_raise_r>:
 8013100:	291f      	cmp	r1, #31
 8013102:	b538      	push	{r3, r4, r5, lr}
 8013104:	4605      	mov	r5, r0
 8013106:	460c      	mov	r4, r1
 8013108:	d904      	bls.n	8013114 <_raise_r+0x14>
 801310a:	2316      	movs	r3, #22
 801310c:	6003      	str	r3, [r0, #0]
 801310e:	f04f 30ff 	mov.w	r0, #4294967295
 8013112:	bd38      	pop	{r3, r4, r5, pc}
 8013114:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8013116:	b112      	cbz	r2, 801311e <_raise_r+0x1e>
 8013118:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801311c:	b94b      	cbnz	r3, 8013132 <_raise_r+0x32>
 801311e:	4628      	mov	r0, r5
 8013120:	f000 f830 	bl	8013184 <_getpid_r>
 8013124:	4622      	mov	r2, r4
 8013126:	4601      	mov	r1, r0
 8013128:	4628      	mov	r0, r5
 801312a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801312e:	f000 b817 	b.w	8013160 <_kill_r>
 8013132:	2b01      	cmp	r3, #1
 8013134:	d00a      	beq.n	801314c <_raise_r+0x4c>
 8013136:	1c59      	adds	r1, r3, #1
 8013138:	d103      	bne.n	8013142 <_raise_r+0x42>
 801313a:	2316      	movs	r3, #22
 801313c:	6003      	str	r3, [r0, #0]
 801313e:	2001      	movs	r0, #1
 8013140:	e7e7      	b.n	8013112 <_raise_r+0x12>
 8013142:	2100      	movs	r1, #0
 8013144:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013148:	4620      	mov	r0, r4
 801314a:	4798      	blx	r3
 801314c:	2000      	movs	r0, #0
 801314e:	e7e0      	b.n	8013112 <_raise_r+0x12>

08013150 <raise>:
 8013150:	4b02      	ldr	r3, [pc, #8]	@ (801315c <raise+0xc>)
 8013152:	4601      	mov	r1, r0
 8013154:	6818      	ldr	r0, [r3, #0]
 8013156:	f7ff bfd3 	b.w	8013100 <_raise_r>
 801315a:	bf00      	nop
 801315c:	24000030 	.word	0x24000030

08013160 <_kill_r>:
 8013160:	b538      	push	{r3, r4, r5, lr}
 8013162:	4d07      	ldr	r5, [pc, #28]	@ (8013180 <_kill_r+0x20>)
 8013164:	2300      	movs	r3, #0
 8013166:	4604      	mov	r4, r0
 8013168:	4608      	mov	r0, r1
 801316a:	4611      	mov	r1, r2
 801316c:	602b      	str	r3, [r5, #0]
 801316e:	f7f0 f941 	bl	80033f4 <_kill>
 8013172:	1c43      	adds	r3, r0, #1
 8013174:	d102      	bne.n	801317c <_kill_r+0x1c>
 8013176:	682b      	ldr	r3, [r5, #0]
 8013178:	b103      	cbz	r3, 801317c <_kill_r+0x1c>
 801317a:	6023      	str	r3, [r4, #0]
 801317c:	bd38      	pop	{r3, r4, r5, pc}
 801317e:	bf00      	nop
 8013180:	240054b0 	.word	0x240054b0

08013184 <_getpid_r>:
 8013184:	f7f0 b92e 	b.w	80033e4 <_getpid>

08013188 <__swhatbuf_r>:
 8013188:	b570      	push	{r4, r5, r6, lr}
 801318a:	460c      	mov	r4, r1
 801318c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013190:	2900      	cmp	r1, #0
 8013192:	b096      	sub	sp, #88	@ 0x58
 8013194:	4615      	mov	r5, r2
 8013196:	461e      	mov	r6, r3
 8013198:	da0d      	bge.n	80131b6 <__swhatbuf_r+0x2e>
 801319a:	89a3      	ldrh	r3, [r4, #12]
 801319c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80131a0:	f04f 0100 	mov.w	r1, #0
 80131a4:	bf14      	ite	ne
 80131a6:	2340      	movne	r3, #64	@ 0x40
 80131a8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80131ac:	2000      	movs	r0, #0
 80131ae:	6031      	str	r1, [r6, #0]
 80131b0:	602b      	str	r3, [r5, #0]
 80131b2:	b016      	add	sp, #88	@ 0x58
 80131b4:	bd70      	pop	{r4, r5, r6, pc}
 80131b6:	466a      	mov	r2, sp
 80131b8:	f000 f848 	bl	801324c <_fstat_r>
 80131bc:	2800      	cmp	r0, #0
 80131be:	dbec      	blt.n	801319a <__swhatbuf_r+0x12>
 80131c0:	9901      	ldr	r1, [sp, #4]
 80131c2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80131c6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80131ca:	4259      	negs	r1, r3
 80131cc:	4159      	adcs	r1, r3
 80131ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80131d2:	e7eb      	b.n	80131ac <__swhatbuf_r+0x24>

080131d4 <__smakebuf_r>:
 80131d4:	898b      	ldrh	r3, [r1, #12]
 80131d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80131d8:	079d      	lsls	r5, r3, #30
 80131da:	4606      	mov	r6, r0
 80131dc:	460c      	mov	r4, r1
 80131de:	d507      	bpl.n	80131f0 <__smakebuf_r+0x1c>
 80131e0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80131e4:	6023      	str	r3, [r4, #0]
 80131e6:	6123      	str	r3, [r4, #16]
 80131e8:	2301      	movs	r3, #1
 80131ea:	6163      	str	r3, [r4, #20]
 80131ec:	b003      	add	sp, #12
 80131ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80131f0:	ab01      	add	r3, sp, #4
 80131f2:	466a      	mov	r2, sp
 80131f4:	f7ff ffc8 	bl	8013188 <__swhatbuf_r>
 80131f8:	9f00      	ldr	r7, [sp, #0]
 80131fa:	4605      	mov	r5, r0
 80131fc:	4639      	mov	r1, r7
 80131fe:	4630      	mov	r0, r6
 8013200:	f7fe fed4 	bl	8011fac <_malloc_r>
 8013204:	b948      	cbnz	r0, 801321a <__smakebuf_r+0x46>
 8013206:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801320a:	059a      	lsls	r2, r3, #22
 801320c:	d4ee      	bmi.n	80131ec <__smakebuf_r+0x18>
 801320e:	f023 0303 	bic.w	r3, r3, #3
 8013212:	f043 0302 	orr.w	r3, r3, #2
 8013216:	81a3      	strh	r3, [r4, #12]
 8013218:	e7e2      	b.n	80131e0 <__smakebuf_r+0xc>
 801321a:	89a3      	ldrh	r3, [r4, #12]
 801321c:	6020      	str	r0, [r4, #0]
 801321e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013222:	81a3      	strh	r3, [r4, #12]
 8013224:	9b01      	ldr	r3, [sp, #4]
 8013226:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801322a:	b15b      	cbz	r3, 8013244 <__smakebuf_r+0x70>
 801322c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013230:	4630      	mov	r0, r6
 8013232:	f000 f81d 	bl	8013270 <_isatty_r>
 8013236:	b128      	cbz	r0, 8013244 <__smakebuf_r+0x70>
 8013238:	89a3      	ldrh	r3, [r4, #12]
 801323a:	f023 0303 	bic.w	r3, r3, #3
 801323e:	f043 0301 	orr.w	r3, r3, #1
 8013242:	81a3      	strh	r3, [r4, #12]
 8013244:	89a3      	ldrh	r3, [r4, #12]
 8013246:	431d      	orrs	r5, r3
 8013248:	81a5      	strh	r5, [r4, #12]
 801324a:	e7cf      	b.n	80131ec <__smakebuf_r+0x18>

0801324c <_fstat_r>:
 801324c:	b538      	push	{r3, r4, r5, lr}
 801324e:	4d07      	ldr	r5, [pc, #28]	@ (801326c <_fstat_r+0x20>)
 8013250:	2300      	movs	r3, #0
 8013252:	4604      	mov	r4, r0
 8013254:	4608      	mov	r0, r1
 8013256:	4611      	mov	r1, r2
 8013258:	602b      	str	r3, [r5, #0]
 801325a:	f7f0 f92b 	bl	80034b4 <_fstat>
 801325e:	1c43      	adds	r3, r0, #1
 8013260:	d102      	bne.n	8013268 <_fstat_r+0x1c>
 8013262:	682b      	ldr	r3, [r5, #0]
 8013264:	b103      	cbz	r3, 8013268 <_fstat_r+0x1c>
 8013266:	6023      	str	r3, [r4, #0]
 8013268:	bd38      	pop	{r3, r4, r5, pc}
 801326a:	bf00      	nop
 801326c:	240054b0 	.word	0x240054b0

08013270 <_isatty_r>:
 8013270:	b538      	push	{r3, r4, r5, lr}
 8013272:	4d06      	ldr	r5, [pc, #24]	@ (801328c <_isatty_r+0x1c>)
 8013274:	2300      	movs	r3, #0
 8013276:	4604      	mov	r4, r0
 8013278:	4608      	mov	r0, r1
 801327a:	602b      	str	r3, [r5, #0]
 801327c:	f7f0 f92a 	bl	80034d4 <_isatty>
 8013280:	1c43      	adds	r3, r0, #1
 8013282:	d102      	bne.n	801328a <_isatty_r+0x1a>
 8013284:	682b      	ldr	r3, [r5, #0]
 8013286:	b103      	cbz	r3, 801328a <_isatty_r+0x1a>
 8013288:	6023      	str	r3, [r4, #0]
 801328a:	bd38      	pop	{r3, r4, r5, pc}
 801328c:	240054b0 	.word	0x240054b0

08013290 <log10f>:
 8013290:	b508      	push	{r3, lr}
 8013292:	ed2d 8b02 	vpush	{d8}
 8013296:	eeb0 8a40 	vmov.f32	s16, s0
 801329a:	f000 f921 	bl	80134e0 <__ieee754_log10f>
 801329e:	eeb4 8a48 	vcmp.f32	s16, s16
 80132a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80132a6:	d60f      	bvs.n	80132c8 <log10f+0x38>
 80132a8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80132ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80132b0:	d80a      	bhi.n	80132c8 <log10f+0x38>
 80132b2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80132b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80132ba:	d108      	bne.n	80132ce <log10f+0x3e>
 80132bc:	f7fd ffe0 	bl	8011280 <__errno>
 80132c0:	2322      	movs	r3, #34	@ 0x22
 80132c2:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80132e4 <log10f+0x54>
 80132c6:	6003      	str	r3, [r0, #0]
 80132c8:	ecbd 8b02 	vpop	{d8}
 80132cc:	bd08      	pop	{r3, pc}
 80132ce:	f7fd ffd7 	bl	8011280 <__errno>
 80132d2:	ecbd 8b02 	vpop	{d8}
 80132d6:	2321      	movs	r3, #33	@ 0x21
 80132d8:	6003      	str	r3, [r0, #0]
 80132da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80132de:	4802      	ldr	r0, [pc, #8]	@ (80132e8 <log10f+0x58>)
 80132e0:	f000 b804 	b.w	80132ec <nanf>
 80132e4:	ff800000 	.word	0xff800000
 80132e8:	08027e58 	.word	0x08027e58

080132ec <nanf>:
 80132ec:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80132f4 <nanf+0x8>
 80132f0:	4770      	bx	lr
 80132f2:	bf00      	nop
 80132f4:	7fc00000 	.word	0x7fc00000

080132f8 <sinf_poly>:
 80132f8:	07cb      	lsls	r3, r1, #31
 80132fa:	d412      	bmi.n	8013322 <sinf_poly+0x2a>
 80132fc:	ee21 5b00 	vmul.f64	d5, d1, d0
 8013300:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 8013304:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 8013308:	eea6 7b01 	vfma.f64	d7, d6, d1
 801330c:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 8013310:	ee21 1b05 	vmul.f64	d1, d1, d5
 8013314:	eea6 0b05 	vfma.f64	d0, d6, d5
 8013318:	eea7 0b01 	vfma.f64	d0, d7, d1
 801331c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8013320:	4770      	bx	lr
 8013322:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 8013326:	ee21 5b01 	vmul.f64	d5, d1, d1
 801332a:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 801332e:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 8013332:	eea1 7b06 	vfma.f64	d7, d1, d6
 8013336:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 801333a:	eea1 0b06 	vfma.f64	d0, d1, d6
 801333e:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 8013342:	ee21 1b05 	vmul.f64	d1, d1, d5
 8013346:	eea5 0b06 	vfma.f64	d0, d5, d6
 801334a:	e7e5      	b.n	8013318 <sinf_poly+0x20>
 801334c:	0000      	movs	r0, r0
	...

08013350 <sinf>:
 8013350:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013352:	ee10 4a10 	vmov	r4, s0
 8013356:	f3c4 530a 	ubfx	r3, r4, #20, #11
 801335a:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 801335e:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 8013362:	eef0 7a40 	vmov.f32	s15, s0
 8013366:	d218      	bcs.n	801339a <sinf+0x4a>
 8013368:	ee26 1b06 	vmul.f64	d1, d6, d6
 801336c:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 8013370:	d20a      	bcs.n	8013388 <sinf+0x38>
 8013372:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 8013376:	d103      	bne.n	8013380 <sinf+0x30>
 8013378:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
 801337c:	ed8d 1a01 	vstr	s2, [sp, #4]
 8013380:	eeb0 0a67 	vmov.f32	s0, s15
 8013384:	b003      	add	sp, #12
 8013386:	bd30      	pop	{r4, r5, pc}
 8013388:	483b      	ldr	r0, [pc, #236]	@ (8013478 <sinf+0x128>)
 801338a:	eeb0 0b46 	vmov.f64	d0, d6
 801338e:	2100      	movs	r1, #0
 8013390:	b003      	add	sp, #12
 8013392:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013396:	f7ff bfaf 	b.w	80132f8 <sinf_poly>
 801339a:	f240 422e 	movw	r2, #1070	@ 0x42e
 801339e:	4293      	cmp	r3, r2
 80133a0:	d824      	bhi.n	80133ec <sinf+0x9c>
 80133a2:	4b35      	ldr	r3, [pc, #212]	@ (8013478 <sinf+0x128>)
 80133a4:	ed93 7b08 	vldr	d7, [r3, #32]
 80133a8:	ee26 7b07 	vmul.f64	d7, d6, d7
 80133ac:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80133b0:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 80133b4:	ee17 1a90 	vmov	r1, s15
 80133b8:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 80133bc:	1609      	asrs	r1, r1, #24
 80133be:	ee07 1a90 	vmov	s15, r1
 80133c2:	f001 0203 	and.w	r2, r1, #3
 80133c6:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 80133ca:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80133ce:	ed92 0b00 	vldr	d0, [r2]
 80133d2:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 80133d6:	f011 0f02 	tst.w	r1, #2
 80133da:	eea5 6b47 	vfms.f64	d6, d5, d7
 80133de:	bf08      	it	eq
 80133e0:	4618      	moveq	r0, r3
 80133e2:	ee26 1b06 	vmul.f64	d1, d6, d6
 80133e6:	ee20 0b06 	vmul.f64	d0, d0, d6
 80133ea:	e7d1      	b.n	8013390 <sinf+0x40>
 80133ec:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 80133f0:	d237      	bcs.n	8013462 <sinf+0x112>
 80133f2:	4922      	ldr	r1, [pc, #136]	@ (801347c <sinf+0x12c>)
 80133f4:	f3c4 6083 	ubfx	r0, r4, #26, #4
 80133f8:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 80133fc:	f3c4 0316 	ubfx	r3, r4, #0, #23
 8013400:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 8013404:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8013408:	6a10      	ldr	r0, [r2, #32]
 801340a:	6912      	ldr	r2, [r2, #16]
 801340c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8013410:	40ab      	lsls	r3, r5
 8013412:	fba0 5003 	umull	r5, r0, r0, r3
 8013416:	4359      	muls	r1, r3
 8013418:	fbe3 0102 	umlal	r0, r1, r3, r2
 801341c:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 8013420:	0f9d      	lsrs	r5, r3, #30
 8013422:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8013426:	1ac9      	subs	r1, r1, r3
 8013428:	f7ed f940 	bl	80006ac <__aeabi_l2d>
 801342c:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 8013430:	4b11      	ldr	r3, [pc, #68]	@ (8013478 <sinf+0x128>)
 8013432:	f004 0203 	and.w	r2, r4, #3
 8013436:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 801343a:	ed9f 6b0d 	vldr	d6, [pc, #52]	@ 8013470 <sinf+0x120>
 801343e:	ed92 0b00 	vldr	d0, [r2]
 8013442:	ec41 0b17 	vmov	d7, r0, r1
 8013446:	f014 0f02 	tst.w	r4, #2
 801344a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801344e:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8013452:	4629      	mov	r1, r5
 8013454:	bf08      	it	eq
 8013456:	4618      	moveq	r0, r3
 8013458:	ee27 1b07 	vmul.f64	d1, d7, d7
 801345c:	ee20 0b07 	vmul.f64	d0, d0, d7
 8013460:	e796      	b.n	8013390 <sinf+0x40>
 8013462:	b003      	add	sp, #12
 8013464:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013468:	f000 b82a 	b.w	80134c0 <__math_invalidf>
 801346c:	f3af 8000 	nop.w
 8013470:	54442d18 	.word	0x54442d18
 8013474:	3c1921fb 	.word	0x3c1921fb
 8013478:	080280c0 	.word	0x080280c0
 801347c:	0802805c 	.word	0x0802805c

08013480 <with_errnof>:
 8013480:	b510      	push	{r4, lr}
 8013482:	ed2d 8b02 	vpush	{d8}
 8013486:	eeb0 8a40 	vmov.f32	s16, s0
 801348a:	4604      	mov	r4, r0
 801348c:	f7fd fef8 	bl	8011280 <__errno>
 8013490:	eeb0 0a48 	vmov.f32	s0, s16
 8013494:	ecbd 8b02 	vpop	{d8}
 8013498:	6004      	str	r4, [r0, #0]
 801349a:	bd10      	pop	{r4, pc}

0801349c <__math_divzerof>:
 801349c:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 80134bc <__math_divzerof+0x20>
 80134a0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80134a4:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80134a8:	2800      	cmp	r0, #0
 80134aa:	f04f 0022 	mov.w	r0, #34	@ 0x22
 80134ae:	fe47 7a87 	vseleq.f32	s15, s15, s14
 80134b2:	ee87 0a80 	vdiv.f32	s0, s15, s0
 80134b6:	f7ff bfe3 	b.w	8013480 <with_errnof>
 80134ba:	bf00      	nop
 80134bc:	00000000 	.word	0x00000000

080134c0 <__math_invalidf>:
 80134c0:	eef0 7a40 	vmov.f32	s15, s0
 80134c4:	ee30 7a40 	vsub.f32	s14, s0, s0
 80134c8:	eef4 7a67 	vcmp.f32	s15, s15
 80134cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80134d0:	ee87 0a07 	vdiv.f32	s0, s14, s14
 80134d4:	d602      	bvs.n	80134dc <__math_invalidf+0x1c>
 80134d6:	2021      	movs	r0, #33	@ 0x21
 80134d8:	f7ff bfd2 	b.w	8013480 <with_errnof>
 80134dc:	4770      	bx	lr
	...

080134e0 <__ieee754_log10f>:
 80134e0:	b508      	push	{r3, lr}
 80134e2:	ee10 3a10 	vmov	r3, s0
 80134e6:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80134ea:	ed2d 8b02 	vpush	{d8}
 80134ee:	d108      	bne.n	8013502 <__ieee754_log10f+0x22>
 80134f0:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8013578 <__ieee754_log10f+0x98>
 80134f4:	eddf 7a21 	vldr	s15, [pc, #132]	@ 801357c <__ieee754_log10f+0x9c>
 80134f8:	ee87 0a27 	vdiv.f32	s0, s14, s15
 80134fc:	ecbd 8b02 	vpop	{d8}
 8013500:	bd08      	pop	{r3, pc}
 8013502:	2b00      	cmp	r3, #0
 8013504:	461a      	mov	r2, r3
 8013506:	da02      	bge.n	801350e <__ieee754_log10f+0x2e>
 8013508:	ee30 7a40 	vsub.f32	s14, s0, s0
 801350c:	e7f2      	b.n	80134f4 <__ieee754_log10f+0x14>
 801350e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013512:	db02      	blt.n	801351a <__ieee754_log10f+0x3a>
 8013514:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013518:	e7f0      	b.n	80134fc <__ieee754_log10f+0x1c>
 801351a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801351e:	bfbf      	itttt	lt
 8013520:	eddf 7a17 	vldrlt	s15, [pc, #92]	@ 8013580 <__ieee754_log10f+0xa0>
 8013524:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8013528:	f06f 0118 	mvnlt.w	r1, #24
 801352c:	ee17 2a90 	vmovlt	r2, s15
 8013530:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8013534:	bfa8      	it	ge
 8013536:	2100      	movge	r1, #0
 8013538:	3b7f      	subs	r3, #127	@ 0x7f
 801353a:	440b      	add	r3, r1
 801353c:	0fd9      	lsrs	r1, r3, #31
 801353e:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8013542:	ee07 3a90 	vmov	s15, r3
 8013546:	f3c2 0216 	ubfx	r2, r2, #0, #23
 801354a:	f1c1 037f 	rsb	r3, r1, #127	@ 0x7f
 801354e:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8013552:	ee00 3a10 	vmov	s0, r3
 8013556:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 801355a:	f000 f819 	bl	8013590 <logf>
 801355e:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8013584 <__ieee754_log10f+0xa4>
 8013562:	ee20 0a27 	vmul.f32	s0, s0, s15
 8013566:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8013588 <__ieee754_log10f+0xa8>
 801356a:	eea8 0a27 	vfma.f32	s0, s16, s15
 801356e:	eddf 7a07 	vldr	s15, [pc, #28]	@ 801358c <__ieee754_log10f+0xac>
 8013572:	eea8 0a27 	vfma.f32	s0, s16, s15
 8013576:	e7c1      	b.n	80134fc <__ieee754_log10f+0x1c>
 8013578:	cc000000 	.word	0xcc000000
 801357c:	00000000 	.word	0x00000000
 8013580:	4c000000 	.word	0x4c000000
 8013584:	3ede5bd9 	.word	0x3ede5bd9
 8013588:	355427db 	.word	0x355427db
 801358c:	3e9a2080 	.word	0x3e9a2080

08013590 <logf>:
 8013590:	ee10 3a10 	vmov	r3, s0
 8013594:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8013598:	b410      	push	{r4}
 801359a:	d055      	beq.n	8013648 <logf+0xb8>
 801359c:	f5a3 0200 	sub.w	r2, r3, #8388608	@ 0x800000
 80135a0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80135a4:	d31a      	bcc.n	80135dc <logf+0x4c>
 80135a6:	005a      	lsls	r2, r3, #1
 80135a8:	d104      	bne.n	80135b4 <logf+0x24>
 80135aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80135ae:	2001      	movs	r0, #1
 80135b0:	f7ff bf74 	b.w	801349c <__math_divzerof>
 80135b4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80135b8:	d043      	beq.n	8013642 <logf+0xb2>
 80135ba:	2b00      	cmp	r3, #0
 80135bc:	db02      	blt.n	80135c4 <logf+0x34>
 80135be:	f1b2 4f7f 	cmp.w	r2, #4278190080	@ 0xff000000
 80135c2:	d303      	bcc.n	80135cc <logf+0x3c>
 80135c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80135c8:	f7ff bf7a 	b.w	80134c0 <__math_invalidf>
 80135cc:	eddf 7a20 	vldr	s15, [pc, #128]	@ 8013650 <logf+0xc0>
 80135d0:	ee20 0a27 	vmul.f32	s0, s0, s15
 80135d4:	ee10 3a10 	vmov	r3, s0
 80135d8:	f1a3 6338 	sub.w	r3, r3, #192937984	@ 0xb800000
 80135dc:	f103 4240 	add.w	r2, r3, #3221225472	@ 0xc0000000
 80135e0:	491c      	ldr	r1, [pc, #112]	@ (8013654 <logf+0xc4>)
 80135e2:	eebf 0b00 	vmov.f64	d0, #240	@ 0xbf800000 -1.0
 80135e6:	f502 024d 	add.w	r2, r2, #13434880	@ 0xcd0000
 80135ea:	f3c2 40c3 	ubfx	r0, r2, #19, #4
 80135ee:	0dd4      	lsrs	r4, r2, #23
 80135f0:	eb01 1000 	add.w	r0, r1, r0, lsl #4
 80135f4:	05e4      	lsls	r4, r4, #23
 80135f6:	ed90 5b00 	vldr	d5, [r0]
 80135fa:	1b1b      	subs	r3, r3, r4
 80135fc:	ee07 3a90 	vmov	s15, r3
 8013600:	ed90 6b02 	vldr	d6, [r0, #8]
 8013604:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8013608:	15d2      	asrs	r2, r2, #23
 801360a:	eea5 0b07 	vfma.f64	d0, d5, d7
 801360e:	ed91 5b40 	vldr	d5, [r1, #256]	@ 0x100
 8013612:	ee20 4b00 	vmul.f64	d4, d0, d0
 8013616:	ee07 2a90 	vmov	s15, r2
 801361a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801361e:	eea7 6b05 	vfma.f64	d6, d7, d5
 8013622:	ed91 5b44 	vldr	d5, [r1, #272]	@ 0x110
 8013626:	ed91 7b46 	vldr	d7, [r1, #280]	@ 0x118
 801362a:	eea5 7b00 	vfma.f64	d7, d5, d0
 801362e:	ed91 5b42 	vldr	d5, [r1, #264]	@ 0x108
 8013632:	ee30 0b06 	vadd.f64	d0, d0, d6
 8013636:	eea5 7b04 	vfma.f64	d7, d5, d4
 801363a:	eea4 0b07 	vfma.f64	d0, d4, d7
 801363e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8013642:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013646:	4770      	bx	lr
 8013648:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 8013658 <logf+0xc8>
 801364c:	e7f9      	b.n	8013642 <logf+0xb2>
 801364e:	bf00      	nop
 8013650:	4b000000 	.word	0x4b000000
 8013654:	080281a0 	.word	0x080281a0
 8013658:	00000000 	.word	0x00000000

0801365c <_init>:
 801365c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801365e:	bf00      	nop
 8013660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013662:	bc08      	pop	{r3}
 8013664:	469e      	mov	lr, r3
 8013666:	4770      	bx	lr

08013668 <_fini>:
 8013668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801366a:	bf00      	nop
 801366c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801366e:	bc08      	pop	{r3}
 8013670:	469e      	mov	lr, r3
 8013672:	4770      	bx	lr
