
---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               1175130496000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97419                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739300                       # Number of bytes of host memory used
host_op_rate                                    97703                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14790.99                       # Real time elapsed on the host
host_tick_rate                               79449074                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440921415                       # Number of instructions simulated
sim_ops                                    1445126374                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.175130                       # Number of seconds simulated
sim_ticks                                1175130496000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.104082                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              170201112                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           193181869                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         15856107                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        262534500                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20623668                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       21325788                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          702120                       # Number of indirect misses.
system.cpu0.branchPred.lookups              332116287                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2150218                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050482                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9582987                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654148                       # Number of branches committed
system.cpu0.commit.bw_lim_events             32337901                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160657                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       62070676                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250508834                       # Number of instructions committed
system.cpu0.commit.committedOps            1251562591                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2170519599                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.576619                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.314071                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1553208199     71.56%     71.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    364586446     16.80%     88.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     96075623      4.43%     92.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     88365803      4.07%     96.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     21857469      1.01%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5569834      0.26%     98.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3883032      0.18%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4635292      0.21%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     32337901      1.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2170519599                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112973                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209808810                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697644                       # Number of loads committed
system.cpu0.commit.membars                    2104078                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104084      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699523081     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831882      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389748118     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146255541     11.69%    100.00% # Class of committed instruction
=======
final_tick                               1303049034000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 109466                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702208                       # Number of bytes of host memory used
host_op_rate                                   109786                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13123.68                       # Real time elapsed on the host
host_tick_rate                               99289945                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436597218                       # Number of instructions simulated
sim_ops                                    1440800975                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.303049                       # Number of seconds simulated
sim_ticks                                1303049034000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.149212                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              178532390                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           204858295                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13376756                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        276442360                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          22922550                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24313376                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1390826                       # Number of indirect misses.
system.cpu0.branchPred.lookups              350882727                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2194262                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100280                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8754801                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329545629                       # Number of branches committed
system.cpu0.commit.bw_lim_events             36270998                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309745                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       86804713                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316549796                       # Number of instructions committed
system.cpu0.commit.committedOps            1318653368                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2403770816                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.548577                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.306914                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1766384151     73.48%     73.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    372382892     15.49%     88.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     98041186      4.08%     93.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     91519028      3.81%     96.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23164300      0.96%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7379184      0.31%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4493623      0.19%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4135454      0.17%     98.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     36270998      1.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2403770816                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143379                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273921554                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171117                       # Number of loads committed
system.cpu0.commit.membars                    4203729                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203735      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742062535     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831782      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271389     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184042     11.47%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total       1251562591                       # Class of committed instruction
system.cpu0.commit.refs                     536003687                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250508834                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251562591                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.872818                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.872818                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            266241446                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6300089                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           168983741                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1339268373                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               974830321                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                930086015                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9595654                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13386239                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4084791                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total       1318653368                       # Class of committed instruction
system.cpu0.commit.refs                     558455459                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316549796                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318653368                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.973402                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.973402                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            461657376                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4679301                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           177527882                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1425510749                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               970007021                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                973330246                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8769164                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12564288                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6629675                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                  332116287                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                247240754                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1218292491                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5108976                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1367416281                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  99                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          566                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               31737720                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.141810                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         950676154                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         190824780                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.583873                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2184838227                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.627171                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.900634                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1217193922     55.71%     55.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               722534572     33.07%     88.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               126605225      5.79%     94.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97554264      4.47%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12142058      0.56%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3772144      0.17%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  827062      0.04%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4204475      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4505      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2184838227                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      157136719                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9650252                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               320647380                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.549621                       # Inst execution rate
system.cpu0.iew.exec_refs                   555695254                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 149351127                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              204895796                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            414096717                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2091439                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5106828                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           152149123                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1313604466                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            406344127                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7213268                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1287198144                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1270492                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7674116                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9595654                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             10188140                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       151327                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20782379                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        19077                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11593                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4550088                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25399073                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4843080                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11593                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       413234                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9237018                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                543311034                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1278613268                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.892208                       # average fanout of values written-back
system.cpu0.iew.wb_producers                484746420                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.545955                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1278684033                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1579211931                       # number of integer regfile reads
system.cpu0.int_regfile_writes              818822446                       # number of integer regfile writes
system.cpu0.ipc                              0.533955                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.533955                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106214      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            718247304     55.49%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833704      0.91%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100411      0.16%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           411435815     31.79%     88.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          148687914     11.49%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1294411413                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1932653                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001493                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 350676     18.14%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1322801     68.44%     86.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               259174     13.41%    100.00% # attempts to use FU when none available
=======
system.cpu0.fetch.Branches                  350882727                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                255097600                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1456130294                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3402044                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          135                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1447352461                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          171                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26782292                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135055                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         950871696                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         201454940                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.557085                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2420393482                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.598852                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.887091                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1400477920     57.86%     57.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               756689132     31.26%     89.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               133989166      5.54%     94.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               108106504      4.47%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13707521      0.57%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3111148      0.13%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  104898      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4203322      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3871      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2420393482                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      177688964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8879926                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               338482983                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.534248                       # Inst execution rate
system.cpu0.iew.exec_refs                   597051307                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 162996344                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              369017315                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            434751082                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106227                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2217884                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           166367525                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1405397685                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            434054963                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9651328                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1388019618                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1592157                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             10875807                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8769164                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14945006                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       191790                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        22223506                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        32965                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13785                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5147270                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     29579965                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     13083183                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13785                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       767360                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8112566                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                587996634                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1376491554                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.897617                       # average fanout of values written-back
system.cpu0.iew.wb_producers                527795551                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.529811                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1376632597                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1704690458                       # number of integer regfile reads
system.cpu0.int_regfile_writes              885710060                       # number of integer regfile writes
system.cpu0.ipc                              0.506739                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.506739                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205630      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            778337597     55.69%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834211      0.85%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100449      0.15%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           438679247     31.39%     88.37% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          162513763     11.63%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1397670947                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3368165                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002410                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 665708     19.76%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2253676     66.91%     86.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               448779     13.32%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu0.iq.int_alu_accesses            1294237799                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4775724053                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1278613217                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1375657553                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1307339462                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1294411413                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6265004                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       62041871                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           130452                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3104347                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     36321571                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2184838227                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.592452                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.804295                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1232966538     56.43%     56.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          682400305     31.23%     87.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          214174399      9.80%     97.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43439017      1.99%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8571356      0.39%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1475763      0.07%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1167895      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             469982      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             172972      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2184838227                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.552701                       # Inst issue rate
=======
system.cpu0.iq.int_alu_accesses            1396833430                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5219358495                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1376491504                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1492154929                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1399087534                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1397670947                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310151                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       86744313                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           255057                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           406                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30647179                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2420393482                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.577456                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.814563                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1404370167     58.02%     58.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          721827384     29.82%     87.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          231490097      9.56%     97.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           46344876      1.91%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11884073      0.49%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1806522      0.07%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1748682      0.07%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             605701      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             315980      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2420393482                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.537963                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads         19269811                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2505711                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           414096717                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          152149123                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2068                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2341974946                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8294116                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              222038736                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800535992                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6557515                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               988624705                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16999030                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9704                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1624688006                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1326928649                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          857899249                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                919376237                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              21072396                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9595654                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             45039054                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                57363252                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1624687962                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        163841                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6262                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15133709                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6209                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3451788679                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2641605162                       # The number of ROB writes
system.cpu0.timesIdled                       31286709                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2035                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            81.827382                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12723005                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15548591                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2034227                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19459579                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            662615                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         735250                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           72635                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22591504                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41789                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050188                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1449425                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16227368                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2292103                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151288                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14409125                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67672321                       # Number of instructions committed
system.cpu1.commit.committedOps              68722721                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    301388290                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.228021                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.956282                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    273019032     90.59%     90.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14114201      4.68%     95.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5286725      1.75%     97.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4112287      1.36%     98.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       905256      0.30%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       436011      0.14%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       998419      0.33%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       224256      0.07%     99.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2292103      0.76%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    301388290                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074620                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65707417                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16750823                       # Number of loads committed
system.cpu1.commit.membars                    2100493                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100493      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43597378     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17801011     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5223695      7.60%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads         19279689                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2522861                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           434751082                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          166367525                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1896                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2598082446                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8019305                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              399341832                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845196949                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14827142                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               981829846                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              19787929                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                19014                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1740157470                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1415084484                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          915002260                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                966449160                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              28172879                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8769164                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             63849209                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                69805306                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1740157426                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        154271                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5869                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 33198289                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5821                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3772933732                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2827577998                       # The number of ROB writes
system.cpu0.timesIdled                       31086708                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1863                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.018600                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20930465                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23251267                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2811937                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30964880                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1075126                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1095884                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           20758                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35667464                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48488                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100000                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1999118                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28115795                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4189040                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300691                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18160203                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120047422                       # Number of instructions committed
system.cpu1.commit.committedOps             122147607                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    473282686                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.258086                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.026436                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    423983621     89.58%     89.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24387365      5.15%     94.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8867080      1.87%     96.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7040130      1.49%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1585223      0.33%     98.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       734689      0.16%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2089731      0.44%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       405807      0.09%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4189040      0.89%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    473282686                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797505                       # Number of function calls committed.
system.cpu1.commit.int_insts                116585025                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30173058                       # Number of loads committed
system.cpu1.commit.membars                    4200131                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200131      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76655719     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32273058     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9018555      7.38%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total         68722721                       # Class of committed instruction
system.cpu1.commit.refs                      23024718                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67672321                       # Number of Instructions Simulated
system.cpu1.committedOps                     68722721                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.504439                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.504439                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            239988909                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               617331                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11951655                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              88489090                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17598847                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 42538655                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1450898                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1301130                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2558335                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total        122147607                       # Class of committed instruction
system.cpu1.commit.refs                      41291625                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120047422                       # Number of Instructions Simulated
system.cpu1.committedOps                    122147607                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.975935                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.975935                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            377216147                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               864109                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20025115                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146969004                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26963016                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65426917                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2000916                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2067712                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5304889                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                   22591504                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15038647                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    285447461                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               176969                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      95441161                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4071400                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074113                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16652482                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13385620                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.313101                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         304135644                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.318687                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.764894                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               243602240     80.10%     80.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                38023151     12.50%     92.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12638808      4.16%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7278573      2.39%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1425090      0.47%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  924408      0.30%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  240016      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1710      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1648      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           304135644                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         690188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1520871                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18197928                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.252722                       # Inst execution rate
system.cpu1.iew.exec_refs                    25829159                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6585468                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              204042532                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20624692                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1215528                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1359164                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7162303                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           83106908                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19243691                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1341701                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             77036323                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1072116                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5437543                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1450898                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7612815                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        71622                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          701568                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        17303                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2054                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10273                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3873869                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       888408                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2054                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       486979                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1033892                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43162911                       # num instructions consuming a value
system.cpu1.iew.wb_count                     76021572                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.833565                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 35979071                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.249393                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      76072055                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                98079307                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50860438                       # number of integer regfile writes
system.cpu1.ipc                              0.222003                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.222003                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100682      2.68%      2.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             50033524     63.84%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  54      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.52% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20650011     26.35%     92.86% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5593653      7.14%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                   35667464                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23548391                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    448656934                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               195110                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     151991126                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5627470                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074727                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25441203                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22005591                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.318439                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         476911885                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.323103                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.754227                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               379395334     79.55%     79.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61914221     12.98%     92.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19365867      4.06%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12645432      2.65%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2510929      0.53%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1015946      0.21%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   63300      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     712      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     144      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           476911885                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         388836                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2120156                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30790632                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.282196                       # Inst execution rate
system.cpu1.iew.exec_refs                    45953924                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11515840                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              313034981                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             35196648                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100630                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1708106                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11900739                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          140259463                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34438084                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1979336                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134692397                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1945716                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6571871                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2000916                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10821621                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       103804                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1063128                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        29075                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2368                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        14688                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5023590                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       782172                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2368                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       542824                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1577332                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 77849749                       # num instructions consuming a value
system.cpu1.iew.wb_count                    133171460                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.838134                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65248526                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.279010                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133242326                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               170728909                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89862318                       # number of integer regfile writes
system.cpu1.ipc                              0.251513                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.251513                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200234      3.07%      3.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85942767     62.88%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37047794     27.11%     93.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9480791      6.94%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total              78378024                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total             136671733                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                    1584469                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020216                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 388680     24.53%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     24.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                948785     59.88%     84.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               247002     15.59%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                    2932130                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021454                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 700382     23.89%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1813686     61.86%     85.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               418060     14.26%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses              77861797                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         462634474                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     76021560                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         97492574                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  79440079                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 78378024                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3666829                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14384186                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           158339                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        515541                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7352232                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    304135644                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.257707                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.740340                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          256659482     84.39%     84.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           29405187      9.67%     94.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11274705      3.71%     97.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3418322      1.12%     98.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2010715      0.66%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             512450      0.17%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             531196      0.17%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             212521      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             111066      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      304135644                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.257124                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses             135403615                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         753438260                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    133171448                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        158373158                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 133958616                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136671733                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300847                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18111855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           250805                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           156                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7436371                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    476911885                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.286576                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.782280                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          394792979     82.78%     82.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           51018575     10.70%     93.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18818007      3.95%     97.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5906534      1.24%     98.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3883531      0.81%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             925197      0.19%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             998552      0.21%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             401959      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             166551      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      476911885                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.286343                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads          8058705                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          876517                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20624692                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7162303                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    189                       # number of misc regfile reads
system.cpu1.numCycles                       304825832                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2045428794                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              218401377                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45683692                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6434321                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19990919                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2925360                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                19251                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            109652010                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              86250155                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           57776475                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 42105316                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12769425                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1450898                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             22161897                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12092783                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       109651998                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25237                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               743                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13867427                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           739                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   382227058                       # The number of ROB reads
system.cpu1.rob.rob_writes                  169018324                       # The number of ROB writes
system.cpu1.timesIdled                          20110                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.688049                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               13971914                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            16498094                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3074916                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         23130444                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            616868                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         718912                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          102044                       # Number of indirect misses.
system.cpu2.branchPred.lookups               26247657                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31050                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050207                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1917745                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15103382                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2217716                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151306                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       32318680                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64195599                       # Number of instructions committed
system.cpu2.commit.committedOps              65245982                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    285799788                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.228293                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.959393                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    258993155     90.62%     90.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13245998      4.63%     95.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5069861      1.77%     97.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3874588      1.36%     98.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       852421      0.30%     98.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       406908      0.14%     98.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       923441      0.32%     99.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       215700      0.08%     99.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2217716      0.78%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    285799788                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013747                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62346120                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15862887                       # Number of loads committed
system.cpu2.commit.membars                    2100458                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100458      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41200799     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16913094     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5031487      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65245982                       # Class of committed instruction
system.cpu2.commit.refs                      21944593                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64195599                       # Number of Instructions Simulated
system.cpu2.committedOps                     65245982                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.539503                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.539503                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            214685510                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1188411                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            12742750                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             105845707                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                21494874                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 50195526                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1919129                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2517180                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2825923                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads         13545984                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1347760                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            35196648                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11900739                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       477300721                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2128792605                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              339013293                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81677489                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14252256                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30583483                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4459894                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                31838                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            182951094                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             144246875                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97388306                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65936384                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              20125413                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2000916                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             39348389                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15710817                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       182951082                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29420                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               605                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28382682                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           601                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   609401248                       # The number of ROB reads
system.cpu1.rob.rob_writes                  284253524                       # The number of ROB writes
system.cpu1.timesIdled                          16870                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                   26247657                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 18491828                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    267703376                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               655698                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     120704402                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6152600                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.090069                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          20341263                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          14588782                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.414199                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         291120962                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.426822                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.905811                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               217610696     74.75%     74.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                43676832     15.00%     89.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                16898603      5.80%     95.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 8584776      2.95%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1275311      0.44%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 2522659      0.87%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  550900      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1044      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     141      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           291120962                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         295168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1984948                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18911171                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.262930                       # Inst execution rate
system.cpu2.iew.exec_refs                    24601457                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6379101                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              180039692                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             25491174                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2305101                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1360234                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             9118618                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           97541245                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18222356                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1282037                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             76621920                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                919909                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              5091120                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1919129                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              7171247                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        70050                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          624542                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        17383                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2088                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12351                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      9628287                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      3036912                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2088                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       482830                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1502118                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 43093703                       # num instructions consuming a value
system.cpu2.iew.wb_count                     75676135                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.820206                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 35345696                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.259684                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      75724225                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                98374660                       # number of integer regfile reads
system.cpu2.int_regfile_writes               49979523                       # number of integer regfile writes
system.cpu2.ipc                              0.220288                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.220288                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100690      2.70%      2.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             50826528     65.24%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  47      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19587077     25.14%     93.08% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5389515      6.92%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              77903957                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1551191                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.019912                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 381092     24.57%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     24.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                924430     59.59%     84.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               245667     15.84%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              77354444                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         448623052                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     75676123                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        129837875                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  90601349                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 77903957                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            6939896                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       32295262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           143011                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       3788590                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     21827974                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    291120962                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.267600                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.746661                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          243084863     83.50%     83.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           30758634     10.57%     94.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10534727      3.62%     97.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3461349      1.19%     98.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1952089      0.67%     99.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             503574      0.17%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             516106      0.18%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             208000      0.07%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             101620      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      291120962                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.267329                       # Inst issue rate
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads         13812280                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1896248                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            25491174                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            9118618                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    232                       # number of misc regfile reads
system.cpu2.numCycles                       291416130                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  2058839801                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              193250133                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43497460                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5520360                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                24723975                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2819121                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                21334                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            127451411                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             101193647                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           67648440                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 48501296                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              13473023                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1919129                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             22698516                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                24150980                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       127451399                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         27913                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               820                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 13021518                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           818                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   381145382                       # The number of ROB reads
system.cpu2.rob.rob_writes                  200456395                       # The number of ROB writes
system.cpu2.timesIdled                          14669                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            82.705184                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10147056                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12268948                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1325341                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15075220                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            514572                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         526417                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           11845                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17333158                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19040                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050235                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           941951                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13569283                       # Number of branches committed
system.cpu3.commit.bw_lim_events              2076634                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151391                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8829222                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58544661                       # Number of instructions committed
system.cpu3.commit.committedOps              59595080                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    256381748                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.232447                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.982047                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    232582149     90.72%     90.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     11657546      4.55%     95.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4312261      1.68%     96.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3377459      1.32%     98.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       764920      0.30%     98.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       357295      0.14%     98.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1052980      0.41%     99.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       200504      0.08%     99.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      2076634      0.81%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    256381748                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865521                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56843689                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14731872                       # Number of loads committed
system.cpu3.commit.membars                    2100501                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100501      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37249017     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15782107     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4463311      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59595080                       # Class of committed instruction
system.cpu3.commit.refs                      20245430                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58544661                       # Number of Instructions Simulated
system.cpu3.committedOps                     59595080                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.413114                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.413114                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            210232812                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               405506                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9671053                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              71612741                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12994981                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 31263881                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                943061                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1004994                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2679927                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                   17333158                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11392944                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    244449912                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                91555                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      74250784                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2652902                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.067088                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12338270                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10661628                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.287388                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         258114662                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.291739                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.724306                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               210529261     81.56%     81.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30202227     11.70%     93.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9415721      3.65%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6192637      2.40%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1214216      0.47%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  530555      0.21%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   29537      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     372      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     136      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           258114662                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         249578                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              995614                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14886786                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.254289                       # Inst execution rate
system.cpu3.iew.exec_refs                    22454997                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5705114                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              172065963                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17057990                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051113                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           818042                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5893567                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           68405287                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16749883                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           956635                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65699163                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                902702                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              5273801                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                943061                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              7403936                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        67734                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          524338                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        14638                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1381                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10741                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2326118                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       380009                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1381                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       256534                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        739080                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 37874570                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64909746                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.837777                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31730431                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.251233                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64950053                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83380186                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43811987                       # number of integer regfile writes
system.cpu3.ipc                              0.226597                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.226597                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100741      3.15%      3.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41825817     62.75%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.90% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18036301     27.06%     92.96% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4692792      7.04%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66655798                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1526095                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.022895                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 374257     24.52%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                912560     59.80%     84.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               239276     15.68%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66081138                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         393083974                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64909734                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         77216466                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  65253580                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66655798                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151707                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8810206                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           131647                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           316                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3714694                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    258114662                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.258241                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.750171                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          218106534     84.50%     84.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           24962744      9.67%     94.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            9034625      3.50%     97.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2834094      1.10%     98.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1938153      0.75%     99.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             446651      0.17%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             496833      0.19%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             205567      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              89461      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      258114662                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.257992                       # Inst issue rate
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads          6755243                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          656979                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17057990                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5893567                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    240                       # number of misc regfile reads
system.cpu3.numCycles                       258364240                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  2091891126                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              187440237                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39880774                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7148813                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14731240                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2739814                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                19075                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89358851                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              70314374                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47445318                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31557360                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              13241259                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                943061                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             23423016                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7564544                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89358839                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         19748                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               856                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14423505                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           850                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   322728142                       # The number of ROB reads
system.cpu3.rob.rob_writes                  138585544                       # The number of ROB writes
system.cpu3.timesIdled                           9918                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3104983                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               187665                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3556286                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 23                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              17171550                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7884245                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15706561                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       859991                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        64645                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69253394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5925263                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139311877                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5989908                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1175130496000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4620656                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3780423                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4041782                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1071                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            594                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3255782                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3255757                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4620656                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          6230                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23582951                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23582951                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    746037504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               746037504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1398                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7884333                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7884333    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5086063                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                27863                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5486059                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              14383429                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9687922                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      19311891                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       482608                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        66032                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     70338177                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6525069                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    140753872                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6591101                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6480477                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3847926                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5775916                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              328                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            261                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3206831                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3206827                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6480477                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           152                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     28999195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               28999195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    866254720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               866254720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              531                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9688049                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9688049    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total             7884333                       # Request fanout histogram
system.membus.respLayer1.occupancy        41721501201                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         32980474664                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    8039597195.312500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   50767773739.380562                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          124     96.88%     96.88% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.66% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.44% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+11-5.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        30500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 505295232000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   146062055000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1029068441000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1175130496000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     18460913                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18460913                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     18460913                       # number of overall hits
system.cpu2.icache.overall_hits::total       18460913                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        30915                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         30915                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        30915                       # number of overall misses
system.cpu2.icache.overall_misses::total        30915                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    582899000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    582899000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    582899000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    582899000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     18491828                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18491828                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     18491828                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18491828                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001672                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001672                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001672                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001672                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 18854.892447                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18854.892447                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 18854.892447                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18854.892447                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          283                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    47.166667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        26455                       # number of writebacks
system.cpu2.icache.writebacks::total            26455                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         4428                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         4428                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         4428                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         4428                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        26487                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        26487                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        26487                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        26487                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    505403500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    505403500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    505403500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    505403500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001432                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001432                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001432                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001432                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 19081.190773                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 19081.190773                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 19081.190773                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 19081.190773                       # average overall mshr miss latency
system.cpu2.icache.replacements                 26455                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     18460913                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18460913                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        30915                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        30915                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    582899000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    582899000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     18491828                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18491828                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001672                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001672                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 18854.892447                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18854.892447                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         4428                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         4428                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        26487                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        26487                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    505403500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    505403500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001432                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001432                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 19081.190773                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 19081.190773                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1175130496000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.938571                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           18144262                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            26455                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           685.853789                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        354129500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.938571                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.998080                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.998080                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         37010143                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        37010143                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1175130496000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17324100                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17324100                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17324100                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17324100                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5005163                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5005163                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5005163                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5005163                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 566694437395                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 566694437395                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 566694437395                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 566694437395                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22329263                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22329263                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22329263                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22329263                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.224153                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.224153                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.224153                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.224153                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 113221.974468                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 113221.974468                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 113221.974468                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 113221.974468                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5989665                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       212985                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            76320                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2661                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.480936                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    80.039459                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1464930                       # number of writebacks
system.cpu2.dcache.writebacks::total          1464930                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3953733                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3953733                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3953733                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3953733                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1051430                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1051430                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1051430                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1051430                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 108808769905                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 108808769905                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 108808769905                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 108808769905                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.047088                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.047088                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.047088                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.047088                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 103486.461205                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 103486.461205                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 103486.461205                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 103486.461205                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1464930                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14379526                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14379526                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2918647                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2918647                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 294232126500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 294232126500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17298173                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17298173                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.168726                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.168726                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 100811.138346                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100811.138346                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2328450                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2328450                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       590197                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       590197                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  54526890500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  54526890500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.034119                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.034119                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 92387.610408                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 92387.610408                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2944574                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2944574                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2086516                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2086516                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 272462310895                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 272462310895                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5031090                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5031090                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.414724                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.414724                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 130582.421077                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 130582.421077                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1625283                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1625283                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       461233                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       461233                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  54281879405                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  54281879405                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.091677                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.091677                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 117688.628968                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 117688.628968                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          338                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          338                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          181                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          181                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3887000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3887000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.348748                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.348748                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 21475.138122                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 21475.138122                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          107                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           74                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           74                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2700000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2700000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.142582                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.142582                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 36486.486486                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36486.486486                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          209                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          180                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          180                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1511500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1511500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          389                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          389                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.462725                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.462725                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8397.222222                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8397.222222                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          179                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          179                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1357500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1357500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.460154                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.460154                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7583.798883                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7583.798883                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       420000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       420000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       395000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       395000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634864                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634864                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415343                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415343                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46855706000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46855706000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050207                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050207                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395487                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395487                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112812.075802                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112812.075802                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415343                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415343                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46440363000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46440363000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395487                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395487                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111812.075802                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111812.075802                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1175130496000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.742368                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19425446                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1466581                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.245396                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        354141000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.742368                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.960699                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.960699                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48227369                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48227369                       # Number of data accesses
system.cpu3.numPwrStateTransitions                283                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          142                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7363295492.957747                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   48241507532.619553                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          138     97.18%     97.18% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.70%     97.89% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.70%     98.59% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.70%     99.30% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+11-5.5e+11            1      0.70%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 505295388000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            142                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   129542536000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1045587960000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1175130496000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11374118                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11374118                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11374118                       # number of overall hits
system.cpu3.icache.overall_hits::total       11374118                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18826                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18826                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18826                       # number of overall misses
system.cpu3.icache.overall_misses::total        18826                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    397932499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    397932499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    397932499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    397932499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11392944                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11392944                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11392944                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11392944                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001652                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001652                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001652                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001652                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 21137.389727                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 21137.389727                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 21137.389727                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 21137.389727                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          525                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    40.384615                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16462                       # number of writebacks
system.cpu3.icache.writebacks::total            16462                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2332                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2332                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2332                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2332                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16494                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16494                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16494                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16494                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    350499499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    350499499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    350499499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    350499499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001448                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001448                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001448                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001448                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 21250.121196                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21250.121196                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 21250.121196                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21250.121196                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16462                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11374118                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11374118                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18826                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18826                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    397932499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    397932499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11392944                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11392944                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001652                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001652                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 21137.389727                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 21137.389727                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2332                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2332                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16494                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16494                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    350499499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    350499499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001448                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001448                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 21250.121196                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21250.121196                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1175130496000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.990139                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11067174                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16462                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           672.286113                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        360562500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.990139                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999692                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999692                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22802382                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22802382                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1175130496000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15561387                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15561387                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15561387                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15561387                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4840263                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4840263                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4840263                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4840263                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 547370761769                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 547370761769                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 547370761769                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 547370761769                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20401650                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20401650                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20401650                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20401650                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.237249                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.237249                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.237249                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.237249                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 113086.987581                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 113086.987581                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 113086.987581                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 113086.987581                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5876080                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       226251                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            73670                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2689                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    79.762183                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    84.139457                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1333653                       # number of writebacks
system.cpu3.dcache.writebacks::total          1333653                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3863836                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3863836                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3863836                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3863836                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       976427                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       976427                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       976427                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       976427                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 101902441897                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 101902441897                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 101902441897                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 101902441897                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.047860                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.047860                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.047860                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.047860                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 104362.581019                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 104362.581019                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 104362.581019                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 104362.581019                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1333653                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13102626                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13102626                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2836116                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2836116                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 283903098500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 283903098500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15938742                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15938742                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.177939                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.177939                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 100102.780881                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 100102.780881                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2278049                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2278049                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       558067                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       558067                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  52453239000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  52453239000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.035013                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.035013                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 93990.934780                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93990.934780                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2458761                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2458761                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2004147                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2004147                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 263467663269                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 263467663269                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4462908                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4462908                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.449068                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.449068                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 131461.246739                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 131461.246739                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1585787                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1585787                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       418360                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       418360                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  49449202897                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  49449202897                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.093742                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.093742                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 118197.731373                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 118197.731373                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          362                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          362                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          197                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          197                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5270000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5270000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.352415                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.352415                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26751.269036                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26751.269036                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          101                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          101                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           96                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           96                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3003000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3003000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.171735                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.171735                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 31281.250000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31281.250000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          230                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          230                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          158                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          158                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1216500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1216500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          388                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          388                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.407216                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.407216                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7699.367089                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7699.367089                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          154                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1096500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1096500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.396907                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.396907                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7120.129870                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7120.129870                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       384500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       384500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       350500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       350500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691412                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691412                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       358823                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       358823                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39180489500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39180489500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050235                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050235                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341660                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341660                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 109191.689217                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 109191.689217                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       358823                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       358823                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  38821666500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  38821666500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341660                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341660                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 108191.689217                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 108191.689217                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1175130496000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.775621                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17587066                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1335049                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.173349                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        360574000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.775621                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.836738                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.836738                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44240738                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44240738                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 28                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    296218928.571429                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   513554860.998348                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       107500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1594266000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1170983431000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4147065000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1175130496000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    210530583                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       210530583                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    210530583                       # number of overall hits
system.cpu0.icache.overall_hits::total      210530583                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36710171                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36710171                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36710171                       # number of overall misses
system.cpu0.icache.overall_misses::total     36710171                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 484311555999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 484311555999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 484311555999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 484311555999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    247240754                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    247240754                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    247240754                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    247240754                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.148479                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.148479                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.148479                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.148479                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13192.843912                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13192.843912                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13192.843912                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13192.843912                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1764                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           49                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34628489                       # number of writebacks
system.cpu0.icache.writebacks::total         34628489                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2081648                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2081648                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2081648                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2081648                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34628523                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34628523                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34628523                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34628523                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 430213466500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 430213466500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 430213466500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 430213466500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.140060                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.140060                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.140060                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.140060                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12423.673586                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12423.673586                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12423.673586                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12423.673586                       # average overall mshr miss latency
system.cpu0.icache.replacements              34628489                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    210530583                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      210530583                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36710171                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36710171                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 484311555999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 484311555999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    247240754                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    247240754                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.148479                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.148479                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13192.843912                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13192.843912                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2081648                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2081648                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34628523                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34628523                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 430213466500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 430213466500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.140060                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.140060                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12423.673586                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12423.673586                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1175130496000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999951                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          245158861                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34628489                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.079687                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999951                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
=======
system.membus.snoop_fanout::total             9688049                       # Request fanout histogram
system.membus.respLayer1.occupancy        51077718509                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         37301778058                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       801931000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   781874748.103956                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       342000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1748714500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1299039379000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4009655000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    218451762                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       218451762                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    218451762                       # number of overall hits
system.cpu0.icache.overall_hits::total      218451762                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36645838                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36645838                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36645838                       # number of overall misses
system.cpu0.icache.overall_misses::total     36645838                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 496889844496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 496889844496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 496889844496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 496889844496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    255097600                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    255097600                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    255097600                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    255097600                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.143654                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.143654                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.143654                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.143654                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13559.243603                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13559.243603                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13559.243603                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13559.243603                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2017                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          170                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.549020                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           85                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34677119                       # number of writebacks
system.cpu0.icache.writebacks::total         34677119                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1968685                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1968685                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1968685                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1968685                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34677153                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34677153                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34677153                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34677153                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 443388633497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 443388633497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 443388633497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 443388633497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.135937                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.135937                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.135937                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.135937                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12786.189036                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12786.189036                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12786.189036                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12786.189036                       # average overall mshr miss latency
system.cpu0.icache.replacements              34677119                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    218451762                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      218451762                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36645838                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36645838                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 496889844496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 496889844496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    255097600                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    255097600                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.143654                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.143654                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13559.243603                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13559.243603                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1968685                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1968685                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34677153                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34677153                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 443388633497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 443388633497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.135937                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.135937                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12786.189036                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12786.189036                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999956                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          253128686                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34677119                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.299588                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999956                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
<<<<<<< HEAD
system.cpu0.icache.tags.tag_accesses        529110029                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       529110029                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1175130496000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    479631516                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       479631516                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    479631516                       # number of overall hits
system.cpu0.dcache.overall_hits::total      479631516                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     47112749                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      47112749                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     47112749                       # number of overall misses
system.cpu0.dcache.overall_misses::total     47112749                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1371925670461                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1371925670461                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1371925670461                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1371925670461                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    526744265                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    526744265                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    526744265                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    526744265                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.089441                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.089441                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.089441                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.089441                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29120.051357                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29120.051357                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29120.051357                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29120.051357                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11335142                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       244510                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           192619                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2804                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.847476                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    87.200428                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     30575581                       # number of writebacks
system.cpu0.dcache.writebacks::total         30575581                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17002119                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17002119                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17002119                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17002119                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30110630                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30110630                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30110630                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30110630                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 538000176813                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 538000176813                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 538000176813                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 538000176813                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057164                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057164                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057164                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057164                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17867.450027                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17867.450027                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17867.450027                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17867.450027                       # average overall mshr miss latency
system.cpu0.dcache.replacements              30575581                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    342252319                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      342252319                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     38240441                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     38240441                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 912520739000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 912520739000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    380492760                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    380492760                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100502                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100502                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23862.714842                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23862.714842                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11365435                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11365435                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26875006                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26875006                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 426178456000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 426178456000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.070632                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.070632                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15857.799474                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15857.799474                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    137379197                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     137379197                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8872308                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8872308                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 459404931461                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 459404931461                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146251505                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146251505                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.060665                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.060665                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 51779.641944                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51779.641944                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5636684                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5636684                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3235624                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3235624                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 111821720813                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 111821720813                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.022124                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022124                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 34559.553524                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34559.553524                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2314                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2314                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1861                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1861                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10855000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10855000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.445749                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.445749                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5832.885545                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5832.885545                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1796                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1796                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           65                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           65                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2003500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2003500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015569                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015569                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 30823.076923                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30823.076923                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3851                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3851                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          202                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          202                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1925500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1925500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4053                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4053                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.049840                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.049840                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9532.178218                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9532.178218                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          199                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          199                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1726500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1726500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.049099                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.049099                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8675.879397                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8675.879397                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584143                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584143                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       466339                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       466339                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52822737000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52822737000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050482                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050482                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443929                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443929                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113271.111788                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113271.111788                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       466339                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       466339                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52356398000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52356398000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443929                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443929                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112271.111788                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112271.111788                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1175130496000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996690                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          510798170                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         30576728                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.705456                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996690                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999897                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999897                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1086182710                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1086182710                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1175130496000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34491317                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28497192                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               26825                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              269000                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               24522                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              261392                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               14792                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              250700                       # number of demand (read+write) hits
system.l2.demand_hits::total                 63835740                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34491317                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28497192                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              26825                       # number of overall hits
system.l2.overall_hits::.cpu1.data             269000                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              24522                       # number of overall hits
system.l2.overall_hits::.cpu2.data             261392                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              14792                       # number of overall hits
system.l2.overall_hits::.cpu3.data             250700                       # number of overall hits
system.l2.overall_hits::total                63835740                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            137205                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2076040                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4580                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1274231                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1965                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1201594                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1702                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1080848                       # number of demand (read+write) misses
system.l2.demand_misses::total                5778165                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           137205                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2076040                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4580                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1274231                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1965                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1201594                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1702                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1080848                       # number of overall misses
system.l2.overall_misses::total               5778165                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  12340320993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 226578974677                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    472066995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 155163995278                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    187994997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 148763956016                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    156946994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 134625606423                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     678289862373                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  12340320993                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 226578974677                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    472066995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 155163995278                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    187994997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 148763956016                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    156946994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 134625606423                       # number of overall miss cycles
system.l2.overall_miss_latency::total    678289862373                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34628522                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        30573232                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           31405                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1543231                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           26487                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1462986                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16494                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1331548                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69613905                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34628522                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       30573232                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          31405                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1543231                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          26487                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1462986                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16494                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1331548                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69613905                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003962                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.067904                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.145837                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.825690                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.074187                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.821330                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.103189                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.811723                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.083003                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003962                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.067904                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.145837                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.825690                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.074187                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.821330                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.103189                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.811723                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.083003                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89940.752837                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109139.985105                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 103071.396288                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121770.695642                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 95671.754198                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 123805.508363                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92213.274971                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 124555.540116                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117388.455050                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89940.752837                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109139.985105                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 103071.396288                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121770.695642                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 95671.754198                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 123805.508363                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92213.274971                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 124555.540116                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117388.455050                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            4027606                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    111987                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      35.964942                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1898581                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3780422                       # number of writebacks
system.l2.writebacks::total                   3780422                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         140362                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            236                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          52449                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            259                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          51911                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            274                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          51688                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              297224                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        140362                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           236                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         52449                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           259                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         51911                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           274                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         51688                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             297224                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       137160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1935678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1221782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1706                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1149683                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1428                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1029160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5480941                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       137160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1935678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1221782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1706                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1149683                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1428                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1029160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2408803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7889744                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  10966305996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 196644967083                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    413058995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 137660161462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    153614498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 131853004516                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    122632994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 119025578985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 596839324529                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  10966305996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 196644967083                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    413058995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 137660161462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    153614498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 131853004516                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    122632994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 119025578985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 254917993574                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 851757318103                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.063313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.138322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.791704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.064409                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.785847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.086577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.772905                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078733                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.063313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.138322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.791704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.064409                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.785847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.086577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.772905                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.113336                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79952.653806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101589.710212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 95087.245626                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 112671.623466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 90043.668230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 114686.400091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85877.446779                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 115653.133609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108893.586800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79952.653806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101589.710212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 95087.245626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 112671.623466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 90043.668230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 114686.400091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85877.446779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 115653.133609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 105827.663605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107957.535517                       # average overall mshr miss latency
system.l2.replacements                       13785413                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8157609                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8157609                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      8157610                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8157610                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     61021081                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61021081                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61021081                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61021081                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2408803                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2408803                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 254917993574                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 254917993574                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 105827.663605                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 105827.663605                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   60                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                174                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       210000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       152500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       362500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           69                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              234                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.696429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.710145                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.811321                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.767857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.743590                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5384.615385                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3112.244898                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2083.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           173                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       782000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1052500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       870000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       866000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3570500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.696429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.695652                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.811321                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.767857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.739316                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20051.282051                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21927.083333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20232.558140                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20139.534884                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20638.728324                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           38                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              118                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            142                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.950000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.634146                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.852941                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.925926                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.830986                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2269.230769                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total          500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           38                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          118                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       772500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       525000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       585500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       497000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2380000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.950000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.634146                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.852941                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.925926                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.830986                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20328.947368                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20192.307692                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20189.655172                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        19880                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20169.491525                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2553958                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            86571                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            87787                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            93450                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2821766                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1149226                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         841479                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         785773                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         680834                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3457312                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 130310623742                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 103023482644                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  97623443680                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  85298252174                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  416255802240                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3703184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       928050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       873560                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       774284                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6279078                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.310335                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.906717                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.899507                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.879308                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.550608                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113389.902197                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 122431.436369                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 124238.735207                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 125284.947835                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 120398.680316                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       108703                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        32406                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        32640                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        32211                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           205960                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1040523                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       809073                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       753133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       648623                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3251352                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 111775557993                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  91658007965                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  86688177958                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75479443477                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 365601187393                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.280981                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.871799                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.862142                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.837707                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.517807                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 107422.476959                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 113287.685988                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 115103.411958                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 116368.743441                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112445.895551                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34491317                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         26825                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         24522                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         14792                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34557456                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       137205                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4580                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1965                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1702                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           145452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  12340320993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    472066995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    187994997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    156946994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13157329979                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34628522                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        31405                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        26487                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16494                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34702908                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003962                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.145837                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.074187                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.103189                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004191                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89940.752837                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 103071.396288                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 95671.754198                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92213.274971                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90458.226625                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          236                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          259                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          274                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           814                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       137160                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4344                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1706                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1428                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       144638                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  10966305996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    413058995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    153614498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    122632994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11655612483                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003961                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.138322                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.064409                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.086577                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004168                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79952.653806                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 95087.245626                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 90043.668230                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85877.446779                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80584.718283                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25943234                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       182429                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       173605                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       157250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26456518                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       926814                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       432752                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       415821                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       400014                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2175401                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  96268350935                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  52140512634                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  51140512336                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  49327354249                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 248876730154                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26870048                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       615181                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       589426                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       557264                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28631919                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.034492                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.703455                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.705468                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.717818                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.075978                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103870.195028                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120485.896389                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122986.843704                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123314.069630                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114404.990231                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        31659                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        20043                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        19271                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        19477                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        90450                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       895155                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       412709                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       396550                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       380537                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2084951                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  84869409090                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  46002153497                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  45164826558                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  43546135508                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 219582524653                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.033314                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.670874                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.672773                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.682867                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.072819                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94809.735845                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111463.897073                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 113894.405644                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114433.381006                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105317.834641                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          145                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          160                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          170                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          156                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               631                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1882                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         1936                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         1741                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         1786                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            7345                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     26526302                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     22941788                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     25049053                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     21882297                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     96399440                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2027                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         2096                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         1911                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         1942                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          7976                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.928466                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.923664                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.911041                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.919670                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.920888                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14094.740701                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11850.097107                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 14387.738656                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 12252.125980                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 13124.498298                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          286                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          280                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          281                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          271                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1118                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1596                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1656                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         1460                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         1515                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         6227                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     33358151                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     34706136                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     30514922                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     31755664                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    130334873                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.787370                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.790076                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.763998                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.780124                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.780717                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20901.097118                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20957.811594                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20900.631507                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20960.834323                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20930.604304                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1175130496000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1175130496000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999896                       # Cycle average of tags in use
system.l2.tags.total_refs                   140889338                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13787159                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.218881                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.972795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.843785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.156563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.042654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.808570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.020012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.736949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.657645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.757638                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.499575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.060059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.158696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.011515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.010276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.246213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.234375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1124194815                       # Number of tag accesses
system.l2.tags.data_accesses               1124194815                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1175130496000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8778176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     124001664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        278016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      78262912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        109184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      73652480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         91392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      65939520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    152977088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          504090432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8778176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       278016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       109184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        91392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9256768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    241947072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       241947072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         137159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1937526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1222858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1706                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1150820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1030305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2390267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7876413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3780423                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3780423                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7469958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        105521612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           236583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         66599337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst            92912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         62676001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            77772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         56112509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    130178809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             428965493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7469958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       236583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        92912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        77772                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7877226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      205889536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            205889536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      205889536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7469958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       105521612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          236583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        66599337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           92912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        62676001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           77772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        56112509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    130178809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            634855028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3736614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    137159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1890158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1216709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1143176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1021144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2390105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003827961750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       231125                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       231125                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15320481                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3518993                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7876413                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3780423                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7876413                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3780423                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  70484                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 43809                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            434033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            435621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            437748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            483621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            881019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            688270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            476381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            447812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            435936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            496451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           440580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           438765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           427617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           428374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           424833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           428868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            237609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            234594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            235733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            245387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           234993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           229761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           227659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           227028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           230852                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 401446789262                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                39029645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            547807958012                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51428.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70178.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        23                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3956675                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1625704                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.51                       # Row buffer hit rate for writes
=======
system.cpu0.icache.tags.tag_accesses        544872351                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       544872351                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    500736294                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       500736294                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    500736294                       # number of overall hits
system.cpu0.dcache.overall_hits::total      500736294                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56552724                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56552724                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56552724                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56552724                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1741969743256                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1741969743256                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1741969743256                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1741969743256                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    557289018                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    557289018                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    557289018                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    557289018                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101478                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101478                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101478                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101478                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30802.578904                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30802.578904                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30802.578904                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30802.578904                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12547774                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       398895                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           249673                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4994                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.256832                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.874850                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32723666                       # number of writebacks
system.cpu0.dcache.writebacks::total         32723666                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     24740449                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     24740449                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     24740449                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     24740449                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31812275                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31812275                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31812275                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31812275                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 645053059527                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 645053059527                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 645053059527                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 645053059527                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057084                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057084                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057084                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057084                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20276.860411                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20276.860411                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20276.860411                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20276.860411                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32723666                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    360344616                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      360344616                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     45764207                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     45764207                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1135878182000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1135878182000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    406108823                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    406108823                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.112690                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.112690                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24820.230841                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24820.230841                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     17781017                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     17781017                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27983190                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27983190                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 489262660000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 489262660000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.068906                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.068906                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17484.163171                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17484.163171                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140391678                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140391678                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10788517                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10788517                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 606091561256                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 606091561256                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180195                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180195                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.071362                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.071362                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 56179.321148                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56179.321148                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6959432                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6959432                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3829085                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3829085                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 155790399527                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 155790399527                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025328                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025328                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40686.064563                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40686.064563                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2180                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2180                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1765                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1765                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10353500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10353500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.447402                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.447402                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5866.005666                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5866.005666                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1748                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1748                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1222000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1222000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004309                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004309                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 71882.352941                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71882.352941                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3718                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3718                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          149                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          149                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       709000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       709000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3867                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3867                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.038531                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038531                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4758.389262                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4758.389262                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          149                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       560000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       560000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.038531                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.038531                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3758.389262                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3758.389262                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188056                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188056                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912224                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912224                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92636799500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92636799500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100280                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100280                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434334                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434334                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101550.495821                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101550.495821                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912224                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912224                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91724575500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91724575500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434334                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434334                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100550.495821                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100550.495821                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999396                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          534652299                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32724267                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.338099                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999396                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1151518519                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1151518519                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34337869                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28994233                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               25867                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              817066                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64175035                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34337869                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28994233                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              25867                       # number of overall hits
system.l2.overall_hits::.cpu1.data             817066                       # number of overall hits
system.l2.overall_hits::total                64175035                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            339283                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3729001                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2741                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2129478                       # number of demand (read+write) misses
system.l2.demand_misses::total                6200503                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           339283                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3729001                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2741                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2129478                       # number of overall misses
system.l2.overall_misses::total               6200503                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  28790715500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 358560326999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    246384000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 224709919999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     612307346498                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  28790715500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 358560326999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    246384000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 224709919999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    612307346498                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34677152                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32723234                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           28608                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2946544                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             70375538                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34677152                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32723234                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          28608                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2946544                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            70375538                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.009784                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.113956                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.095812                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.722704                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.088106                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.009784                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.113956                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.095812                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.722704                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.088106                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84857.524544                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96154.526909                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89888.361912                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105523.475706                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98751.237843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84857.524544                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96154.526909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89888.361912                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105523.475706                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98751.237843                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               2561                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        20                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     128.050000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2987325                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3847926                       # number of writebacks
system.l2.writebacks::total                   3847926                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         189369                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          97866                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              287283                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        189369                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         97866                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             287283                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       339277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3539632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2699                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2031612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5913220                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       339277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3539632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2699                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2031612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3785033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9698253                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  25397766001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 308439678499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    217242000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 194892853999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 528947540499                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  25397766001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 308439678499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    217242000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 194892853999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 332511274691                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 861458815190                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.009784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.108169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.094344                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.689490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.084024                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.009784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.108169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.094344                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.689490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.137807                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74858.496158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87138.911192                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80489.811041                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95930.154970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89451.693071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74858.496158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87138.911192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80489.811041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95930.154970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87848.976400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88826.185004                       # average overall mshr miss latency
system.l2.replacements                       16193247                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8003603                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8003603                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8003603                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8003603                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61931073                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61931073                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61931073                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61931073                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3785033                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3785033                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 332511274691                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 332511274691                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87848.976400                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87848.976400                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 48                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        90000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        90000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               61                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.642857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.786885                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         3000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         1875                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       602500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       352000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       954500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.909091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.642857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.786885                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20083.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19555.555556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19885.416667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        78500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       199500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       278000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19950                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2722930                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           263381                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2986311                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2018009                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1427572                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3445581                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 204329588000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 153244628500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  357574216500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4740939                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1690953                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6431892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.425656                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.844241                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.535703                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101253.060814                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107346.339449                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103777.626038                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       161022                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        82127                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           243149                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1856987                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1345445                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3202432                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 172367647500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 131162287500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 303529935000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.391692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.795673                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.497899                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92821.138489                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97486.175578                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94781.071073                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34337869                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         25867                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34363736                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       339283                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2741                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           342024                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  28790715500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    246384000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  29037099500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34677152                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        28608                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34705760                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.009784                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.095812                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009855                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84857.524544                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89888.361912                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84897.841964                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       339277                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2699                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       341976                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  25397766001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    217242000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  25615008001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.009784                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.094344                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009854                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74858.496158                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80489.811041                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74902.940560                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26271303                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       553685                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26824988                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1710992                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       701906                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2412898                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 154230738999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  71465291499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 225696030498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27982295                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1255591                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29237886                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.061146                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.559024                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.082526                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90141.122226                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101816.043030                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93537.327520                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        28347                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15739                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        44086                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1682645                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       686167                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2368812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 136072030999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  63730566499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 199802597498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.060132                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.546489                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.081019                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80867.937681                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92879.089929                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84347.173815                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           36                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           26                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                62                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          135                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           68                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             203                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1895000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1335000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3230000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          171                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           94                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           265                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.789474                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.723404                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.766038                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14037.037037                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 19632.352941                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15911.330049                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           32                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           19                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           51                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          103                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           49                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          152                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2012000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       969999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2981999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.602339                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.521277                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.573585                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19533.980583                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19795.897959                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19618.414474                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999928                       # Cycle average of tags in use
system.l2.tags.total_refs                   143740351                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16193360                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.876499                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.081827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.299499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.362781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.024911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.751548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.479362                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.470029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.051555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.161918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.027368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.288740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1138677856                       # Number of tag accesses
system.l2.tags.data_accesses               1138677856                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      21713664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     226700352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        172736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     130141760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    241258944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          619987456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     21713664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       172736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      21886400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    246267264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       246267264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         339276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3542193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2033465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3769671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9687304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3847926                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3847926                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         16663735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        173976839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           132563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         99874799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    185149551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             475797487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     16663735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       132563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16796298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188993090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188993090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188993090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        16663735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       173976839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          132563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        99874799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    185149551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            664790578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3724343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    339275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3408220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2018250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3769378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005776268750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229139                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229139                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20234133                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3505499                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9687304                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3847926                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9687304                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3847926                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 149482                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                123583                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            501733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            512592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            505385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            561659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1022326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1048149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            599830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            512267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            504874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            708972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           502639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           503144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           500154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           505230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           501838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           547030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            228414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            244975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           228894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           231942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232976                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 319467420150                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                47689110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            498301582650                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33494.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52244.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5948987                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1730550                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.47                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6               7876413                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6               9687304                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6              3780423                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1776628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1660852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1300509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  816100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  412620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  177516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  129385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  100898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   83398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   88322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 166947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 279780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 227381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 150505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 136506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 118136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  88712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  54103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  24360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  13271                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6              3847926                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3656963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1911113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  933980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  789984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  695298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  405552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  308879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  261737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  189048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  121995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  89215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  70906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  47759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  26243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  13772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      9                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                  13972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  79546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 145278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 203250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 231328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 241072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 238554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 232713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 230444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 232817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 230278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 233579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 229352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 214217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 208339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 208076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  15700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  20403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  24781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  28205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  31259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  33588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  35090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  35859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  36674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  37355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  37815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  39710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  44771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  28203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     37                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5960131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.943531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.057951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   174.883936                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4571779     76.71%     76.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       770699     12.93%     89.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       237785      3.99%     93.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       134708      2.26%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        45177      0.76%     96.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27007      0.45%     97.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17460      0.29%     97.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14485      0.24%     97.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       141031      2.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5960131                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       231125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.773599                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.684019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    316.062934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       231120    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        231125                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       231125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.166988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.155545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.640283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           214404     92.77%     92.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1438      0.62%     93.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10703      4.63%     98.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3154      1.36%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1001      0.43%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              313      0.14%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               83      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               19      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        231125                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              499579456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4510976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239142080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               504090432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            241947072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       425.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       203.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    428.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    205.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1175130472500                       # Total gap between requests
system.mem_ctrls.avgGap                     100810.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8778176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    120970112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       278016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     77869376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       109184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     73163264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        91392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     65353216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    152966720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239142080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7469958.468340183608                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 102941854.042395651340                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 236583.086683846894                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 66264450.003687083721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 92912.234319208757                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 62259693.071568451822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 77771.788164027021                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 55613581.829808972776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 130169985.819174930453                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 203502573.385688066483                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       137159                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1937526                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4344                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1222858                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1706                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1150820                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1428                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1030305                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2390267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3780423                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5281407521                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 116511438416                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    230066775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  86734640844                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     81765260                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  83948294240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     62462011                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  76175501420                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 178782381525                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28302644808543                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38505.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60134.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     52961.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     70927.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47928.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     72946.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43740.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     73934.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     74795.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7486634.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    48.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20270267220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10773875970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         25142967360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9709664580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     92763312720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     186735396630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     293999250240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       639394734720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.105303                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 762066430360                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  39239980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 373824085640                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          22285168080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11844821175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         30591365700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9795361320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     92763312720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     360808917000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     147411022560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       675499968555                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.829749                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 378687836404                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  39239980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 757202679596                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                227                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          114                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8968163701.754387                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   53741083981.786293                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          110     96.49%     96.49% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.88%     97.37% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.88%     98.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.88%     99.12% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      0.88%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        87000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 505295467500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            114                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   152759834000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1022370662000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1175130496000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15001895                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15001895                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15001895                       # number of overall hits
system.cpu1.icache.overall_hits::total       15001895                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        36752                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         36752                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        36752                       # number of overall misses
system.cpu1.icache.overall_misses::total        36752                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    928742000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    928742000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    928742000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    928742000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15038647                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15038647                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15038647                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15038647                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002444                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002444                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002444                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002444                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25270.515890                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25270.515890                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25270.515890                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25270.515890                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          161                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        31373                       # number of writebacks
system.cpu1.icache.writebacks::total            31373                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5347                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5347                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5347                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5347                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        31405                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31405                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        31405                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31405                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    822592000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    822592000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    822592000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    822592000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002088                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002088                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002088                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002088                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26193.026588                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26193.026588                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26193.026588                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26193.026588                       # average overall mshr miss latency
system.cpu1.icache.replacements                 31373                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15001895                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15001895                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        36752                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        36752                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    928742000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    928742000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15038647                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15038647                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002444                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002444                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25270.515890                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25270.515890                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5347                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5347                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        31405                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31405                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    822592000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    822592000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002088                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002088                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26193.026588                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26193.026588                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1175130496000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.971027                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14112407                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31373                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           449.826507                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        347076500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.971027                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999095                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999095                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30108699                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30108699                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1175130496000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18284248                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18284248                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18284248                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18284248                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5172988                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5172988                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5172988                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5172988                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 561942042997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 561942042997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 561942042997                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 561942042997                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23457236                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23457236                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23457236                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23457236                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.220528                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.220528                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.220528                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.220528                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 108630.068927                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108630.068927                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 108630.068927                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108630.068927                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6150854                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       203704                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            78595                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2531                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    78.260118                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.483603                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1545300                       # number of writebacks
system.cpu1.dcache.writebacks::total          1545300                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4072387                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4072387                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4072387                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4072387                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1100601                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1100601                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1100601                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1100601                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 111663630686                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 111663630686                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 111663630686                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 111663630686                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046919                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046919                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046919                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046919                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101456.959140                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101456.959140                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101456.959140                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101456.959140                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1545300                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15238131                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15238131                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2995816                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2995816                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 290428145000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 290428145000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18233947                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18233947                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.164299                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.164299                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 96944.587051                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96944.587051                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2380099                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2380099                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       615717                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       615717                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  55693375500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  55693375500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033768                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033768                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90452.879326                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90452.879326                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3046117                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3046117                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2177172                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2177172                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 271513897997                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 271513897997                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5223289                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5223289                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.416820                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.416820                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 124709.438665                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 124709.438665                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1692288                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1692288                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       484884                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       484884                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  55970255186                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  55970255186                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.092831                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.092831                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 115430.196059                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 115430.196059                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          211                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          211                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6033000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6033000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.402672                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.402672                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28592.417062                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28592.417062                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          105                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          105                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3700000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3700000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.200382                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.200382                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 35238.095238                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35238.095238                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          212                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          212                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1489500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1489500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.437666                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.437666                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9027.272727                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9027.272727                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          161                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1344500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1344500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.427056                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.427056                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8350.931677                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8350.931677                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       268000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       268000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       252000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       252000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603703                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603703                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446485                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446485                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50676431500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50676431500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050188                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050188                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425148                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425148                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113500.860051                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113500.860051                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446485                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446485                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50229946500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50229946500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425148                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425148                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112500.860051                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112500.860051                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1175130496000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.566674                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20434898                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1546932                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.209952                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        347088000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.566674                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.892709                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.892709                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50563610                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50563610                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1175130496000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63337873                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11938032                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61464633                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10004991                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4070022                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1131                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           618                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1749                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           75                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           75                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6282390                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6282390                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34702908                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28634966                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         7976                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         7976                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103885532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     91728169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        94183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4638108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        79429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4396953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        49450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      4002739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             208874563                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4432448640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3913524032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4017792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    197665984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3388288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    187386624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2109184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    170572864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8911113408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17863242                       # Total snoops (count)
system.tol2bus.snoopTraffic                 242358784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         87508680                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.084182                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.330960                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               81064172     92.64%     92.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5968542      6.82%     99.46% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  80931      0.09%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 343925      0.39%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  51110      0.06%    100.00% # Request fanout histogram
=======
system.mem_ctrls.wrQLenPdf::15                  20496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 177373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 209102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 227169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 235411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 239334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 242446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 246182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 250021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 258407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 252509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 248322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 240055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 240170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5582589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    152.039736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    97.276311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   213.490914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4012127     71.87%     71.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       692980     12.41%     84.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       283501      5.08%     89.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       232575      4.17%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        70647      1.27%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        37224      0.67%     95.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24902      0.45%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22557      0.40%     96.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       206076      3.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5582589                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.624407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.502094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    317.081909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229134    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229139                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.253536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.237033                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.767195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           203690     88.89%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2435      1.06%     89.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16020      6.99%     96.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5009      2.19%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1484      0.65%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              376      0.16%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              101      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229139                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              610420608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9566848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238356416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               619987456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            246267264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       468.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    475.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1303049017500                       # Total gap between requests
system.mem_ctrls.avgGap                      96270.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     21713600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    218126080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       172736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    129168000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    241240192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238356416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16663686.042071076110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 167396678.335590541363                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 132562.931626408768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 99127505.281585589051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 185135160.462426602840                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 182922061.856959998608                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       339276                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3542193                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2699                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2033465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3769671                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3847926                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  11400547421                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 163008703555                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    104156509                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 110562362007                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 213225813158                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31202983503856                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33602.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46019.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38590.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54371.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56563.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8109039.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18830486220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10008614220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         30515510340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9757667700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     102861233280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     298417107450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     249072212640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       719462831850                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.137957                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 644158530924                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43511520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 615378983076                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21029306340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11177311035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         37584538740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9683277480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     102861233280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     449790777390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     121599648480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       753726092745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        578.432640                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 310690525800                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43511520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 948846988200                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12230441637.931034                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   61715251448.609764                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        44000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 508727840500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   239000611500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1064048422500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23516436                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23516436                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23516436                       # number of overall hits
system.cpu1.icache.overall_hits::total       23516436                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        31955                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         31955                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        31955                       # number of overall misses
system.cpu1.icache.overall_misses::total        31955                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    652509000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    652509000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    652509000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    652509000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23548391                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23548391                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23548391                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23548391                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001357                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001357                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001357                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001357                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 20419.621343                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20419.621343                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 20419.621343                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20419.621343                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          107                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    35.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        28576                       # number of writebacks
system.cpu1.icache.writebacks::total            28576                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3347                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3347                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3347                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3347                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        28608                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        28608                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        28608                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        28608                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    577330000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    577330000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    577330000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    577330000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001215                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001215                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001215                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001215                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 20180.718680                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20180.718680                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 20180.718680                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20180.718680                       # average overall mshr miss latency
system.cpu1.icache.replacements                 28576                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23516436                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23516436                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        31955                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        31955                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    652509000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    652509000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23548391                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23548391                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001357                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001357                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 20419.621343                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20419.621343                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3347                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3347                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        28608                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        28608                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    577330000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    577330000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001215                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001215                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 20180.718680                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20180.718680                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.609202                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22878046                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            28576                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           800.603513                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        350396500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.609202                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.987788                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.987788                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47125390                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47125390                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32496649                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32496649                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32496649                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32496649                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9479257                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9479257                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9479257                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9479257                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 783799384805                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 783799384805                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 783799384805                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 783799384805                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41975906                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41975906                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41975906                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41975906                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.225826                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.225826                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.225826                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.225826                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82685.740539                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82685.740539                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82685.740539                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82685.740539                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7043992                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       338219                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           116039                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4393                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.703660                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.990439                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2946474                       # number of writebacks
system.cpu1.dcache.writebacks::total          2946474                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7305095                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7305095                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7305095                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7305095                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2174162                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2174162                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2174162                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2174162                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 164686597060                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 164686597060                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 164686597060                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 164686597060                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051795                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051795                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051795                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051795                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 75747.160083                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 75747.160083                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 75747.160083                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 75747.160083                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2946474                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27345736                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27345736                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5612060                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5612060                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 397529578000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 397529578000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32957796                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32957796                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.170280                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.170280                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 70834.876676                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70834.876676                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4356141                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4356141                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1255919                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1255919                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  80440869500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  80440869500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038107                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038107                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 64049.408839                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64049.408839                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5150913                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5150913                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3867197                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3867197                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 386269806805                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 386269806805                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9018110                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9018110                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.428826                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.428826                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 99883.664268                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99883.664268                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2948954                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2948954                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       918243                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       918243                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  84245727560                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  84245727560                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101822                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101822                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91746.659174                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91746.659174                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          167                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          167                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7158500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7158500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.348643                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.348643                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42865.269461                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42865.269461                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3318500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3318500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096033                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096033                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 72141.304348                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72141.304348                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          340                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          340                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       735000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       735000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          456                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          456                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.254386                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.254386                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6336.206897                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6336.206897                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       623000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       623000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.252193                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.252193                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5417.391304                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5417.391304                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        82500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        82500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        79500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        79500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326723                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326723                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773277                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773277                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76393168500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76393168500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368227                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368227                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 98791.466059                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 98791.466059                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773277                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773277                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  75619891500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  75619891500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368227                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368227                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 97791.466059                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 97791.466059                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.925387                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36769764                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2947333                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.475606                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        350408000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.925387                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.935168                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.935168                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         91101047                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        91101047                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63944487                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11851529                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62372232                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12345321                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6495392                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             341                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            602                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6432668                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6432668                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34705760                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29238728                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          265                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          265                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    104031422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     98171773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        85792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8840751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             211129738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4438673280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4188601600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3659776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    377153152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9008087808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22690787                       # Total snoops (count)
system.tol2bus.snoopTraffic                 246371008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         93066670                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.076731                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.270377                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               86030703     92.44%     92.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6930880      7.45%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 105038      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     49      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           87508680                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139307063577                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2200104195                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          39897132                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2002720302                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24899151                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45868917323                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51945874300                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2320540967                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          47269119                       # Layer occupancy (ticks)
=======
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           93066670                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       140752776489                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       49110833157                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       52079124448                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4422665805                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          42951421                       # Layer occupancy (ticks)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               1813410791500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 127295                       # Simulator instruction rate (inst/s)
host_mem_usage                                 783332                       # Number of bytes of host memory used
host_op_rate                                   128037                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19349.49                       # Real time elapsed on the host
host_tick_rate                               32986930                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2463084456                       # Number of instructions simulated
sim_ops                                    2477455567                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.638280                       # Number of seconds simulated
sim_ticks                                638280295500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.242154                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               90776023                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           100591596                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10603553                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        124682690                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9096841                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        9285335                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          188494                       # Number of indirect misses.
system.cpu0.branchPred.lookups              169370589                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       145237                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         24277                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10096834                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  67445341                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9299027                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5849125                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      273307561                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           275257627                       # Number of instructions committed
system.cpu0.commit.committedOps             278157845                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1221450020                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.227728                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.936148                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1100642743     90.11%     90.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     62869883      5.15%     95.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     23785816      1.95%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14590149      1.19%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4966270      0.41%     98.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3177173      0.26%     99.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1029991      0.08%     99.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1088968      0.09%     99.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9299027      0.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1221450020                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7530151                       # Number of function calls committed.
system.cpu0.commit.int_insts                264066684                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63883801                       # Number of loads committed
system.cpu0.commit.membars                    4356289                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4357124      1.57%      1.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       203900864     73.30%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          29171      0.01%     74.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.03%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       63907606     22.98%     97.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5886003      2.12%    100.00% # Class of committed instruction
=======
final_tick                               2400616750500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 153164                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747616                       # Number of bytes of host memory used
host_op_rate                                   154060                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 16045.88                       # Real time elapsed on the host
host_tick_rate                               68401829                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2457656737                       # Number of instructions simulated
sim_ops                                    2472023860                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.097568                       # Number of seconds simulated
sim_ticks                                1097567716500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.445434                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              172197044                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           190387770                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19649177                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        232942277                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17277929                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17626624                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          348695                       # Number of indirect misses.
system.cpu0.branchPred.lookups              318093639                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       271048                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         25037                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         18834406                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 131775068                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18076756                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11636128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      500560528                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           534777232                       # Number of instructions committed
system.cpu0.commit.committedOps             540570893                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2107037416                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.256555                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.989163                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1871717429     88.83%     88.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    122520338      5.81%     94.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     46721772      2.22%     96.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     28514062      1.35%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9353057      0.44%     98.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5917731      0.28%     98.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2064003      0.10%     99.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2152268      0.10%     99.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18076756      0.86%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2107037416                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            14723637                       # Number of function calls committed.
system.cpu0.commit.int_insts                512496770                       # Number of committed integer instructions.
system.cpu0.commit.loads                    124581510                       # Number of loads committed
system.cpu0.commit.membars                    8696832                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8697667      1.61%      1.61% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       396952182     73.43%     75.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28947      0.01%     75.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.01%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      124606075     23.05%     98.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10208945      1.89%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total        278157845                       # Class of committed instruction
system.cpu0.commit.refs                      69794147                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  275257627                       # Number of Instructions Simulated
system.cpu0.committedOps                    278157845                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.623418                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.623418                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            846279069                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               516452                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            76197890                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             595633537                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                98954532                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                299708852                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10098441                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               423411                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9205541                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total        540570893                       # Class of committed instruction
system.cpu0.commit.refs                     134815558                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  534777232                       # Number of Instructions Simulated
system.cpu0.committedOps                    540570893                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.099834                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.099834                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1403800184                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               820456                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           145936529                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1121603470                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               178398892                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                566584110                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              18835690                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               644379                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             16926391                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                  169370589                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102593980                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1137056141                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1642854                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     693253552                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                5784                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        35533                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21221864                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133087                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         116537958                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          99872864                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.544740                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1264246435                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.556299                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.950880                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               820858667     64.93%     64.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               263025632     20.80%     85.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               143138713     11.32%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                17426181      1.38%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5185306      0.41%     98.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9966790      0.79%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1396217      0.11%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3227058      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   21871      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1264246435                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2180                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1386                       # number of floating regfile writes
system.cpu0.idleCycles                        8384597                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10700188                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               107793778                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.365260                       # Inst execution rate
system.cpu0.iew.exec_refs                   116861607                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   7031172                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              150456032                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            125678873                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2985006                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6803456                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9442359                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          550607529                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            109830435                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9504104                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            464841427                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1140321                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             45283917                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10098441                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             47001760                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1005112                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          187344                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          678                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1272                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11344                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     61795072                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3532013                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1272                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4838860                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5861328                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                340374426                       # num instructions consuming a value
system.cpu0.iew.wb_count                    450491101                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.753845                       # average fanout of values written-back
system.cpu0.iew.wb_producers                256589640                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.353984                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     451758941                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               603531123                       # number of integer regfile reads
system.cpu0.int_regfile_writes              341315603                       # number of integer regfile writes
system.cpu0.ipc                              0.216290                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.216290                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4363701      0.92%      0.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            349646354     73.71%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32790      0.01%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                83143      0.02%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 82      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                876      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                48      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           113167102     23.86%     98.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            7050144      1.49%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            545      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            67      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             474345530                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2352                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4648                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2271                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2569                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1519927                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003204                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 700814     46.11%     46.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     46.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    134      0.01%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     46.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                788091     51.85%     97.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                30768      2.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               40      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             471499404                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2215314358                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    450488830                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        823055704                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 540329534                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                474345530                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10277995                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      272449687                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           861583                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4428870                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    130765007                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1264246435                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.375200                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.871674                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          990910458     78.38%     78.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          147354546     11.66%     90.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           84733404      6.70%     96.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           22377534      1.77%     98.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9365543      0.74%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5661972      0.45%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2698847      0.21%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             726588      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             417543      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1264246435                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.372728                       # Inst issue rate
=======
system.cpu0.fetch.Branches                  318093639                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                192573587                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1953364658                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3041186                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1294618616                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 429                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         7442                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39301726                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.145083                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         211521828                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         189474973                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.590477                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2184545267                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.601873                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.974009                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1355187228     62.04%     62.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               489780133     22.42%     84.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               271989062     12.45%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                32134284      1.47%     98.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8410730      0.39%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17454735      0.80%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3405603      0.16%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6160962      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22530      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2184545267                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2178                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1386                       # number of floating regfile writes
system.cpu0.idleCycles                        7952818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            19975153                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               206910099                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.405462                       # Inst execution rate
system.cpu0.iew.exec_refs                   223679845                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12007138                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              224395909                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            238775423                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           5840821                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         11994025                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16523820                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1039474115                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            211672707                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         17908558                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            888973915                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1819145                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             78131060                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              18835690                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             80767327                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2019120                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          168367                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          531                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1173                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11319                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    114193913                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6289772                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1173                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      8996516                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10978637                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                648806987                       # num instructions consuming a value
system.cpu0.iew.wb_count                    860961502                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.756606                       # average fanout of values written-back
system.cpu0.iew.wb_producers                490891469                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.392685                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     863439568                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1153149999                       # number of integer regfile reads
system.cpu0.int_regfile_writes              652622048                       # number of integer regfile writes
system.cpu0.ipc                              0.243912                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.243912                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8698484      0.96%      0.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            668147943     73.68%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32346      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                82818      0.01%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 81      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                875      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                50      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           217883049     24.03%     98.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12035537      1.33%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            545      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             906882472                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2335                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4630                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2272                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2679                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2869556                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003164                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1280789     44.63%     44.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    127      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1553038     54.12%     98.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                35498      1.24%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               24      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             901051209                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4002820937                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    860959230                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1538375689                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1019277494                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                906882472                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           20196621                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      498903225                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1645799                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8560493                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    230794991                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2184545267                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.415136                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.908549                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1663087641     76.13%     76.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          279626006     12.80%     88.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          163041576      7.46%     96.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42615079      1.95%     98.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17794522      0.81%     99.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           11072481      0.51%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5157784      0.24%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1360544      0.06%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             789634      0.04%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2184545267                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.413630                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads          6116073                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          967420                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           125678873                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9442359                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3403                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      1272631032                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3929643                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              258896311                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            205714070                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5719400                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               107244974                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              49265870                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1192366                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            761198083                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             573975453                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          431571429                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                297695219                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6711098                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10098441                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             65190763                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               225857364                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2311                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       761195772                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     525120727                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           3144705                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30248358                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       3145189                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1763608443                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1146024515                       # The number of ROB writes
system.cpu0.timesIdled                         335384                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  701                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.744439                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               90621042                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           100976777                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         11146041                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        115284305                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           9981156                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       10171659                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          190503                       # Number of indirect misses.
system.cpu1.branchPred.lookups              160049705                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       133086                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1672                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9912373                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  64192885                       # Number of branches committed
system.cpu1.commit.bw_lim_events              8885160                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5795050                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      233587721                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           259406461                       # Number of instructions committed
system.cpu1.commit.committedOps             262302739                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1095812458                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.239368                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.951212                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    979050934     89.34%     89.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     62523067      5.71%     95.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     22945691      2.09%     97.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     13591258      1.24%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4587974      0.42%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2666291      0.24%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       584696      0.05%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       977387      0.09%     99.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      8885160      0.81%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1095812458                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             7123889                       # Number of function calls committed.
system.cpu1.commit.int_insts                248313526                       # Number of committed integer instructions.
system.cpu1.commit.loads                     60561069                       # Number of loads committed
system.cpu1.commit.membars                    4344727                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4344727      1.66%      1.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       192936361     73.55%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             52      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60562741     23.09%     98.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4458762      1.70%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads         11685266                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1688821                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           238775423                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16523820                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3095                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      2192498085                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2638609                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              396571877                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            400177077                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8794963                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               193623310                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              80160219                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2049670                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1431131189                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1081510281                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          813631202                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                563078000                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6329049                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              18835690                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            102402213                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               413454130                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2402                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1431128787                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     910034177                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           6232803                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 55076680                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       6234252                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3130087739                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2160375848                       # The number of ROB writes
system.cpu0.timesIdled                         334016                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  398                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.768092                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              154296448                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           169989744                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16383778                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        194793498                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits          14412793                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       14457294                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           44501                       # Number of indirect misses.
system.cpu1.branchPred.lookups              270115310                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       257123                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          2363                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         15556209                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 119508947                       # Number of branches committed
system.cpu1.commit.bw_lim_events             19728066                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        8742575                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      415498968                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           486282287                       # Number of instructions committed
system.cpu1.commit.committedOps             490651992                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1573703388                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.311782                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.122847                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1370453773     87.08%     87.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    104503007      6.64%     93.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     38594509      2.45%     96.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     24152629      1.53%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8335926      0.53%     98.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      4401406      0.28%     98.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1411686      0.09%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2122386      0.13%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     19728066      1.25%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1573703388                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls            12273842                       # Number of function calls committed.
system.cpu1.commit.int_insts                464802190                       # Number of committed integer instructions.
system.cpu1.commit.loads                    113641493                       # Number of loads committed
system.cpu1.commit.membars                    6555281                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      6555281      1.34%      1.34% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       362355886     73.85%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      113643856     23.16%     98.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8096793      1.65%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total        262302739                       # Class of committed instruction
system.cpu1.commit.refs                      65021503                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  259406461                       # Number of Instructions Simulated
system.cpu1.committedOps                    262302739                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.369712                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.369712                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            735800836                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1238107                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            75369897                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             548745125                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                90172016                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                290022986                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9912940                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               426032                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              7052020                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total        490651992                       # Class of committed instruction
system.cpu1.commit.refs                     121740649                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  486282287                       # Number of Instructions Simulated
system.cpu1.committedOps                    490651992                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.368627                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.368627                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            948392531                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               833213                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           133906518                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             977388154                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               148470392                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                511042632                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              15556617                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               567456                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             14089948                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                  160049705                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 99002940                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1015938393                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1556429                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     645511260                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               22293216                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.141196                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         105875785                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         100602198                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.569469                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1132960798                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.579020                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.952422                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               715934977     63.19%     63.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               246561396     21.76%     84.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               139114849     12.28%     97.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14943793      1.32%     98.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3074479      0.27%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 8811595      0.78%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1617434      0.14%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 2894115      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    8160      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1132960798                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         570631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            10407489                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               100677391                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.378568                       # Inst execution rate
system.cpu1.iew.exec_refs                   106604809                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5221818                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               98212468                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            113749130                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2614536                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         13001400                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7161246                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          495030193                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            101382991                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          8897816                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            429118211                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                800855                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             47673100                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9912940                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             48765693                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       955384                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           10825                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          148                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     53188061                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2700812                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           148                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4227577                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       6179912                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                307808378                       # num instructions consuming a value
system.cpu1.iew.wb_count                    415302402                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.765667                       # average fanout of values written-back
system.cpu1.iew.wb_producers                235678633                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.366379                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     416323497                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               556495600                       # number of integer regfile reads
system.cpu1.int_regfile_writes              314064971                       # number of integer regfile writes
system.cpu1.ipc                              0.228848                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.228848                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4345240      0.99%      0.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            324135526     74.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  80      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           104302155     23.81%     98.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5232930      1.19%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                  270115310                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                164239896                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1448143123                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2781203                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1107866295                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32768372                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.164895                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         173024811                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         168709241                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.676310                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1637552120                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.685124                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.976076                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               915568489     55.91%     55.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               424938131     25.95%     81.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               249523891     15.24%     97.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22618252      1.38%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5088484      0.31%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                13241328      0.81%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2494273      0.15%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 4074668      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4604      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1637552120                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         551523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            16545374                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               184892008                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.484859                       # Inst execution rate
system.cpu1.iew.exec_refs                   198847760                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   9524080                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              137031220                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            208968756                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3918999                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12226450                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12740348                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          904606917                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            189323680                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         15356022                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            794249610                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1444316                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             81131321                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              15556617                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             83017285                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1895633                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           16597                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          316                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     95327263                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4641192                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           316                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6958757                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9586617                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                569602565                       # num instructions consuming a value
system.cpu1.iew.wb_count                    768552899                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.770351                       # average fanout of values written-back
system.cpu1.iew.wb_producers                438794020                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.469172                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     770846306                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1030623276                       # number of integer regfile reads
system.cpu1.int_regfile_writes              583162009                       # number of integer regfile writes
system.cpu1.ipc                              0.296857                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.296857                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          6555596      0.81%      0.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            598819849     73.96%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 116      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           194684131     24.05%     98.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9545844      1.18%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total             438016027                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total             809605632                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                    1499215                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003423                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 752177     50.17%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     50.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                747009     49.83%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   29      0.00%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                    3416340                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004220                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1906299     55.80%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1510003     44.20%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   38      0.00%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses             435170002                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2011406049                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    415302402                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        727757713                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 485510872                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                438016027                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9519321                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      232727454                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           913982                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3724271                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    101102194                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1132960798                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.386612                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.869528                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          876901339     77.40%     77.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          138453459     12.22%     89.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           81859359      7.23%     96.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           19770831      1.75%     98.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            7880295      0.70%     99.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5051066      0.45%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1963517      0.17%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             673711      0.06%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             407221      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1132960798                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.386417                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses             806466376                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3262002404                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    768552899                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1318561952                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 890672734                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                809605632                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           13934183                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      413954925                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1822680                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       5191608                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    174669375                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1637552120                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.494400                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.980753                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1176719002     71.86%     71.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          242969103     14.84%     86.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          148052381      9.04%     95.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           36835886      2.25%     97.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           15156380      0.93%     98.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10451834      0.64%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            5190914      0.32%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1419025      0.09%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             757595      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1637552120                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.494233                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads          5715159                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          823464                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           113749130                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7161246                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    513                       # number of misc regfile reads
system.cpu1.numCycles                      1133531429                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   142790761                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              207330788                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            194316922                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3647351                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                98962122                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              46125816                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               957696                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            688791181                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             522565092                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          391117665                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                286026938                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6567048                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9912940                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             59643639                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               196800743                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       688791181                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     471084371                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           2796427                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 25937173                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       2797729                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1582814638                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1029068530                       # The number of ROB writes
system.cpu1.timesIdled                           5297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.288576                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               85609399                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            94817531                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect         10076368                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        106347458                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           8714420                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        9056607                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          342187                       # Number of indirect misses.
system.cpu2.branchPred.lookups              148254238                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted       131208                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1720                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          9012682                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  61395412                       # Number of branches committed
system.cpu2.commit.bw_lim_events              9383912                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        4959373                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      219479902                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           249088166                       # Number of instructions committed
system.cpu2.commit.committedOps             251566641                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    947008227                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.265644                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.019468                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    838335645     88.52%     88.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     57496482      6.07%     94.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     20954785      2.21%     96.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     12568935      1.33%     98.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4465169      0.47%     98.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2286783      0.24%     98.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       527715      0.06%     98.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       988801      0.10%     99.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      9383912      0.99%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    947008227                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             6539331                       # Number of function calls committed.
system.cpu2.commit.int_insts                238203687                       # Number of committed integer instructions.
system.cpu2.commit.loads                     58219544                       # Number of loads committed
system.cpu2.commit.membars                    3718039                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3718039      1.48%      1.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       185379139     73.69%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             58      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       58221264     23.14%     98.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4248045      1.69%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        251566641                       # Class of committed instruction
system.cpu2.commit.refs                      62469309                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  249088166                       # Number of Instructions Simulated
system.cpu2.committedOps                    251566641                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.943784                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.943784                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            604418969                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1067687                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            72503293                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             518765478                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                84181467                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                277453721                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               9013182                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               520998                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6661587                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads          9650783                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1570008                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           208968756                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12740348                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    315                       # number of misc regfile reads
system.cpu1.numCycles                      1638103643                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   556795309                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              320270141                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            364813468                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5839377                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               161923718                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              72523175                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1705424                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1244731058                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             942824998                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          711218516                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                507386139                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6244019                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              15556617                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             90840960                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               346405048                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1244731058                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     541574545                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4241219                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 45584350                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4243981                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2460124709                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1876556307                       # The number of ROB writes
system.cpu1.timesIdled                           5137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                  148254238                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 91916137                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    873806501                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1602370                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     602577245                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                 274                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles               20153736                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.150918                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          97845259                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          94323819                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.613404                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         981728926                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.622430                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.955032                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               588956662     59.99%     59.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               232154669     23.65%     83.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2               133805150     13.63%     97.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                13030613      1.33%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2767319      0.28%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 7363750      0.75%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1248886      0.13%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 2396040      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    5837      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           981728926                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         621064                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             9500756                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                96515883                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.419768                       # Inst execution rate
system.cpu2.iew.exec_refs                   102579240                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5030025                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               78549761                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            108269318                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2117282                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts         11610118                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6664081                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          470197205                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             97549215                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          8313101                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            412359028                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                749010                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             49585337                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               9013182                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             50556310                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       948716                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           10526                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     50049774                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2414316                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           159                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3777313                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       5723443                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                293478022                       # num instructions consuming a value
system.cpu2.iew.wb_count                    398992202                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.771747                       # average fanout of values written-back
system.cpu2.iew.wb_producers                226490921                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.406161                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     399997967                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               534778198                       # number of integer regfile reads
system.cpu2.int_regfile_writes              301898582                       # number of integer regfile writes
system.cpu2.ipc                              0.253564                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.253564                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3718487      0.88%      0.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            311602455     74.07%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  80      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           100308684     23.84%     98.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5042327      1.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             420672129                       # Type of FU issued
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu2.iq.fu_busy_cnt                    1685166                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.004006                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 932377     55.33%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     55.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                752761     44.67%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   28      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             418638808                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1825735488                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    398992202                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        688827847                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 462428026                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                420672129                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7769179                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      218630564                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           977138                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2809806                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     90432923                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    981728926                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.428501                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.912977                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          737819745     75.16%     75.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          130618424     13.30%     88.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           78737348      8.02%     96.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           18760715      1.91%     98.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            7413989      0.76%     99.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5140310      0.52%     99.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2134804      0.22%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             698194      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             405397      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      981728926                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.428230                       # Inst issue rate
=======
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads          5126076                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          779725                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           108269318                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6664081                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    448                       # number of misc regfile reads
system.cpu2.numCycles                       982349990                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   293971590                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              194418594                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            186714444                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3025495                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                92253016                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              45148246                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               924983                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            652809760                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             495602607                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          371590154                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                273913072                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               6834984                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               9013182                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             58124133                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               184875710                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       652809760                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     354006929                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           2257132                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 23532051                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       2258804                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1408668947                       # The number of ROB reads
system.cpu2.rob.rob_writes                  976936309                       # The number of ROB writes
system.cpu2.timesIdled                           5567                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.984646                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               75488888                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            82066835                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          7526573                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         95425324                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           6423319                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        6440374                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           17055                       # Number of indirect misses.
system.cpu3.branchPred.lookups              132030831                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted       126793                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1667                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          7313263                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  58315609                       # Number of branches committed
system.cpu3.commit.bw_lim_events             10862009                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3784906                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      210090068                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           238410787                       # Number of instructions committed
system.cpu3.commit.committedOps             240301968                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    804007640                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.298880                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.134332                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    709677666     88.27%     88.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     47130034      5.86%     94.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     17340071      2.16%     96.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     11142258      1.39%     97.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      3994635      0.50%     98.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2089150      0.26%     98.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       658063      0.08%     98.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1113754      0.14%     98.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     10862009      1.35%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    804007640                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             5769338                       # Number of function calls committed.
system.cpu3.commit.int_insts                227822218                       # Number of committed integer instructions.
system.cpu3.commit.loads                     55601376                       # Number of loads committed
system.cpu3.commit.membars                    2837091                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2837091      1.18%      1.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       177894391     74.03%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             66      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       55603043     23.14%     98.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3967281      1.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        240301968                       # Class of committed instruction
system.cpu3.commit.refs                      59570324                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  238410787                       # Number of Instructions Simulated
system.cpu3.committedOps                    240301968                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.510421                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.510421                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            500677221                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               215217                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            65995437                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             482378630                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                71200273                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                249827865                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               7313875                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               196280                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              7339596                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                  132030831                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 79251174                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    745647943                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1333062                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     544478578                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles               15054370                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.157758                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          83183702                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          81912207                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.650573                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         836358830                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.659104                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.961343                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               481067325     57.52%     57.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               207956064     24.86%     82.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2               125196955     14.97%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                10197197      1.22%     98.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2511861      0.30%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 6118293      0.73%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1513789      0.18%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1794416      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    2930      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           836358830                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         563324                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             7822273                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                91342466                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.470985                       # Inst execution rate
system.cpu3.iew.exec_refs                    98006641                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4744671                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               78632946                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            103248918                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1744695                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          4388342                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6331630                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          449647023                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             93261970                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          7408753                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            394178090                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                889935                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             47997999                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               7313875                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             49147660                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       917291                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           10794                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          113                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     47647542                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2362682                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           113                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3304671                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4517602                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                283986950                       # num instructions consuming a value
system.cpu3.iew.wb_count                    381695892                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.770408                       # average fanout of values written-back
system.cpu3.iew.wb_producers                218785821                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.456071                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     382860991                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               512149466                       # number of integer regfile reads
system.cpu3.int_regfile_writes              290081542                       # number of integer regfile writes
system.cpu3.ipc                              0.284866                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.284866                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2837636      0.71%      0.71% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            298030447     74.21%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 113      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            95961768     23.90%     98.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4756783      1.18%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             401586843                       # Type of FU issued
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu3.iq.fu_busy_cnt                    2008051                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005000                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1261340     62.81%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     62.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                746669     37.18%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   42      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             400757258                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1642533169                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    381695892                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        658992163                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 443548813                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                401586843                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6098210                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      209345055                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           992602                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2313304                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     88217731                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    836358830                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.480161                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.982189                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          610438378     72.99%     72.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          118192603     14.13%     87.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           72160107      8.63%     95.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           18447735      2.21%     97.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7703762      0.92%     98.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5155695      0.62%     99.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            3086924      0.37%     99.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             773254      0.09%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             400372      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      836358830                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.479838                       # Inst issue rate
=======
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads          4720563                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          829420                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           103248918                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6331630                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    545                       # number of misc regfile reads
system.cpu3.numCycles                       836922154                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   439399990                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              199065875                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            179012733                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3145536                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                77571078                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              44602260                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               885438                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            617369165                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             466730436                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          353016914                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                248503667                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               6851447                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               7313875                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             57624884                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               174004181                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       617369165                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     246279451                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1887086                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23574656                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1888891                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1243534144                       # The number of ROB reads
system.cpu3.rob.rob_writes                  933342999                       # The number of ROB writes
system.cpu3.timesIdled                           5137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          4571192                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                37245                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5180186                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             102693822                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     31406090                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      62143267                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2356590                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       642548                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     30136174                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     26084275                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62085024                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       26726823                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 638280295500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           30944232                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5166926                       # Transaction distribution
system.membus.trans_dist::WritebackClean          370                       # Transaction distribution
system.membus.trans_dist::CleanEvict         25583757                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            21576                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5673                       # Transaction distribution
system.membus.trans_dist::ReadExReq            420557                       # Transaction distribution
system.membus.trans_dist::ReadExResp           420474                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      30944232                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           174                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     93507971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               93507971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2338048128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2338048128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4426                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          31392212                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                31392212    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         12463877                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                78969                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13387304                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              90618476                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     37128692                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      73828202                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1079463                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       415011                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31312655                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     25286663                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62627185                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       25701674                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           36879146                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5130281                       # Transaction distribution
system.membus.trans_dist::WritebackClean          118                       # Transaction distribution
system.membus.trans_dist::CleanEvict         31573723                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7812                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1992                       # Transaction distribution
system.membus.trans_dist::ReadExReq            235071                       # Transaction distribution
system.membus.trans_dist::ReadExResp           235039                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      36879146                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            59                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    110942387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              110942387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2703653376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2703653376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1795                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          37124080                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                37124080    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total            31392212                       # Request fanout histogram
system.membus.respLayer1.occupancy       168221772146                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             26.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         89793970008                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                604                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          303                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    485496539.603960                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1360753111.220025                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          303    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value       148500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   5821790500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            303                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   491174844000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 147105451500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 638280295500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     91909674                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        91909674                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     91909674                       # number of overall hits
system.cpu2.icache.overall_hits::total       91909674                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6462                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6462                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6462                       # number of overall misses
system.cpu2.icache.overall_misses::total         6462                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    544331000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    544331000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    544331000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    544331000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     91916136                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     91916136                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     91916136                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     91916136                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000070                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000070                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 84235.685546                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 84235.685546                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 84235.685546                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 84235.685546                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1610                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   178.888889                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5992                       # number of writebacks
system.cpu2.icache.writebacks::total             5992                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          470                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          470                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          470                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          470                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5992                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5992                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5992                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5992                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    507680000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    507680000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    507680000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    507680000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000065                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000065                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000065                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000065                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 84726.301736                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 84726.301736                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 84726.301736                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 84726.301736                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5992                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     91909674                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       91909674                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6462                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6462                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    544331000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    544331000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     91916136                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     91916136                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 84235.685546                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 84235.685546                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          470                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          470                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5992                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5992                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    507680000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    507680000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 84726.301736                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 84726.301736                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 638280295500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           92258804                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             6024                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         15315.206507                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        183838264                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       183838264                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 638280295500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     77391320                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        77391320                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     77391320                       # number of overall hits
system.cpu2.dcache.overall_hits::total       77391320                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     17267838                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      17267838                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     17267838                       # number of overall misses
system.cpu2.dcache.overall_misses::total     17267838                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1558155499499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1558155499499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1558155499499                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1558155499499                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     94659158                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     94659158                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     94659158                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     94659158                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.182421                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.182421                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.182421                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.182421                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 90234.544678                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 90234.544678                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 90234.544678                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 90234.544678                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     86596928                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       288107                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1072329                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4148                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.755932                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    69.456847                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      6919540                       # number of writebacks
system.cpu2.dcache.writebacks::total          6919540                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     10339512                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     10339512                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     10339512                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     10339512                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6928326                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6928326                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6928326                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6928326                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 742514198119                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 742514198119                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 742514198119                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 742514198119                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.073192                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.073192                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.073192                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.073192                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 107170.793943                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 107170.793943                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 107170.793943                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 107170.793943                       # average overall mshr miss latency
system.cpu2.dcache.replacements               6919540                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     76021038                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       76021038                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     15629241                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     15629241                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1395924499500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1395924499500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     91650279                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     91650279                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.170531                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.170531                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 89314.925754                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 89314.925754                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8815042                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8815042                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6814199                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6814199                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 727924948500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 727924948500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.074350                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.074350                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 106824.727088                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 106824.727088                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1370282                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1370282                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1638597                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1638597                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 162230999999                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 162230999999                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3008879                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3008879                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.544587                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.544587                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 99006.039923                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 99006.039923                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1524470                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1524470                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       114127                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       114127                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  14589249619                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  14589249619                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.037930                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.037930                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 127833.462888                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 127833.462888                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1235832                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1235832                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3724                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3724                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    101143500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    101143500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1239556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1239556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003004                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003004                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27159.908700                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27159.908700                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          354                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          354                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3370                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3370                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     91429500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     91429500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002719                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002719                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 27130.415430                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27130.415430                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1237385                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1237385                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1734                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1734                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     32528500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     32528500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1239119                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1239119                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.001399                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001399                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 18759.227220                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 18759.227220                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1711                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1711                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     30898500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     30898500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.001381                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001381                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 18058.737580                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 18058.737580                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1696500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1696500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1615500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1615500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          374                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            374                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1346                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1346                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     84250494                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     84250494                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1720                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1720                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.782558                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.782558                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 62593.234770                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 62593.234770                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1346                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1346                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     82904494                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     82904494                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.782558                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.782558                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 61593.234770                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 61593.234770                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 638280295500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.459737                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           86817422                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6928220                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.530985                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.459737                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.983117                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.983117                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        201207294                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       201207294                       # Number of data accesses
system.cpu3.numPwrStateTransitions                562                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          282                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    779501273.049645                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2058886076.162322                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          282    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   7940684500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            282                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   418460936500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 219819359000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 638280295500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     79245013                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        79245013                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     79245013                       # number of overall hits
system.cpu3.icache.overall_hits::total       79245013                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6161                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6161                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6161                       # number of overall misses
system.cpu3.icache.overall_misses::total         6161                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    492736500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    492736500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    492736500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    492736500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     79251174                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     79251174                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     79251174                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     79251174                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000078                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000078                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 79976.708327                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 79976.708327                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 79976.708327                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 79976.708327                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1732                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    82.476190                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5669                       # number of writebacks
system.cpu3.icache.writebacks::total             5669                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          492                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          492                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          492                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          492                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5669                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5669                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5669                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5669                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    459487000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    459487000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    459487000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    459487000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 81052.566590                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 81052.566590                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 81052.566590                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 81052.566590                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5669                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     79245013                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       79245013                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6161                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6161                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    492736500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    492736500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     79251174                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     79251174                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 79976.708327                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 79976.708327                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          492                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          492                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5669                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5669                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    459487000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    459487000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 81052.566590                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 81052.566590                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 638280295500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           79574120                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5701                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         13957.923171                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        158508017                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       158508017                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 638280295500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     73794152                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        73794152                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     73794152                       # number of overall hits
system.cpu3.dcache.overall_hits::total       73794152                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     16953069                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      16953069                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     16953069                       # number of overall misses
system.cpu3.dcache.overall_misses::total     16953069                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1520448800066                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1520448800066                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1520448800066                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1520448800066                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     90747221                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     90747221                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     90747221                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     90747221                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.186816                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.186816                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.186816                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.186816                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 89685.755427                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 89685.755427                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 89685.755427                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 89685.755427                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     83007814                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       285131                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          1032851                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4190                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    80.367656                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    68.050358                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6187919                       # number of writebacks
system.cpu3.dcache.writebacks::total          6187919                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     10756556                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     10756556                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     10756556                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     10756556                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6196513                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6196513                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6196513                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6196513                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 664660570669                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 664660570669                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 664660570669                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 664660570669                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.068283                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.068283                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.068283                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.068283                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 107263.645000                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 107263.645000                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 107263.645000                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 107263.645000                       # average overall mshr miss latency
system.cpu3.dcache.replacements               6187918                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     72339479                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       72339479                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     15386064                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     15386064                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1361214136500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1361214136500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     87725543                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     87725543                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.175389                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.175389                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 88470.588482                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 88470.588482                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      9303565                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      9303565                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6082499                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6082499                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 650277613000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 650277613000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.069336                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.069336                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 106909.612809                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106909.612809                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1454673                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1454673                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1567005                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1567005                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 159234663566                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 159234663566                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3021678                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3021678                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.518588                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.518588                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 101617.201966                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 101617.201966                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1452991                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1452991                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       114014                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       114014                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  14382957669                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  14382957669                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037732                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037732                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126150.803138                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126150.803138                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       942161                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       942161                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3818                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3818                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    107732000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    107732000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       945979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       945979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.004036                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.004036                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28216.867470                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28216.867470                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          357                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          357                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3461                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3461                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     94285500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     94285500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.003659                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.003659                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 27242.271020                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27242.271020                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       944155                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       944155                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1423                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1423                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     27885000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     27885000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       945578                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       945578                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001505                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001505                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 19595.924104                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 19595.924104                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1405                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1405                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     26531000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     26531000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001486                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001486                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 18883.274021                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 18883.274021                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1246500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1246500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1195500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1195500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          350                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            350                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1317                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1317                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     89601999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     89601999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1667                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1667                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.790042                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.790042                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 68034.927107                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 68034.927107                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1317                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1317                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     88284999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     88284999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.790042                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.790042                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 67034.927107                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 67034.927107                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 638280295500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.432620                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           81900179                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          6196611                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.216931                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.432620                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.982269                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.982269                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        191477476                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       191477476                       # Number of data accesses
system.cpu0.numPwrStateTransitions                176                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    22328017.045455                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   19082848.860554                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           88    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       219500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    144990500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   636315430000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1964865500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 638280295500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    102147121                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       102147121                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    102147121                       # number of overall hits
system.cpu0.icache.overall_hits::total      102147121                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       446859                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        446859                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       446859                       # number of overall misses
system.cpu0.icache.overall_misses::total       446859                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10436341497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10436341497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10436341497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10436341497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102593980                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102593980                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102593980                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102593980                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004356                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004356                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004356                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004356                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23354.887105                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23354.887105                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23354.887105                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23354.887105                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5873                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               97                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    60.546392                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       402634                       # number of writebacks
system.cpu0.icache.writebacks::total           402634                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44224                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44224                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44224                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44224                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       402635                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       402635                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       402635                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       402635                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9255730998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9255730998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9255730998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9255730998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003925                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003925                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003925                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003925                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22987.894738                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22987.894738                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22987.894738                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22987.894738                       # average overall mshr miss latency
system.cpu0.icache.replacements                402634                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    102147121                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      102147121                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       446859                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       446859                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10436341497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10436341497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102593980                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102593980                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004356                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004356                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23354.887105                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23354.887105                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44224                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44224                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       402635                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       402635                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9255730998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9255730998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003925                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003925                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22987.894738                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22987.894738                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 638280295500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999998                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          102550000                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           402668                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           254.676309                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999998                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        205590596                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       205590596                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 638280295500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     88466221                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        88466221                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     88466221                       # number of overall hits
system.cpu0.dcache.overall_hits::total       88466221                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19486846                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19486846                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19486846                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19486846                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1712083086206                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1712083086206                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1712083086206                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1712083086206                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    107953067                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    107953067                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    107953067                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    107953067                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.180512                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.180512                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.180512                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.180512                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 87858.398748                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87858.398748                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 87858.398748                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87858.398748                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     93532755                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       236953                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1231251                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3482                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    75.965628                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    68.050833                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9555920                       # number of writebacks
system.cpu0.dcache.writebacks::total          9555920                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9924403                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9924403                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9924403                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9924403                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9562443                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9562443                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9562443                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9562443                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 954792633524                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 954792633524                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 954792633524                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 954792633524                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088580                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088580                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088580                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088580                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 99848.190836                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99848.190836                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 99848.190836                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99848.190836                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9555920                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     85742693                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       85742693                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17791328                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17791328                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1553145802000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1553145802000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    103534021                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    103534021                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.171840                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.171840                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87297.912893                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87297.912893                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8396423                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8396423                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9394905                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9394905                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 939031513500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 939031513500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090742                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090742                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 99951.145169                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99951.145169                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2723528                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2723528                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1695518                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1695518                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 158937284206                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 158937284206                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4419046                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4419046                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.383684                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.383684                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 93739.661983                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 93739.661983                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1527980                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1527980                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       167538                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       167538                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15761120024                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15761120024                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037913                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037913                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 94074.896585                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 94074.896585                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1475865                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1475865                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         9010                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         9010                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    158629500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    158629500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1484875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1484875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.006068                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.006068                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 17605.937847                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17605.937847                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5511                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5511                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3499                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3499                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     93729500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     93729500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002356                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002356                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 26787.510717                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26787.510717                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1465599                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1465599                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1416                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1416                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     29573000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     29573000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1467015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1467015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000965                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000965                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 20884.887006                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 20884.887006                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1405                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1405                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     28174000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     28174000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000958                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000958                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 20052.669039                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 20052.669039                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       128500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       128500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       122500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       122500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21238                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21238                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3039                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3039                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    113573996                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    113573996                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        24277                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        24277                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.125180                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.125180                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 37372.160579                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 37372.160579                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3039                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3039                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    110534996                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    110534996                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.125180                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.125180                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 36372.160579                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 36372.160579                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 638280295500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986720                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          101019174                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9563373                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.563132                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986720                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999585                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999585                       # Average percentage of cache occupancy
=======
system.membus.snoop_fanout::total            37124080                       # Request fanout histogram
system.membus.respLayer1.occupancy       198359780745                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        102411551854                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                138                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           69                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    19120855.072464                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15941175.988316                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           69    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     44147500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             69                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1096248377500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1319339000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    192111948                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       192111948                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    192111948                       # number of overall hits
system.cpu0.icache.overall_hits::total      192111948                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       461639                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        461639                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       461639                       # number of overall misses
system.cpu0.icache.overall_misses::total       461639                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10340271999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10340271999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10340271999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10340271999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    192573587                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    192573587                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    192573587                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    192573587                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002397                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002397                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002397                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002397                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22399.043406                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22399.043406                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22399.043406                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22399.043406                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5543                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               78                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    71.064103                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       417023                       # number of writebacks
system.cpu0.icache.writebacks::total           417023                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44617                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44617                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44617                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44617                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       417022                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       417022                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       417022                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       417022                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9141535999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9141535999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9141535999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9141535999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002166                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002166                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002166                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002166                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21920.992175                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21920.992175                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21920.992175                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21920.992175                       # average overall mshr miss latency
system.cpu0.icache.replacements                417023                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    192111948                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      192111948                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       461639                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       461639                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10340271999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10340271999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    192573587                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    192573587                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002397                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002397                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22399.043406                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22399.043406                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44617                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44617                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       417022                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       417022                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9141535999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9141535999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002166                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002166                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21920.992175                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21920.992175                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          192529198                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           417055                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           461.639827                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        385564197                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       385564197                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    170693645                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       170693645                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    170693645                       # number of overall hits
system.cpu0.dcache.overall_hits::total      170693645                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     35619191                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      35619191                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     35619191                       # number of overall misses
system.cpu0.dcache.overall_misses::total     35619191                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2767565882957                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2767565882957                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2767565882957                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2767565882957                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    206312836                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    206312836                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    206312836                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    206312836                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.172647                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.172647                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.172647                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.172647                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77698.729400                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77698.729400                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77698.729400                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77698.729400                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    161790924                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       334940                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2391022                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5135                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.666012                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    65.226874                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     17760840                       # number of writebacks
system.cpu0.dcache.writebacks::total         17760840                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17859311                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17859311                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17859311                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17859311                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17759880                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17759880                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17759880                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17759880                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1601895175841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1601895175841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1601895175841                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1601895175841                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.086082                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.086082                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.086082                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.086082                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90197.409883                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90197.409883                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90197.409883                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90197.409883                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17760836                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    165839645                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      165839645                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33177206                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33177206                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2602802660000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2602802660000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    199016851                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    199016851                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.166706                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.166706                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 78451.532658                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78451.532658                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15687756                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15687756                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17489450                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17489450                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1585507148000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1585507148000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087879                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087879                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 90655.060508                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90655.060508                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4854000                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4854000                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2441985                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2441985                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 164763222957                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 164763222957                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7295985                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7295985                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.334703                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.334703                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67471.021713                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67471.021713                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2171555                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2171555                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       270430                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       270430                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  16388027841                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  16388027841                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037066                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037066                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 60599.888478                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60599.888478                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2916738                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2916738                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        13429                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        13429                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    234662000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    234662000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      2930167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2930167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004583                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004583                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 17474.272098                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17474.272098                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6488                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6488                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6941                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6941                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    156752000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    156752000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002369                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002369                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 22583.489411                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22583.489411                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2911852                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2911852                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1173                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1173                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     22472500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     22472500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2913025                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2913025                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000403                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000403                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 19158.141517                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 19158.141517                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     21327500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     21327500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000394                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000394                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 18577.961672                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 18577.961672                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        83500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        83500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        80500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        80500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21235                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21235                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3802                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3802                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    180554998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    180554998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        25037                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        25037                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.151855                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.151855                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 47489.478695                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 47489.478695                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3802                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3802                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    176752998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    176752998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.151855                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.151855                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 46489.478695                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 46489.478695                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995814                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          194331676                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17766548                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.938066                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995814                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999869                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999869                       # Average percentage of cache occupancy
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
<<<<<<< HEAD
system.cpu0.dcache.tags.tag_accesses        231421809                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       231421809                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 638280295500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              349981                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1190212                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 950                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              747886                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 875                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              619830                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 887                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              598994                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3509615                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             349981                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1190212                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                950                       # number of overall hits
system.l2.overall_hits::.cpu1.data             747886                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                875                       # number of overall hits
system.l2.overall_hits::.cpu2.data             619830                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                887                       # number of overall hits
system.l2.overall_hits::.cpu3.data             598994                       # number of overall hits
system.l2.overall_hits::total                 3509615                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             52654                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           8361004                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5322                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7176505                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5117                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6296155                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4782                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           5585507                       # number of demand (read+write) misses
system.l2.demand_misses::total               27487046                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            52654                       # number of overall misses
system.l2.overall_misses::.cpu0.data          8361004                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5322                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7176505                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5117                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6296155                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4782                       # number of overall misses
system.l2.overall_misses::.cpu3.data          5585507                       # number of overall misses
system.l2.overall_misses::total              27487046                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4428994000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 923483587089                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    509046000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 811370185537                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    487254499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 722243799104                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    439515999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 646003388601                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3108965770829                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4428994000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 923483587089                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    509046000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 811370185537                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    487254499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 722243799104                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    439515999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 646003388601                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3108965770829                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          402635                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9551216                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            6272                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7924391                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5992                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         6915985                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5669                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         6184501                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             30996661                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         402635                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9551216                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           6272                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7924391                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5992                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        6915985                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5669                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        6184501                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            30996661                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.130774                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.875386                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.848533                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.905622                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.853972                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.910377                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.843535                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.903146                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.886774                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.130774                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.875386                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.848533                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.905622                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.853972                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.910377                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.843535                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.903146                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.886774                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84115.052987                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110451.279187                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95649.379932                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113059.237824                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 95222.688880                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 114711.883539                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91910.497491                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 115657.072599                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113106.580126                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84115.052987                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110451.279187                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95649.379932                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113059.237824                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 95222.688880                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 114711.883539                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91910.497491                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 115657.072599                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113106.580126                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             193644                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6465                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.952668                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3619261                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5166871                       # number of writebacks
system.l2.writebacks::total                   5166871                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             94                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          21054                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            743                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          16037                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            735                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          11508                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            626                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          11927                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               62724                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            94                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         21054                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           743                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         16037                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           735                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         11508                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           626                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         11927                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              62724                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        52560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8339950                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      7160468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6284647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      5573580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          27424322                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        52560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8339950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      7160468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6284647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      5573580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3996670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         31420992                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3898168005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 838787900258                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    408717502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 738779171704                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    390319000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 658659778306                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    352559502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 589489898276                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2830766512553                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3898168005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 838787900258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    408717502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 738779171704                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    390319000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 658659778306                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    352559502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 589489898276                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 348322631598                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3179089144151                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.130540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.873182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.730070                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.903599                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.731308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.908713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.733110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.901217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.884751                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.130540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.873182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.730070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.903599                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.731308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.908713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.733110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.901217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.013690                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74166.057934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100574.691726                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89259.118148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103174.704741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89073.254222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 104804.578253                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84831.448989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 105765.037602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103221.020835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74166.057934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100574.691726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89259.118148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103174.704741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89073.254222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 104804.578253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84831.448989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 105765.037602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87153.212949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101177.236675                       # average overall mshr miss latency
system.l2.replacements                       57356322                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5477775                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5477775                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           55                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             55                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5477830                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5477830                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000010                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000010                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           55                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           55                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000010                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000010                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24167756                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24167756                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          370                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            370                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24168126                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24168126                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000015                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000015                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          370                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          370                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000015                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000015                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3996670                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3996670                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 348322631598                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 348322631598                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87153.212949                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87153.212949                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             672                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             647                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             378                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             364                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2061                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          4486                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          7057                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          4212                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          3943                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              19698                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     27108999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     34505500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     21810500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     21061000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    104485999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5158                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7704                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4590                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         4307                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            21759                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.869717                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.916018                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.917647                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.915486                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.905281                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6043.022514                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4889.542298                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  5178.181387                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  5341.364443                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5304.396335                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          177                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          246                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          174                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          181                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             778                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4309                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6811                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         4038                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3762                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         18920                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     95668995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    151540997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     90761496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     86711499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    424682987                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.835401                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.884086                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.879739                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.873462                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.869525                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 22202.133906                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22249.448980                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 22476.843982                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 23049.308612                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22446.246670                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            86                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           101                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            90                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            82                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                359                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          782                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          924                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          849                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          738                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3293                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2918500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      3652000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      3301500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2702000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     12574000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          868                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1025                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          939                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          820                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3652                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.900922                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.901463                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.904153                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.901698                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3732.097187                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3952.380952                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3888.692580                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3661.246612                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3818.402672                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           16                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           24                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           19                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           17                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            76                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          766                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          900                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          830                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          721                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3217                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     15826499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     18861500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     17373000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     15189500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     67250499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.882488                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.878049                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.883919                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.879268                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.880887                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20661.225849                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20957.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20931.325301                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21067.267684                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20904.724588                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            46438                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             6325                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             4137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             7788                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 64688                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         118111                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         104488                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         106932                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         103141                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              432672                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  14843966500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  13730987500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  14310848000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  14073818000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   56959620000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       164549                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110813                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       111069                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110929                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            497360                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.717786                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.942922                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.962753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.929793                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.869937                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 125678.103648                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131412.099954                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 133831.294655                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 136452.215899                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 131646.189261                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         5372                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2935                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         1330                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         2673                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            12310                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       112739                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       101553                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       105602                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       100468                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         420362                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  13402735000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  12559703000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  13175508000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  12892351500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  52030297500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.685139                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.916436                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.950778                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.905696                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.845187                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 118882.862186                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 123676.336494                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 124765.705195                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 128322.963531                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 123774.978471                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        349981                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           950                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           875                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           887                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             352693                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        52654                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5322                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5117                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4782                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            67875                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4428994000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    509046000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    487254499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    439515999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5864810498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       402635                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         6272                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5992                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5669                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         420568                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.130774                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.848533                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.853972                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.843535                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.161389                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84115.052987                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95649.379932                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 95222.688880                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91910.497491                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86406.047853                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           94                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          743                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          735                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          626                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2198                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        52560                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4579                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4156                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        65677                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3898168005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    408717502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    390319000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    352559502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5049764009                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.130540                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.730070                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.731308                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.733110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.156163                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74166.057934                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89259.118148                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89073.254222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84831.448989                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76887.860423                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1143774                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       741561                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       615693                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       591206                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3092234                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      8242893                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      7072017                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      6189223                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5482366                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        26986499                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 908639620589                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 797639198037                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 707932951104                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 631929570601                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3046141340331                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9386667                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7813578                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6804916                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6073572                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30078733                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.878149                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.905093                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.909522                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.902659                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.897195                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110233.096631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112788.077014                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 114381.555020                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 115265.848833                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112876.492069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        15682                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        13102                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        10178                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         9254                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        48216                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8227211                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      7058915                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      6179045                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5473112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26938283                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 825385165258                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 726219468704                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 645484270306                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 576597546776                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2773686451044                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.876478                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.903416                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.908027                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.901136                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.895592                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100323.811466                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102879.758250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 104463.435742                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 105350.949656                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102964.485563                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          477                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               477                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          283                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             283                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7706000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7706000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          760                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           760                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.372368                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.372368                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 27229.681979                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 27229.681979                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          110                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          110                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          173                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          173                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3349999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3349999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.227632                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.227632                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19364.156069                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19364.156069                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 638280295500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 638280295500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999938                       # Cycle average of tags in use
system.l2.tags.total_refs                    64526602                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  57356972                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.125000                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.450316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.178639                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.271024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.366475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.009590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        4.400402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.010500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        3.740504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     9.562876                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.522661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.113610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.083851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.068756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.058445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.149420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 542707652                       # Number of tag accesses
system.l2.tags.data_accesses                542707652                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 638280295500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3363840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     533760320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        293056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     458273024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        280448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     402219200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        265984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     356710336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    252174976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2007341184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3363840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       293056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       280448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       265984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4203328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    330683264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       330683264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          52560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8340005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        7160516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6284675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        5573599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3940234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            31364706                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5166926                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5166926                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5270161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        836247529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           459134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        717980842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           439381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        630160766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           416720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        558861582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    395085009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3144921123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5270161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       459134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       439381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       416720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6585395                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      518084713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            518084713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      518084713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5270161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       836247529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          459134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       717980842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          439381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       630160766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          416720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       558861582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    395085009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3663005837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5150971.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     52560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8287560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   7138800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6261928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   5552577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3931050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000404917750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       319636                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       319636                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            50128570                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4854389                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    31364706                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5167296                       # Number of write requests accepted
system.mem_ctrls.readBursts                  31364706                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5167296                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 127114                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16325                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1875313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1875109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1827287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1789222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1835137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2200586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2178168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2106936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2124668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2309194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2129808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2034808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1748855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1754494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1709038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1738969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            322151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            320993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            320191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            327032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            334705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            338967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            333978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            329874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            336948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           352908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           339911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           294662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           294652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           292554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293715                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1332260529872                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               156187960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1917965379872                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42649.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61399.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10199506                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3217907                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 32.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.47                       # Row buffer hit rate for writes
=======
system.cpu0.dcache.tags.tag_accesses        442128646                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       442128646                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              366723                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2671727                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 569                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1762062                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4801081                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             366723                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2671727                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                569                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1762062                       # number of overall hits
system.l2.overall_hits::total                 4801081                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             50300                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          15085781                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5036                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          11354352                       # number of demand (read+write) misses
system.l2.demand_misses::total               26495469                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            50300                       # number of overall misses
system.l2.overall_misses::.cpu0.data         15085781                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5036                       # number of overall misses
system.l2.overall_misses::.cpu1.data         11354352                       # number of overall misses
system.l2.overall_misses::total              26495469                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4132442500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1538450840478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    440802000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1182525427478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2725549512456                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4132442500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1538450840478                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    440802000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1182525427478                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2725549512456                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          417023                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        17757508                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5605                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        13116414                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31296550                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         417023                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       17757508                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5605                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       13116414                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31296550                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.120617                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.849544                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.898483                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.865660                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.846594                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.120617                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.849544                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.898483                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.865660                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.846594                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82155.914513                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101980.191843                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87530.182685                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104147.328485                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102868.513573                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82155.914513                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101980.191843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87530.182685                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104147.328485                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102868.513573                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              17980                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       378                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      47.566138                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   9607185                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5130247                       # number of writebacks
system.l2.writebacks::total                   5130247                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          65134                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          51273                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              116521                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         65134                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         51273                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             116521                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        50273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     15020647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     11303079                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26378948                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        50273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     15020647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     11303079                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     10799499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         37178447                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3628085500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1384835016030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    387679502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1066836900023                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2455687681055                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3628085500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1384835016030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    387679502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1066836900023                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 871930971655                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3327618652710                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.120552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.845876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.882962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.861751                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.842871                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.120552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.845876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.882962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.861751                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.187941                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72167.674497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92195.430465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78334.916549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94384.627412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93092.707149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72167.674497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92195.430465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78334.916549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94384.627412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80738.094578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89503.971285                       # average overall mshr miss latency
system.l2.replacements                       62305371                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5522625                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5522625                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           35                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             35                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5522660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5522660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           35                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           35                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24740344                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24740344                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          118                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            118                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24740462                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24740462                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          118                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          118                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     10799499                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       10799499                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 871930971655                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 871930971655                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80738.094578                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80738.094578                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             748                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             746                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1494                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2940                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4074                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               7014                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     18634500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     19148500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     37783000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3688                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4820                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8508                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.797180                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.845228                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.824401                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6338.265306                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4700.171821                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5386.797833                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           99                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          156                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             255                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2841                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3918                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          6759                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     61825000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     85849999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    147674999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.770336                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.812863                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.794429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21761.703625                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21911.689382                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21848.646101                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           106                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            98                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                204                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          569                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          475                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1044                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3769500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2201000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5970500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          675                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          573                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1248                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.842963                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.828970                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.836538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6624.780316                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4633.684211                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5718.869732                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           20                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            27                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          549                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          468                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1017                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     11744000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      9626500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     21370500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.813333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.816754                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.814904                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21391.621129                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20569.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21013.274336                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           107530                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            73524                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                181054                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         163920                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         148825                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              312745                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  14809998000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  13681445000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28491443000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       271450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       222349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            493799                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.603868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.669331                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.633345                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90348.938507                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91929.749706                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91101.194264                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        39756                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        37986                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            77742                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       124164                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       110839                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         235003                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  11525249005                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10629869000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22155118005                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.457410                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.498491                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.475908                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92822.790865                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95903.689135                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94275.894372                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        366723                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           569                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             367292                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        50300                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5036                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            55336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4132442500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    440802000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4573244500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       417023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5605                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         422628                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.120617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.898483                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.130933                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82155.914513                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87530.182685                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82645.014096                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           27                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           87                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           114                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        50273                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4949                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        55222                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3628085500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    387679502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4015765002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.120552                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.882962                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.130663                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72167.674497                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78334.916549                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72720.383217                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2564197                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1688538                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4252735                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     14921861                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11205527                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        26127388                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1523640842478                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1168843982478                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2692484824956                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17486058                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     12894065                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30380123                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.853358                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.869045                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.860016                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102107.963777                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104309.594942                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103052.200433                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        25378                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        13287                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        38665                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     14896483                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11192240                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26088723                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1373309767025                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1056207031023                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2429516798048                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.851906                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.868015                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.858743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92190.201340                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94369.583839                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93125.171288                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          129                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               129                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          125                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             125                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2998000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2998000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          254                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           254                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.492126                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.492126                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data        23984                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total        23984                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           66                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           66                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           59                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           59                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1144000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1144000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.232283                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.232283                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19389.830508                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19389.830508                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999990                       # Cycle average of tags in use
system.l2.tags.total_refs                    72237652                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  62305630                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.159408                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.639361                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.097544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.669596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.335440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.255055                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.431865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.151087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.098991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.316485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 554863254                       # Number of tag accesses
system.l2.tags.data_accesses                554863254                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3217472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     961329024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        316736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     723399872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    687044736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2375307840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3217472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       316736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3534208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    328337984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       328337984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          50273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       15020766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       11303123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     10735074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            37114185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5130281                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5130281                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2931456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        875872176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           288580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        659093613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    625970248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2164156074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2931456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       288580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3220036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      299150548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            299150548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      299150548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2931456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       875872176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          288580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       659093613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    625970248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2463306622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5112377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     50273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  14933902.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  11256422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  10713170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000445728250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       310407                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       310407                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            65854503                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4816034                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    37114185                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5130399                       # Number of write requests accepted
system.mem_ctrls.readBursts                  37114185                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5130399                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 155469                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 18022                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2176042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2177713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2145742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2165229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2200129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2691150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2675703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2574189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2350141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2612795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2265892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2164487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2222672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2207506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2171367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2157959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            319725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            323425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            319464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            310596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            312466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            318669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            342617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            344380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            312753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            318990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           313301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           304084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           320199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           317558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           317976                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1203221526621                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               184793580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1896197451621                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32555.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51305.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 17797371                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3513639                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.73                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6              31364706                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6              37114185                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6              5167296                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3611547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4874987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4929342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4484627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3846875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3048259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2255676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1570333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1037332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  657887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 405219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 245258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 131267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  70395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  36780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  18230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   8339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    360                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6              5130399                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8825120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7904093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6151011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4753075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3559945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2310112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1411089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  856284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  513938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  305582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 169022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  93008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  50481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  27686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  15295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   7732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     30                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                   8809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 136957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 238494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 291063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 314036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 327054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 334704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 338463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 342308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 351403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 366011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 351941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 341963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 335552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 332731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 329761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 329636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  23886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     22971160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    101.382312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    81.227794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   114.778754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     18092333     78.76%     78.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3314621     14.43%     93.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       763710      3.32%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       378201      1.65%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       133406      0.58%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        79356      0.35%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        48156      0.21%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        31772      0.14%     99.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       129605      0.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     22971160                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       319636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      97.728601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     65.890398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     94.467667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         173250     54.20%     54.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        56851     17.79%     71.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        48264     15.10%     87.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        18547      5.80%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         9579      3.00%     95.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         6007      1.88%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         3867      1.21%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         2095      0.66%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          818      0.26%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          253      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           69      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           13      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        319636                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       319636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.115115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.106734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.550818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           303142     94.84%     94.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4228      1.32%     96.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6931      2.17%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3465      1.08%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1283      0.40%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              411      0.13%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              128      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               36      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        319636                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1999205888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8135296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               329662144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2007341184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            330706944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3132.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       516.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3144.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    518.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  638280182000                       # Total gap between requests
system.mem_ctrls.avgGap                      17471.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3363840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    530403840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       293056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    456883200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       280448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    400763392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       265984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    355364928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    251587200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    329662144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5270161.124690398574                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 830988898.982860803604                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 459133.709854591638                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 715803391.113771319389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 439380.632579781697                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 627879937.427897572517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 416719.741899035347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 556753718.554985523224                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 394164134.117469429970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 516484914.737588047981                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        52560                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8340005                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4579                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      7160516                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4382                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6284675                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      5573599                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3940234                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5167296                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1726575039                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 493292151177                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    215981521                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 441875704123                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    205880526                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 398147441348                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    178054762                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 358499365493                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 223824225883                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15967474703553                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32849.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59147.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47167.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61710.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46983.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     63352.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42842.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     64320.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56804.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3090102.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    36.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          81428515560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          43280301405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        111025814760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13233869280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      50385728640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     289375110240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1415330400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       590144670285                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        924.585444                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1337056399                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21313760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 615629479101                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          82585495440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          43895250795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        112010592120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13654199340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      50385728640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     288220758210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2387416320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       593139440865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        929.277380                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3868272135                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21313760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 613098263365                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                554                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          278                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    257247192.446043                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   660585225.774245                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          278    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        56000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2892096500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            278                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   566765576000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  71514719500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 638280295500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     98996131                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        98996131                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     98996131                       # number of overall hits
system.cpu1.icache.overall_hits::total       98996131                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6809                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6809                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6809                       # number of overall misses
system.cpu1.icache.overall_misses::total         6809                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    572322999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    572322999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    572322999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    572322999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     99002940                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     99002940                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     99002940                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     99002940                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000069                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000069                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 84053.899104                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 84053.899104                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 84053.899104                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 84053.899104                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1264                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    66.526316                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         6272                       # number of writebacks
system.cpu1.icache.writebacks::total             6272                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          537                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          537                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          537                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          537                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         6272                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6272                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         6272                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6272                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    530819999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    530819999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    530819999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    530819999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 84633.290657                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 84633.290657                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 84633.290657                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 84633.290657                       # average overall mshr miss latency
system.cpu1.icache.replacements                  6272                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     98996131                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       98996131                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6809                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6809                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    572322999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    572322999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     99002940                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     99002940                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000069                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 84053.899104                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 84053.899104                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          537                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          537                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         6272                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6272                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    530819999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    530819999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 84633.290657                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 84633.290657                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 638280295500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           99923296                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6304                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         15850.776650                       # Average number of references to valid blocks.
=======
system.mem_ctrls.wrQLenPdf::15                  45875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  56577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 216148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 278446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 301443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 313788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 321627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 326248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 330015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 334045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 353067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 324810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 319388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 316195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 314119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 313303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 313053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     20760079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    129.698392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.213013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   164.241361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     14970444     72.11%     72.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3079690     14.83%     86.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1268514      6.11%     93.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       574008      2.76%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       240296      1.16%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       161268      0.78%     97.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       101646      0.49%     98.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        72337      0.35%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       291876      1.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     20760079                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       310407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     119.065224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     80.823586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    113.662139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         146574     47.22%     47.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        59172     19.06%     66.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        44427     14.31%     80.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        24323      7.84%     88.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        15114      4.87%     93.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         8404      2.71%     96.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         5137      1.65%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         3210      1.03%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         2008      0.65%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639         1083      0.35%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          562      0.18%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          239      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           83      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           42      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           18      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        310407                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       310407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.469896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.440304                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.033801                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           246779     79.50%     79.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            10925      3.52%     83.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            32400     10.44%     93.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            14199      4.57%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4285      1.38%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1202      0.39%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              350      0.11%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              126      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               48      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               27      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               15      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               17      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               11      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               19      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        310407                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2365357824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9950016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               327191744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2375307840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            328345536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2155.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       298.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2164.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    299.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1097567596000                       # Total gap between requests
system.mem_ctrls.avgGap                      25981.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3217472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    955769728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       316736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    720411008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    685642880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    327191744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2931456.484762596432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 870807070.608658909798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 288579.916517615609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 656370442.725207448006                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 624693009.545165538788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 298106202.543358087540                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        50273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     15020766                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4949                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     11303123                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     10735074                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5130399                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1552376063                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 762989707248                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    181504272                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 598768210211                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 532705653827                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 26917387514086                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30878.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50795.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36674.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52973.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49622.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5246646.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          73122325080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          38865445080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        129611127660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13159771380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      86640883680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     494692863120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4882539360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       840974955360                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        766.216920                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8596632369                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  36650120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1052320964131                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          75104624700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          39919054725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        134274104580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13526805240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      86640883680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     496266490620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3557379360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       849289342905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        773.792204                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5118273883                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  36650120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1055799322617                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                396                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          199                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1399577861.809045                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3138405217.651230                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          199    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  10868784500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            199                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   819051722000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 278515994500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    164233888                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       164233888                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    164233888                       # number of overall hits
system.cpu1.icache.overall_hits::total      164233888                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6008                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6008                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6008                       # number of overall misses
system.cpu1.icache.overall_misses::total         6008                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    483645500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    483645500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    483645500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    483645500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    164239896                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    164239896                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    164239896                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    164239896                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 80500.249667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 80500.249667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 80500.249667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 80500.249667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5605                       # number of writebacks
system.cpu1.icache.writebacks::total             5605                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          403                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          403                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          403                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          403                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5605                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5605                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5605                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5605                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    456007500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    456007500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    456007500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    456007500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 81357.270294                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 81357.270294                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 81357.270294                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 81357.270294                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5605                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    164233888                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      164233888                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6008                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6008                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    483645500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    483645500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    164239896                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    164239896                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 80500.249667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 80500.249667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          403                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          403                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5605                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5605                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    456007500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    456007500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 81357.270294                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 81357.270294                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          164906491                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5637                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         29254.300337                       # Average number of references to valid blocks.
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
<<<<<<< HEAD
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        198012152                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       198012152                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 638280295500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     80527891                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        80527891                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     80527891                       # number of overall hits
system.cpu1.dcache.overall_hits::total       80527891                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17777213                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17777213                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17777213                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17777213                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1601954024558                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1601954024558                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1601954024558                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1601954024558                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     98305104                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     98305104                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     98305104                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     98305104                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.180837                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.180837                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.180837                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.180837                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 90112.776652                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90112.776652                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 90112.776652                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90112.776652                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     88080803                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       258332                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1102162                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3584                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.916385                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.079241                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7927139                       # number of writebacks
system.cpu1.dcache.writebacks::total          7927139                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9841300                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9841300                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9841300                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9841300                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7935913                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7935913                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7935913                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7935913                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 834994456680                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 834994456680                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 834994456680                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 834994456680                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.080727                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.080727                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.080727                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.080727                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 105217.188833                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 105217.188833                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 105217.188833                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 105217.188833                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7927139                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     79115897                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       79115897                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     16178583                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     16178583                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1446124654000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1446124654000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     95294480                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     95294480                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.169775                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.169775                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 89385.124396                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89385.124396                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8359719                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8359719                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7818864                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7818864                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 820862804000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 820862804000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.082049                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.082049                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104984.919037                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104984.919037                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1411994                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1411994                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1598630                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1598630                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 155829370558                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 155829370558                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3010624                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3010624                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.530996                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.530996                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 97476.821127                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97476.821127                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1481581                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1481581                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       117049                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       117049                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  14131652680                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  14131652680                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.038879                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038879                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 120732.792933                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 120732.792933                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1444701                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1444701                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3847                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3847                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    106961000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    106961000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1448548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1448548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002656                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002656                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27803.743177                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27803.743177                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          385                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          385                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3462                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3462                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     94235500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     94235500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002390                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002390                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 27219.959561                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27219.959561                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1446339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1446339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1750                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1750                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     34831500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     34831500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1448089                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1448089                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001208                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001208                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 19903.714286                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 19903.714286                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1732                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1732                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     33165500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     33165500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001196                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001196                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 19148.672055                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 19148.672055                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1364000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1364000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1298000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1298000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          340                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            340                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1332                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1332                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     85287998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     85287998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1672                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1672                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.796651                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.796651                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 64030.028529                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 64030.028529                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1332                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1332                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     83955998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     83955998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.796651                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.796651                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 63030.028529                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 63030.028529                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 638280295500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.962341                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           91390001                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7932764                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.520575                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.962341                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998823                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998823                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        210339562                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       210339562                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 638280295500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30541741                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10644701                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25533230                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        52189520                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6836669                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23705                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6049                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          29754                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          204                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          204                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           498715                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          498715                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        420569                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30121173                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          760                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          760                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1207905                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28684360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        18816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23802776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        17976                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     20775897                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     18580331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93105068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     51537216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1222856384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       802816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1014497664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       766976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    885472896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       725632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    791834624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3968494208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        64241404                       # Total snoops (count)
system.tol2bus.snoopTraffic                 333495808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         95265808                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.326109                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.560352                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               67079102     70.41%     70.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1               26637682     27.96%     98.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 494756      0.52%     98.89% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 777257      0.82%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 277011      0.29%    100.00% # Request fanout histogram
=======
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        328485397                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       328485397                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    151563963                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       151563963                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    151563963                       # number of overall hits
system.cpu1.dcache.overall_hits::total      151563963                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     32020831                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      32020831                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     32020831                       # number of overall misses
system.cpu1.dcache.overall_misses::total     32020831                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2479184804015                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2479184804015                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2479184804015                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2479184804015                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    183584794                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    183584794                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    183584794                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    183584794                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.174420                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.174420                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.174420                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.174420                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77424.124440                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77424.124440                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77424.124440                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77424.124440                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    148693193                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       376803                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2129824                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5881                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.814780                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    64.071246                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     13118852                       # number of writebacks
system.cpu1.dcache.writebacks::total         13118852                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     18900196                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     18900196                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     18900196                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     18900196                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     13120635                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     13120635                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     13120635                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     13120635                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1227747524682                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1227747524682                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1227747524682                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1227747524682                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.071469                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.071469                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.071469                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.071469                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93573.788516                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93573.788516                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93573.788516                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93573.788516                       # average overall mshr miss latency
system.cpu1.dcache.replacements              13118852                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    147959099                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      147959099                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     29713518                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     29713518                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2319478991500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2319478991500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    177672617                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    177672617                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.167237                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.167237                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78061.405974                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78061.405974                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     16816860                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     16816860                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     12896658                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     12896658                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1212930575500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1212930575500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.072587                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.072587                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94049.991517                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94049.991517                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3604864                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3604864                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2307313                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2307313                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 159705812515                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 159705812515                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5912177                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5912177                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.390265                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.390265                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69217.229095                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69217.229095                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2083336                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2083336                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       223977                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       223977                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  14816949182                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  14816949182                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037884                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037884                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 66153.887149                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66153.887149                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2177026                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2177026                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         7843                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7843                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    183854500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    183854500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2184869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2184869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003590                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003590                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 23441.858983                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23441.858983                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1066                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1066                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6777                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6777                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    156973500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    156973500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003102                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003102                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23162.682603                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23162.682603                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2183482                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2183482                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1088                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1088                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     18941000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     18941000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2184570                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2184570                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000498                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000498                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 17409.007353                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17409.007353                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1060                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1060                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     17885000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     17885000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000485                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000485                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 16872.641509                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 16872.641509                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       134000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       134000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       130000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       130000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          505                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            505                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1858                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1858                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    137961000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    137961000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         2363                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         2363                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.786289                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.786289                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 74252.421959                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 74252.421959                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1858                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1858                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    136103000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    136103000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.786289                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.786289                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 73252.421959                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 73252.421959                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.993441                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          169073751                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         13124182                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.882612                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.993441                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999795                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999795                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        389037342                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       389037342                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30818895                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10652907                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25779655                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        57175132                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         18481298                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9318                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2201                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11519                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           494142                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          494142                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        422628                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30396267                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          254                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          254                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1251069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     53294779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     39371034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93933697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     53378944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2273174272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       717440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1679057024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4006327680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        80804939                       # Total snoops (count)
system.tol2bus.snoopTraffic                 329391744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        112111540                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.242600                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.437206                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               85328295     76.11%     76.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1               26368234     23.52%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 415011      0.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           95265808                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62055027583                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       10405812937                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9359585                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        9307377086                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8823243                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14358989976                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         604099179                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11915002345                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           9788575                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
=======
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          112111540                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62615960893                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       26661379554                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         625684699                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       19698015112                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8455404                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7503                       # Layer occupancy (ticks)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
