#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002bbd5b99f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000002bbd5e04ff0_0 .net "PC", 31 0, L_000002bbd5e81820;  1 drivers
v000002bbd5e04550_0 .net "cycles_consumed", 31 0, v000002bbd5e059f0_0;  1 drivers
v000002bbd5e065d0_0 .var "input_clk", 0 0;
v000002bbd5e04d70_0 .var "rst", 0 0;
S_000002bbd5b1d800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000002bbd5b99f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000002bbd5d41940 .functor NOR 1, v000002bbd5e065d0_0, v000002bbd5de97e0_0, C4<0>, C4<0>;
L_000002bbd5d41320 .functor AND 1, v000002bbd5dd17a0_0, v000002bbd5dd15c0_0, C4<1>, C4<1>;
L_000002bbd5d41e80 .functor AND 1, L_000002bbd5d41320, L_000002bbd5e04e10, C4<1>, C4<1>;
L_000002bbd5d419b0 .functor AND 1, v000002bbd5dc1740_0, v000002bbd5dc08e0_0, C4<1>, C4<1>;
L_000002bbd5d41a20 .functor AND 1, L_000002bbd5d419b0, L_000002bbd5e05130, C4<1>, C4<1>;
L_000002bbd5d41fd0 .functor AND 1, v000002bbd5dead20_0, v000002bbd5deaf00_0, C4<1>, C4<1>;
L_000002bbd5d420b0 .functor AND 1, L_000002bbd5d41fd0, L_000002bbd5e051d0, C4<1>, C4<1>;
L_000002bbd5d42120 .functor AND 1, v000002bbd5dd17a0_0, v000002bbd5dd15c0_0, C4<1>, C4<1>;
L_000002bbd5d41080 .functor AND 1, L_000002bbd5d42120, L_000002bbd5e05310, C4<1>, C4<1>;
L_000002bbd5d412b0 .functor AND 1, v000002bbd5dc1740_0, v000002bbd5dc08e0_0, C4<1>, C4<1>;
L_000002bbd5d42190 .functor AND 1, L_000002bbd5d412b0, L_000002bbd5e05e50, C4<1>, C4<1>;
L_000002bbd5d42200 .functor AND 1, v000002bbd5dead20_0, v000002bbd5deaf00_0, C4<1>, C4<1>;
L_000002bbd5d42270 .functor AND 1, L_000002bbd5d42200, L_000002bbd5e06030, C4<1>, C4<1>;
L_000002bbd5e08740 .functor NOT 1, L_000002bbd5d41940, C4<0>, C4<0>, C4<0>;
L_000002bbd5e09070 .functor NOT 1, L_000002bbd5d41940, C4<0>, C4<0>, C4<0>;
L_000002bbd5e1c730 .functor NOT 1, L_000002bbd5d41940, C4<0>, C4<0>, C4<0>;
L_000002bbd5e1d290 .functor NOT 1, L_000002bbd5d41940, C4<0>, C4<0>, C4<0>;
L_000002bbd5e1d140 .functor NOT 1, L_000002bbd5d41940, C4<0>, C4<0>, C4<0>;
L_000002bbd5e81820 .functor BUFZ 32, v000002bbd5de7c60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002bbd5dec440_0 .net "EX1_ALU_OPER1", 31 0, L_000002bbd5e092a0;  1 drivers
v000002bbd5decc60_0 .net "EX1_ALU_OPER2", 31 0, L_000002bbd5e1cc00;  1 drivers
v000002bbd5dedb60_0 .net "EX1_PC", 31 0, v000002bbd5dcfc20_0;  1 drivers
v000002bbd5dee240_0 .net "EX1_PFC", 31 0, v000002bbd5dd0120_0;  1 drivers
v000002bbd5dedde0_0 .net "EX1_PFC_to_IF", 31 0, L_000002bbd5e01df0;  1 drivers
v000002bbd5decd00_0 .net "EX1_forward_to_B", 31 0, v000002bbd5dcd9c0_0;  1 drivers
v000002bbd5ded700_0 .net "EX1_is_beq", 0 0, v000002bbd5dcedc0_0;  1 drivers
v000002bbd5dec300_0 .net "EX1_is_bne", 0 0, v000002bbd5dcdf60_0;  1 drivers
v000002bbd5debd60_0 .net "EX1_is_jal", 0 0, v000002bbd5dcfae0_0;  1 drivers
v000002bbd5dee060_0 .net "EX1_is_jr", 0 0, v000002bbd5dce500_0;  1 drivers
v000002bbd5decb20_0 .net "EX1_is_oper2_immed", 0 0, v000002bbd5dcdc40_0;  1 drivers
v000002bbd5debe00_0 .net "EX1_memread", 0 0, v000002bbd5dcdce0_0;  1 drivers
v000002bbd5decf80_0 .net "EX1_memwrite", 0 0, v000002bbd5dcfe00_0;  1 drivers
v000002bbd5ded8e0_0 .net "EX1_opcode", 11 0, v000002bbd5dcea00_0;  1 drivers
v000002bbd5dec6c0_0 .net "EX1_predicted", 0 0, v000002bbd5dcf180_0;  1 drivers
v000002bbd5dee2e0_0 .net "EX1_rd_ind", 4 0, v000002bbd5dce820_0;  1 drivers
v000002bbd5dec8a0_0 .net "EX1_rd_indzero", 0 0, v000002bbd5dcdd80_0;  1 drivers
v000002bbd5dec3a0_0 .net "EX1_regwrite", 0 0, v000002bbd5dcfb80_0;  1 drivers
v000002bbd5debcc0_0 .net "EX1_rs1", 31 0, v000002bbd5dce3c0_0;  1 drivers
v000002bbd5debea0_0 .net "EX1_rs1_ind", 4 0, v000002bbd5dcde20_0;  1 drivers
v000002bbd5dece40_0 .net "EX1_rs2", 31 0, v000002bbd5dcef00_0;  1 drivers
v000002bbd5ded340_0 .net "EX1_rs2_ind", 4 0, v000002bbd5dcf0e0_0;  1 drivers
v000002bbd5dec760_0 .net "EX1_rs2_out", 31 0, L_000002bbd5e1cab0;  1 drivers
v000002bbd5dec800_0 .net "EX2_ALU_OPER1", 31 0, v000002bbd5dd0940_0;  1 drivers
v000002bbd5dec4e0_0 .net "EX2_ALU_OPER2", 31 0, v000002bbd5dd0a80_0;  1 drivers
v000002bbd5dec580_0 .net "EX2_ALU_OUT", 31 0, L_000002bbd5e03970;  1 drivers
v000002bbd5ded480_0 .net "EX2_PC", 31 0, v000002bbd5dd0620_0;  1 drivers
v000002bbd5dec620_0 .net "EX2_PFC_to_IF", 31 0, v000002bbd5dd0da0_0;  1 drivers
v000002bbd5deca80_0 .net "EX2_forward_to_B", 31 0, v000002bbd5dd0bc0_0;  1 drivers
v000002bbd5ded160_0 .net "EX2_is_beq", 0 0, v000002bbd5dd1200_0;  1 drivers
v000002bbd5dedf20_0 .net "EX2_is_bne", 0 0, v000002bbd5dd0300_0;  1 drivers
v000002bbd5dec940_0 .net "EX2_is_jal", 0 0, v000002bbd5dd0ee0_0;  1 drivers
v000002bbd5ded020_0 .net "EX2_is_jr", 0 0, v000002bbd5dd0760_0;  1 drivers
v000002bbd5dee100_0 .net "EX2_is_oper2_immed", 0 0, v000002bbd5dd0c60_0;  1 drivers
v000002bbd5dec9e0_0 .net "EX2_memread", 0 0, v000002bbd5dd1480_0;  1 drivers
v000002bbd5ded840_0 .net "EX2_memwrite", 0 0, v000002bbd5dd0d00_0;  1 drivers
v000002bbd5decbc0_0 .net "EX2_opcode", 11 0, v000002bbd5dd0f80_0;  1 drivers
v000002bbd5decda0_0 .net "EX2_predicted", 0 0, v000002bbd5dd1020_0;  1 drivers
v000002bbd5ded0c0_0 .net "EX2_rd_ind", 4 0, v000002bbd5dd1520_0;  1 drivers
v000002bbd5ded200_0 .net "EX2_rd_indzero", 0 0, v000002bbd5dd15c0_0;  1 drivers
v000002bbd5debb80_0 .net "EX2_regwrite", 0 0, v000002bbd5dd17a0_0;  1 drivers
v000002bbd5ded2a0_0 .net "EX2_rs1", 31 0, v000002bbd5dd1840_0;  1 drivers
v000002bbd5dedca0_0 .net "EX2_rs1_ind", 4 0, v000002bbd5dd01c0_0;  1 drivers
v000002bbd5ded3e0_0 .net "EX2_rs2_ind", 4 0, v000002bbd5dd0260_0;  1 drivers
v000002bbd5ded520_0 .net "EX2_rs2_out", 31 0, v000002bbd5dd03a0_0;  1 drivers
v000002bbd5ded980_0 .net "ID_INST", 31 0, v000002bbd5dd9f50_0;  1 drivers
v000002bbd5debf40_0 .net "ID_PC", 31 0, v000002bbd5dda090_0;  1 drivers
v000002bbd5ded5c0_0 .net "ID_PFC_to_EX", 31 0, L_000002bbd5e013f0;  1 drivers
v000002bbd5deda20_0 .net "ID_PFC_to_IF", 31 0, L_000002bbd5dffd70;  1 drivers
v000002bbd5ded660_0 .net "ID_forward_to_B", 31 0, L_000002bbd5dffa50;  1 drivers
v000002bbd5ded7a0_0 .net "ID_is_beq", 0 0, L_000002bbd5e01030;  1 drivers
v000002bbd5debfe0_0 .net "ID_is_bne", 0 0, L_000002bbd5dff7d0;  1 drivers
v000002bbd5dedd40_0 .net "ID_is_j", 0 0, L_000002bbd5e015d0;  1 drivers
v000002bbd5dede80_0 .net "ID_is_jal", 0 0, L_000002bbd5e01670;  1 drivers
v000002bbd5dedfc0_0 .net "ID_is_jr", 0 0, L_000002bbd5e01490;  1 drivers
v000002bbd5dee1a0_0 .net "ID_is_oper2_immed", 0 0, L_000002bbd5e08900;  1 drivers
v000002bbd5debc20_0 .net "ID_memread", 0 0, L_000002bbd5e01a30;  1 drivers
v000002bbd5dec080_0 .net "ID_memwrite", 0 0, L_000002bbd5dff690;  1 drivers
v000002bbd5dec260_0 .net "ID_opcode", 11 0, v000002bbd5de6cc0_0;  1 drivers
v000002bbd5dec1c0_0 .net "ID_predicted", 0 0, v000002bbd5dd3150_0;  1 drivers
v000002bbd5dee4c0_0 .net "ID_rd_ind", 4 0, v000002bbd5de9240_0;  1 drivers
v000002bbd5dee6a0_0 .net "ID_regwrite", 0 0, L_000002bbd5e018f0;  1 drivers
v000002bbd5dee9c0_0 .net "ID_rs1", 31 0, v000002bbd5dd7570_0;  1 drivers
v000002bbd5deea60_0 .net "ID_rs1_ind", 4 0, v000002bbd5de8ac0_0;  1 drivers
v000002bbd5dee7e0_0 .net "ID_rs2", 31 0, v000002bbd5dd77f0_0;  1 drivers
v000002bbd5dee380_0 .net "ID_rs2_ind", 4 0, v000002bbd5de7120_0;  1 drivers
v000002bbd5dee740_0 .net "IF_INST", 31 0, L_000002bbd5e08f90;  1 drivers
v000002bbd5dee920_0 .net "IF_pc", 31 0, v000002bbd5de7c60_0;  1 drivers
v000002bbd5dee420_0 .net "MEM_ALU_OUT", 31 0, v000002bbd5dc0480_0;  1 drivers
v000002bbd5dee880_0 .net "MEM_Data_mem_out", 31 0, v000002bbd5deb2c0_0;  1 drivers
v000002bbd5dee560_0 .net "MEM_memread", 0 0, v000002bbd5dc0ac0_0;  1 drivers
v000002bbd5dee600_0 .net "MEM_memwrite", 0 0, v000002bbd5dc0e80_0;  1 drivers
v000002bbd5e06850_0 .net "MEM_opcode", 11 0, v000002bbd5dc1240_0;  1 drivers
v000002bbd5e06710_0 .net "MEM_rd_ind", 4 0, v000002bbd5dc1a60_0;  1 drivers
v000002bbd5e05f90_0 .net "MEM_rd_indzero", 0 0, v000002bbd5dc08e0_0;  1 drivers
v000002bbd5e05ef0_0 .net "MEM_regwrite", 0 0, v000002bbd5dc1740_0;  1 drivers
v000002bbd5e05090_0 .net "MEM_rs2", 31 0, v000002bbd5dc03e0_0;  1 drivers
v000002bbd5e05bd0_0 .net "PC", 31 0, L_000002bbd5e81820;  alias, 1 drivers
v000002bbd5e054f0_0 .net "STALL_ID1_FLUSH", 0 0, v000002bbd5dd4550_0;  1 drivers
v000002bbd5e067b0_0 .net "STALL_ID2_FLUSH", 0 0, v000002bbd5dd31f0_0;  1 drivers
v000002bbd5e05c70_0 .net "STALL_IF_FLUSH", 0 0, v000002bbd5dd6530_0;  1 drivers
v000002bbd5e045f0_0 .net "WB_ALU_OUT", 31 0, v000002bbd5de9560_0;  1 drivers
v000002bbd5e04eb0_0 .net "WB_Data_mem_out", 31 0, v000002bbd5deabe0_0;  1 drivers
v000002bbd5e06cb0_0 .net "WB_memread", 0 0, v000002bbd5de9e20_0;  1 drivers
v000002bbd5e04730_0 .net "WB_rd_ind", 4 0, v000002bbd5de9600_0;  1 drivers
v000002bbd5e05950_0 .net "WB_rd_indzero", 0 0, v000002bbd5deaf00_0;  1 drivers
v000002bbd5e04af0_0 .net "WB_regwrite", 0 0, v000002bbd5dead20_0;  1 drivers
v000002bbd5e058b0_0 .net "Wrong_prediction", 0 0, L_000002bbd5e1d1b0;  1 drivers
v000002bbd5e06670_0 .net *"_ivl_1", 0 0, L_000002bbd5d41320;  1 drivers
v000002bbd5e060d0_0 .net *"_ivl_13", 0 0, L_000002bbd5d41fd0;  1 drivers
v000002bbd5e06990_0 .net *"_ivl_14", 0 0, L_000002bbd5e051d0;  1 drivers
v000002bbd5e06b70_0 .net *"_ivl_19", 0 0, L_000002bbd5d42120;  1 drivers
v000002bbd5e06350_0 .net *"_ivl_2", 0 0, L_000002bbd5e04e10;  1 drivers
v000002bbd5e06a30_0 .net *"_ivl_20", 0 0, L_000002bbd5e05310;  1 drivers
v000002bbd5e05590_0 .net *"_ivl_25", 0 0, L_000002bbd5d412b0;  1 drivers
v000002bbd5e06210_0 .net *"_ivl_26", 0 0, L_000002bbd5e05e50;  1 drivers
v000002bbd5e05450_0 .net *"_ivl_31", 0 0, L_000002bbd5d42200;  1 drivers
v000002bbd5e06170_0 .net *"_ivl_32", 0 0, L_000002bbd5e06030;  1 drivers
v000002bbd5e04910_0 .net *"_ivl_40", 31 0, L_000002bbd5dff910;  1 drivers
L_000002bbd5e20c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5e05630_0 .net *"_ivl_43", 26 0, L_000002bbd5e20c58;  1 drivers
L_000002bbd5e20ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5e06ad0_0 .net/2u *"_ivl_44", 31 0, L_000002bbd5e20ca0;  1 drivers
v000002bbd5e05770_0 .net *"_ivl_52", 31 0, L_000002bbd5e73eb0;  1 drivers
L_000002bbd5e20d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5e056d0_0 .net *"_ivl_55", 26 0, L_000002bbd5e20d30;  1 drivers
L_000002bbd5e20d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5e05810_0 .net/2u *"_ivl_56", 31 0, L_000002bbd5e20d78;  1 drivers
v000002bbd5e062b0_0 .net *"_ivl_7", 0 0, L_000002bbd5d419b0;  1 drivers
v000002bbd5e04b90_0 .net *"_ivl_8", 0 0, L_000002bbd5e05130;  1 drivers
v000002bbd5e053b0_0 .net "alu_selA", 1 0, L_000002bbd5e05270;  1 drivers
v000002bbd5e04690_0 .net "alu_selB", 1 0, L_000002bbd5e06d50;  1 drivers
v000002bbd5e047d0_0 .net "clk", 0 0, L_000002bbd5d41940;  1 drivers
v000002bbd5e059f0_0 .var "cycles_consumed", 31 0;
v000002bbd5e04870_0 .net "exhaz", 0 0, L_000002bbd5d41a20;  1 drivers
v000002bbd5e04a50_0 .net "exhaz2", 0 0, L_000002bbd5d42190;  1 drivers
v000002bbd5e04f50_0 .net "hlt", 0 0, v000002bbd5de97e0_0;  1 drivers
v000002bbd5e049b0_0 .net "idhaz", 0 0, L_000002bbd5d41e80;  1 drivers
v000002bbd5e068f0_0 .net "idhaz2", 0 0, L_000002bbd5d41080;  1 drivers
v000002bbd5e06c10_0 .net "if_id_write", 0 0, v000002bbd5dd6990_0;  1 drivers
v000002bbd5e05a90_0 .net "input_clk", 0 0, v000002bbd5e065d0_0;  1 drivers
v000002bbd5e063f0_0 .net "is_branch_and_taken", 0 0, L_000002bbd5e07940;  1 drivers
v000002bbd5e05b30_0 .net "memhaz", 0 0, L_000002bbd5d420b0;  1 drivers
v000002bbd5e04c30_0 .net "memhaz2", 0 0, L_000002bbd5d42270;  1 drivers
v000002bbd5e06490_0 .net "pc_src", 2 0, L_000002bbd5e00bd0;  1 drivers
v000002bbd5e05d10_0 .net "pc_write", 0 0, v000002bbd5dd5e50_0;  1 drivers
v000002bbd5e04cd0_0 .net "rst", 0 0, v000002bbd5e04d70_0;  1 drivers
v000002bbd5e06530_0 .net "store_rs2_forward", 1 0, L_000002bbd5e06df0;  1 drivers
v000002bbd5e05db0_0 .net "wdata_to_reg_file", 31 0, L_000002bbd5e1d300;  1 drivers
E_000002bbd5d5b790/0 .event negedge, v000002bbd5dd2890_0;
E_000002bbd5d5b790/1 .event posedge, v000002bbd5dc0ca0_0;
E_000002bbd5d5b790 .event/or E_000002bbd5d5b790/0, E_000002bbd5d5b790/1;
L_000002bbd5e04e10 .cmp/eq 5, v000002bbd5dd1520_0, v000002bbd5dcde20_0;
L_000002bbd5e05130 .cmp/eq 5, v000002bbd5dc1a60_0, v000002bbd5dcde20_0;
L_000002bbd5e051d0 .cmp/eq 5, v000002bbd5de9600_0, v000002bbd5dcde20_0;
L_000002bbd5e05310 .cmp/eq 5, v000002bbd5dd1520_0, v000002bbd5dcf0e0_0;
L_000002bbd5e05e50 .cmp/eq 5, v000002bbd5dc1a60_0, v000002bbd5dcf0e0_0;
L_000002bbd5e06030 .cmp/eq 5, v000002bbd5de9600_0, v000002bbd5dcf0e0_0;
L_000002bbd5dff910 .concat [ 5 27 0 0], v000002bbd5de9240_0, L_000002bbd5e20c58;
L_000002bbd5dff9b0 .cmp/ne 32, L_000002bbd5dff910, L_000002bbd5e20ca0;
L_000002bbd5e73eb0 .concat [ 5 27 0 0], v000002bbd5dd1520_0, L_000002bbd5e20d30;
L_000002bbd5e73870 .cmp/ne 32, L_000002bbd5e73eb0, L_000002bbd5e20d78;
S_000002bbd5b1d990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000002bbd5b1d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000002bbd5d40ec0 .functor NOT 1, L_000002bbd5d41a20, C4<0>, C4<0>, C4<0>;
L_000002bbd5d41470 .functor AND 1, L_000002bbd5d420b0, L_000002bbd5d40ec0, C4<1>, C4<1>;
L_000002bbd5d40f30 .functor OR 1, L_000002bbd5d41e80, L_000002bbd5d41470, C4<0>, C4<0>;
L_000002bbd5d40fa0 .functor OR 1, L_000002bbd5d41e80, L_000002bbd5d41a20, C4<0>, C4<0>;
v000002bbd5d66840_0 .net *"_ivl_12", 0 0, L_000002bbd5d40fa0;  1 drivers
v000002bbd5d67240_0 .net *"_ivl_2", 0 0, L_000002bbd5d40ec0;  1 drivers
v000002bbd5d67b00_0 .net *"_ivl_5", 0 0, L_000002bbd5d41470;  1 drivers
v000002bbd5d672e0_0 .net *"_ivl_7", 0 0, L_000002bbd5d40f30;  1 drivers
v000002bbd5d66980_0 .net "alu_selA", 1 0, L_000002bbd5e05270;  alias, 1 drivers
v000002bbd5d67420_0 .net "exhaz", 0 0, L_000002bbd5d41a20;  alias, 1 drivers
v000002bbd5d674c0_0 .net "idhaz", 0 0, L_000002bbd5d41e80;  alias, 1 drivers
v000002bbd5d67560_0 .net "memhaz", 0 0, L_000002bbd5d420b0;  alias, 1 drivers
L_000002bbd5e05270 .concat8 [ 1 1 0 0], L_000002bbd5d40f30, L_000002bbd5d40fa0;
S_000002bbd5b169c0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000002bbd5b1d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000002bbd5d41160 .functor NOT 1, L_000002bbd5d42190, C4<0>, C4<0>, C4<0>;
L_000002bbd5d40a60 .functor AND 1, L_000002bbd5d42270, L_000002bbd5d41160, C4<1>, C4<1>;
L_000002bbd5d41400 .functor OR 1, L_000002bbd5d41080, L_000002bbd5d40a60, C4<0>, C4<0>;
L_000002bbd5d40750 .functor NOT 1, v000002bbd5dcdc40_0, C4<0>, C4<0>, C4<0>;
L_000002bbd5d40ad0 .functor AND 1, L_000002bbd5d41400, L_000002bbd5d40750, C4<1>, C4<1>;
L_000002bbd5d40b40 .functor OR 1, L_000002bbd5d41080, L_000002bbd5d42190, C4<0>, C4<0>;
L_000002bbd5d40bb0 .functor NOT 1, v000002bbd5dcdc40_0, C4<0>, C4<0>, C4<0>;
L_000002bbd5d40c90 .functor AND 1, L_000002bbd5d40b40, L_000002bbd5d40bb0, C4<1>, C4<1>;
v000002bbd5d679c0_0 .net "EX1_is_oper2_immed", 0 0, v000002bbd5dcdc40_0;  alias, 1 drivers
v000002bbd5d68460_0 .net *"_ivl_11", 0 0, L_000002bbd5d40ad0;  1 drivers
v000002bbd5d67740_0 .net *"_ivl_16", 0 0, L_000002bbd5d40b40;  1 drivers
v000002bbd5d677e0_0 .net *"_ivl_17", 0 0, L_000002bbd5d40bb0;  1 drivers
v000002bbd5d67ce0_0 .net *"_ivl_2", 0 0, L_000002bbd5d41160;  1 drivers
v000002bbd5d67880_0 .net *"_ivl_20", 0 0, L_000002bbd5d40c90;  1 drivers
v000002bbd5d67ba0_0 .net *"_ivl_5", 0 0, L_000002bbd5d40a60;  1 drivers
v000002bbd5d67c40_0 .net *"_ivl_7", 0 0, L_000002bbd5d41400;  1 drivers
v000002bbd5d67d80_0 .net *"_ivl_8", 0 0, L_000002bbd5d40750;  1 drivers
v000002bbd5d67e20_0 .net "alu_selB", 1 0, L_000002bbd5e06d50;  alias, 1 drivers
v000002bbd5d67ec0_0 .net "exhaz", 0 0, L_000002bbd5d42190;  alias, 1 drivers
v000002bbd5d67f60_0 .net "idhaz", 0 0, L_000002bbd5d41080;  alias, 1 drivers
v000002bbd5d680a0_0 .net "memhaz", 0 0, L_000002bbd5d42270;  alias, 1 drivers
L_000002bbd5e06d50 .concat8 [ 1 1 0 0], L_000002bbd5d40ad0, L_000002bbd5d40c90;
S_000002bbd5b16b50 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000002bbd5b1d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000002bbd5d42580 .functor NOT 1, L_000002bbd5d42190, C4<0>, C4<0>, C4<0>;
L_000002bbd5d42430 .functor AND 1, L_000002bbd5d42270, L_000002bbd5d42580, C4<1>, C4<1>;
L_000002bbd5d424a0 .functor OR 1, L_000002bbd5d41080, L_000002bbd5d42430, C4<0>, C4<0>;
L_000002bbd5d42350 .functor OR 1, L_000002bbd5d41080, L_000002bbd5d42190, C4<0>, C4<0>;
v000002bbd5d68280_0 .net *"_ivl_12", 0 0, L_000002bbd5d42350;  1 drivers
v000002bbd5d66b60_0 .net *"_ivl_2", 0 0, L_000002bbd5d42580;  1 drivers
v000002bbd5d68500_0 .net *"_ivl_5", 0 0, L_000002bbd5d42430;  1 drivers
v000002bbd5d685a0_0 .net *"_ivl_7", 0 0, L_000002bbd5d424a0;  1 drivers
v000002bbd5d66a20_0 .net "exhaz", 0 0, L_000002bbd5d42190;  alias, 1 drivers
v000002bbd5d66ac0_0 .net "idhaz", 0 0, L_000002bbd5d41080;  alias, 1 drivers
v000002bbd5ce2bc0_0 .net "memhaz", 0 0, L_000002bbd5d42270;  alias, 1 drivers
v000002bbd5ce2c60_0 .net "store_rs2_forward", 1 0, L_000002bbd5e06df0;  alias, 1 drivers
L_000002bbd5e06df0 .concat8 [ 1 1 0 0], L_000002bbd5d424a0, L_000002bbd5d42350;
S_000002bbd5b89aa0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000002bbd5b1d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000002bbd5ce3340_0 .net "EX_ALU_OUT", 31 0, L_000002bbd5e03970;  alias, 1 drivers
v000002bbd5ce23a0_0 .net "EX_memread", 0 0, v000002bbd5dd1480_0;  alias, 1 drivers
v000002bbd5cbdce0_0 .net "EX_memwrite", 0 0, v000002bbd5dd0d00_0;  alias, 1 drivers
v000002bbd5cbe000_0 .net "EX_opcode", 11 0, v000002bbd5dd0f80_0;  alias, 1 drivers
v000002bbd5dc19c0_0 .net "EX_rd_ind", 4 0, v000002bbd5dd1520_0;  alias, 1 drivers
v000002bbd5dc16a0_0 .net "EX_rd_indzero", 0 0, L_000002bbd5e73870;  1 drivers
v000002bbd5dc1920_0 .net "EX_regwrite", 0 0, v000002bbd5dd17a0_0;  alias, 1 drivers
v000002bbd5dc1100_0 .net "EX_rs2_out", 31 0, v000002bbd5dd03a0_0;  alias, 1 drivers
v000002bbd5dc0480_0 .var "MEM_ALU_OUT", 31 0;
v000002bbd5dc0ac0_0 .var "MEM_memread", 0 0;
v000002bbd5dc0e80_0 .var "MEM_memwrite", 0 0;
v000002bbd5dc1240_0 .var "MEM_opcode", 11 0;
v000002bbd5dc1a60_0 .var "MEM_rd_ind", 4 0;
v000002bbd5dc08e0_0 .var "MEM_rd_indzero", 0 0;
v000002bbd5dc1740_0 .var "MEM_regwrite", 0 0;
v000002bbd5dc03e0_0 .var "MEM_rs2", 31 0;
v000002bbd5dc1380_0 .net "clk", 0 0, L_000002bbd5e1d290;  1 drivers
v000002bbd5dc0ca0_0 .net "rst", 0 0, v000002bbd5e04d70_0;  alias, 1 drivers
E_000002bbd5d5add0 .event posedge, v000002bbd5dc0ca0_0, v000002bbd5dc1380_0;
S_000002bbd5b89c30 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000002bbd5b1d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000002bbd5b71490 .param/l "add" 0 9 6, C4<000000100000>;
P_000002bbd5b714c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002bbd5b71500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002bbd5b71538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002bbd5b71570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002bbd5b715a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002bbd5b715e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002bbd5b71618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002bbd5b71650 .param/l "j" 0 9 19, C4<000010000000>;
P_000002bbd5b71688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002bbd5b716c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002bbd5b716f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002bbd5b71730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002bbd5b71768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002bbd5b717a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002bbd5b717d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002bbd5b71810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002bbd5b71848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002bbd5b71880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002bbd5b718b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002bbd5b718f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002bbd5b71928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002bbd5b71960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002bbd5b71998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002bbd5b719d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002bbd5e1ba10 .functor XOR 1, L_000002bbd5e1b930, v000002bbd5dd1020_0, C4<0>, C4<0>;
L_000002bbd5e1ba80 .functor NOT 1, L_000002bbd5e1ba10, C4<0>, C4<0>, C4<0>;
L_000002bbd5e1d0d0 .functor OR 1, v000002bbd5e04d70_0, L_000002bbd5e1ba80, C4<0>, C4<0>;
L_000002bbd5e1d1b0 .functor NOT 1, L_000002bbd5e1d0d0, C4<0>, C4<0>, C4<0>;
v000002bbd5dc2410_0 .net "ALU_OP", 3 0, v000002bbd5dc20f0_0;  1 drivers
v000002bbd5dc3b30_0 .net "BranchDecision", 0 0, L_000002bbd5e1b930;  1 drivers
v000002bbd5dc42b0_0 .net "CF", 0 0, v000002bbd5dc29b0_0;  1 drivers
v000002bbd5dc40d0_0 .net "EX_opcode", 11 0, v000002bbd5dd0f80_0;  alias, 1 drivers
v000002bbd5dc4350_0 .net "Wrong_prediction", 0 0, L_000002bbd5e1d1b0;  alias, 1 drivers
v000002bbd5dc3bd0_0 .net "ZF", 0 0, L_000002bbd5e1cea0;  1 drivers
L_000002bbd5e20ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002bbd5dc3c70_0 .net/2u *"_ivl_0", 31 0, L_000002bbd5e20ce8;  1 drivers
v000002bbd5dc2370_0 .net *"_ivl_11", 0 0, L_000002bbd5e1d0d0;  1 drivers
v000002bbd5dc24b0_0 .net *"_ivl_2", 31 0, L_000002bbd5e03830;  1 drivers
v000002bbd5dc2b90_0 .net *"_ivl_6", 0 0, L_000002bbd5e1ba10;  1 drivers
v000002bbd5dc2af0_0 .net *"_ivl_8", 0 0, L_000002bbd5e1ba80;  1 drivers
v000002bbd5dc4170_0 .net "alu_out", 31 0, L_000002bbd5e03970;  alias, 1 drivers
v000002bbd5dc34f0_0 .net "alu_outw", 31 0, v000002bbd5dc39f0_0;  1 drivers
v000002bbd5dc3d10_0 .net "is_beq", 0 0, v000002bbd5dd1200_0;  alias, 1 drivers
v000002bbd5dc2c30_0 .net "is_bne", 0 0, v000002bbd5dd0300_0;  alias, 1 drivers
v000002bbd5dc2d70_0 .net "is_jal", 0 0, v000002bbd5dd0ee0_0;  alias, 1 drivers
v000002bbd5dc1dd0_0 .net "oper1", 31 0, v000002bbd5dd0940_0;  alias, 1 drivers
v000002bbd5dc3630_0 .net "oper2", 31 0, v000002bbd5dd0a80_0;  alias, 1 drivers
v000002bbd5dc2e10_0 .net "pc", 31 0, v000002bbd5dd0620_0;  alias, 1 drivers
v000002bbd5dc3db0_0 .net "predicted", 0 0, v000002bbd5dd1020_0;  alias, 1 drivers
v000002bbd5dc3f90_0 .net "rst", 0 0, v000002bbd5e04d70_0;  alias, 1 drivers
L_000002bbd5e03830 .arith/sum 32, v000002bbd5dd0620_0, L_000002bbd5e20ce8;
L_000002bbd5e03970 .functor MUXZ 32, v000002bbd5dc39f0_0, L_000002bbd5e03830, v000002bbd5dd0ee0_0, C4<>;
S_000002bbd5bd0140 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000002bbd5b89c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002bbd5e1b460 .functor AND 1, v000002bbd5dd1200_0, L_000002bbd5e1b700, C4<1>, C4<1>;
L_000002bbd5e1c650 .functor NOT 1, L_000002bbd5e1b700, C4<0>, C4<0>, C4<0>;
L_000002bbd5e1c6c0 .functor AND 1, v000002bbd5dd0300_0, L_000002bbd5e1c650, C4<1>, C4<1>;
L_000002bbd5e1b930 .functor OR 1, L_000002bbd5e1b460, L_000002bbd5e1c6c0, C4<0>, C4<0>;
v000002bbd5dc2690_0 .net "BranchDecision", 0 0, L_000002bbd5e1b930;  alias, 1 drivers
v000002bbd5dc38b0_0 .net *"_ivl_2", 0 0, L_000002bbd5e1c650;  1 drivers
v000002bbd5dc33b0_0 .net "is_beq", 0 0, v000002bbd5dd1200_0;  alias, 1 drivers
v000002bbd5dc3a90_0 .net "is_beq_taken", 0 0, L_000002bbd5e1b460;  1 drivers
v000002bbd5dc2a50_0 .net "is_bne", 0 0, v000002bbd5dd0300_0;  alias, 1 drivers
v000002bbd5dc2cd0_0 .net "is_bne_taken", 0 0, L_000002bbd5e1c6c0;  1 drivers
v000002bbd5dc25f0_0 .net "is_eq", 0 0, L_000002bbd5e1b700;  1 drivers
v000002bbd5dc3450_0 .net "oper1", 31 0, v000002bbd5dd0940_0;  alias, 1 drivers
v000002bbd5dc1d30_0 .net "oper2", 31 0, v000002bbd5dd0a80_0;  alias, 1 drivers
S_000002bbd5bd02d0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000002bbd5bd0140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002bbd5e1bcb0 .functor XOR 1, L_000002bbd5e03d30, L_000002bbd5e01d50, C4<0>, C4<0>;
L_000002bbd5e1b850 .functor XOR 1, L_000002bbd5e03f10, L_000002bbd5e02250, C4<0>, C4<0>;
L_000002bbd5e1c500 .functor XOR 1, L_000002bbd5e03fb0, L_000002bbd5e026b0, C4<0>, C4<0>;
L_000002bbd5e1cb20 .functor XOR 1, L_000002bbd5e02390, L_000002bbd5e04050, C4<0>, C4<0>;
L_000002bbd5e1cb90 .functor XOR 1, L_000002bbd5e01e90, L_000002bbd5e02570, C4<0>, C4<0>;
L_000002bbd5e1be00 .functor XOR 1, L_000002bbd5e02750, L_000002bbd5e027f0, C4<0>, C4<0>;
L_000002bbd5e1cc70 .functor XOR 1, L_000002bbd5e70990, L_000002bbd5e70170, C4<0>, C4<0>;
L_000002bbd5e1cce0 .functor XOR 1, L_000002bbd5e702b0, L_000002bbd5e725b0, C4<0>, C4<0>;
L_000002bbd5e1c5e0 .functor XOR 1, L_000002bbd5e71ed0, L_000002bbd5e72650, C4<0>, C4<0>;
L_000002bbd5e1cd50 .functor XOR 1, L_000002bbd5e712f0, L_000002bbd5e70710, C4<0>, C4<0>;
L_000002bbd5e1c030 .functor XOR 1, L_000002bbd5e71390, L_000002bbd5e70b70, C4<0>, C4<0>;
L_000002bbd5e1bd20 .functor XOR 1, L_000002bbd5e71430, L_000002bbd5e707b0, C4<0>, C4<0>;
L_000002bbd5e1b5b0 .functor XOR 1, L_000002bbd5e71250, L_000002bbd5e71750, C4<0>, C4<0>;
L_000002bbd5e1be70 .functor XOR 1, L_000002bbd5e71e30, L_000002bbd5e72470, C4<0>, C4<0>;
L_000002bbd5e1cdc0 .functor XOR 1, L_000002bbd5e70030, L_000002bbd5e72330, C4<0>, C4<0>;
L_000002bbd5e1ce30 .functor XOR 1, L_000002bbd5e70a30, L_000002bbd5e726f0, C4<0>, C4<0>;
L_000002bbd5e1cf80 .functor XOR 1, L_000002bbd5e714d0, L_000002bbd5e700d0, C4<0>, C4<0>;
L_000002bbd5e1b8c0 .functor XOR 1, L_000002bbd5e70f30, L_000002bbd5e70ad0, C4<0>, C4<0>;
L_000002bbd5e1b9a0 .functor XOR 1, L_000002bbd5e71930, L_000002bbd5e70210, C4<0>, C4<0>;
L_000002bbd5e1cf10 .functor XOR 1, L_000002bbd5e70fd0, L_000002bbd5e70850, C4<0>, C4<0>;
L_000002bbd5e1bee0 .functor XOR 1, L_000002bbd5e6ff90, L_000002bbd5e72010, C4<0>, C4<0>;
L_000002bbd5e1c0a0 .functor XOR 1, L_000002bbd5e716b0, L_000002bbd5e70350, C4<0>, C4<0>;
L_000002bbd5e1c260 .functor XOR 1, L_000002bbd5e71570, L_000002bbd5e717f0, C4<0>, C4<0>;
L_000002bbd5e1bf50 .functor XOR 1, L_000002bbd5e71110, L_000002bbd5e70d50, C4<0>, C4<0>;
L_000002bbd5e1b690 .functor XOR 1, L_000002bbd5e71890, L_000002bbd5e70c10, C4<0>, C4<0>;
L_000002bbd5e1bfc0 .functor XOR 1, L_000002bbd5e720b0, L_000002bbd5e70530, C4<0>, C4<0>;
L_000002bbd5e1c2d0 .functor XOR 1, L_000002bbd5e72290, L_000002bbd5e72150, C4<0>, C4<0>;
L_000002bbd5e1c3b0 .functor XOR 1, L_000002bbd5e719d0, L_000002bbd5e70e90, C4<0>, C4<0>;
L_000002bbd5e1b770 .functor XOR 1, L_000002bbd5e71bb0, L_000002bbd5e703f0, C4<0>, C4<0>;
L_000002bbd5e1b3f0 .functor XOR 1, L_000002bbd5e70490, L_000002bbd5e711b0, C4<0>, C4<0>;
L_000002bbd5e1c340 .functor XOR 1, L_000002bbd5e70df0, L_000002bbd5e71cf0, C4<0>, C4<0>;
L_000002bbd5e1c420 .functor XOR 1, L_000002bbd5e71610, L_000002bbd5e708f0, C4<0>, C4<0>;
L_000002bbd5e1b700/0/0 .functor OR 1, L_000002bbd5e70cb0, L_000002bbd5e70670, L_000002bbd5e71070, L_000002bbd5e71a70;
L_000002bbd5e1b700/0/4 .functor OR 1, L_000002bbd5e71b10, L_000002bbd5e71c50, L_000002bbd5e71d90, L_000002bbd5e721f0;
L_000002bbd5e1b700/0/8 .functor OR 1, L_000002bbd5e71f70, L_000002bbd5e723d0, L_000002bbd5e72510, L_000002bbd5e72fb0;
L_000002bbd5e1b700/0/12 .functor OR 1, L_000002bbd5e74c70, L_000002bbd5e74950, L_000002bbd5e74130, L_000002bbd5e72970;
L_000002bbd5e1b700/0/16 .functor OR 1, L_000002bbd5e74bd0, L_000002bbd5e73690, L_000002bbd5e72a10, L_000002bbd5e73730;
L_000002bbd5e1b700/0/20 .functor OR 1, L_000002bbd5e72f10, L_000002bbd5e737d0, L_000002bbd5e72e70, L_000002bbd5e74d10;
L_000002bbd5e1b700/0/24 .functor OR 1, L_000002bbd5e74ef0, L_000002bbd5e74810, L_000002bbd5e73910, L_000002bbd5e73e10;
L_000002bbd5e1b700/0/28 .functor OR 1, L_000002bbd5e73af0, L_000002bbd5e74450, L_000002bbd5e73ff0, L_000002bbd5e74270;
L_000002bbd5e1b700/1/0 .functor OR 1, L_000002bbd5e1b700/0/0, L_000002bbd5e1b700/0/4, L_000002bbd5e1b700/0/8, L_000002bbd5e1b700/0/12;
L_000002bbd5e1b700/1/4 .functor OR 1, L_000002bbd5e1b700/0/16, L_000002bbd5e1b700/0/20, L_000002bbd5e1b700/0/24, L_000002bbd5e1b700/0/28;
L_000002bbd5e1b700 .functor NOR 1, L_000002bbd5e1b700/1/0, L_000002bbd5e1b700/1/4, C4<0>, C4<0>;
v000002bbd5dc0520_0 .net *"_ivl_0", 0 0, L_000002bbd5e1bcb0;  1 drivers
v000002bbd5dc07a0_0 .net *"_ivl_101", 0 0, L_000002bbd5e700d0;  1 drivers
v000002bbd5dc0660_0 .net *"_ivl_102", 0 0, L_000002bbd5e1b8c0;  1 drivers
v000002bbd5dc0840_0 .net *"_ivl_105", 0 0, L_000002bbd5e70f30;  1 drivers
v000002bbd5dc0fc0_0 .net *"_ivl_107", 0 0, L_000002bbd5e70ad0;  1 drivers
v000002bbd5dc05c0_0 .net *"_ivl_108", 0 0, L_000002bbd5e1b9a0;  1 drivers
v000002bbd5dc0700_0 .net *"_ivl_11", 0 0, L_000002bbd5e02250;  1 drivers
v000002bbd5dc1060_0 .net *"_ivl_111", 0 0, L_000002bbd5e71930;  1 drivers
v000002bbd5dc0c00_0 .net *"_ivl_113", 0 0, L_000002bbd5e70210;  1 drivers
v000002bbd5dc0980_0 .net *"_ivl_114", 0 0, L_000002bbd5e1cf10;  1 drivers
v000002bbd5dc0d40_0 .net *"_ivl_117", 0 0, L_000002bbd5e70fd0;  1 drivers
v000002bbd5dc12e0_0 .net *"_ivl_119", 0 0, L_000002bbd5e70850;  1 drivers
v000002bbd5dc1560_0 .net *"_ivl_12", 0 0, L_000002bbd5e1c500;  1 drivers
v000002bbd5dc0a20_0 .net *"_ivl_120", 0 0, L_000002bbd5e1bee0;  1 drivers
v000002bbd5dc0b60_0 .net *"_ivl_123", 0 0, L_000002bbd5e6ff90;  1 drivers
v000002bbd5dc1420_0 .net *"_ivl_125", 0 0, L_000002bbd5e72010;  1 drivers
v000002bbd5dc14c0_0 .net *"_ivl_126", 0 0, L_000002bbd5e1c0a0;  1 drivers
v000002bbd5dc1600_0 .net *"_ivl_129", 0 0, L_000002bbd5e716b0;  1 drivers
v000002bbd5dc17e0_0 .net *"_ivl_131", 0 0, L_000002bbd5e70350;  1 drivers
v000002bbd5dc0de0_0 .net *"_ivl_132", 0 0, L_000002bbd5e1c260;  1 drivers
v000002bbd5dc1880_0 .net *"_ivl_135", 0 0, L_000002bbd5e71570;  1 drivers
v000002bbd5dc0f20_0 .net *"_ivl_137", 0 0, L_000002bbd5e717f0;  1 drivers
v000002bbd5dbdf00_0 .net *"_ivl_138", 0 0, L_000002bbd5e1bf50;  1 drivers
v000002bbd5dbf300_0 .net *"_ivl_141", 0 0, L_000002bbd5e71110;  1 drivers
v000002bbd5dbdd20_0 .net *"_ivl_143", 0 0, L_000002bbd5e70d50;  1 drivers
v000002bbd5dbf120_0 .net *"_ivl_144", 0 0, L_000002bbd5e1b690;  1 drivers
v000002bbd5dbf940_0 .net *"_ivl_147", 0 0, L_000002bbd5e71890;  1 drivers
v000002bbd5dbfee0_0 .net *"_ivl_149", 0 0, L_000002bbd5e70c10;  1 drivers
v000002bbd5dbe4a0_0 .net *"_ivl_15", 0 0, L_000002bbd5e03fb0;  1 drivers
v000002bbd5dbecc0_0 .net *"_ivl_150", 0 0, L_000002bbd5e1bfc0;  1 drivers
v000002bbd5dbfb20_0 .net *"_ivl_153", 0 0, L_000002bbd5e720b0;  1 drivers
v000002bbd5dc02a0_0 .net *"_ivl_155", 0 0, L_000002bbd5e70530;  1 drivers
v000002bbd5dbfe40_0 .net *"_ivl_156", 0 0, L_000002bbd5e1c2d0;  1 drivers
v000002bbd5dc0200_0 .net *"_ivl_159", 0 0, L_000002bbd5e72290;  1 drivers
v000002bbd5dbef40_0 .net *"_ivl_161", 0 0, L_000002bbd5e72150;  1 drivers
v000002bbd5dbe9a0_0 .net *"_ivl_162", 0 0, L_000002bbd5e1c3b0;  1 drivers
v000002bbd5dbf760_0 .net *"_ivl_165", 0 0, L_000002bbd5e719d0;  1 drivers
v000002bbd5dbe540_0 .net *"_ivl_167", 0 0, L_000002bbd5e70e90;  1 drivers
v000002bbd5dbde60_0 .net *"_ivl_168", 0 0, L_000002bbd5e1b770;  1 drivers
v000002bbd5dbfda0_0 .net *"_ivl_17", 0 0, L_000002bbd5e026b0;  1 drivers
v000002bbd5dbf580_0 .net *"_ivl_171", 0 0, L_000002bbd5e71bb0;  1 drivers
v000002bbd5dbe040_0 .net *"_ivl_173", 0 0, L_000002bbd5e703f0;  1 drivers
v000002bbd5dbe720_0 .net *"_ivl_174", 0 0, L_000002bbd5e1b3f0;  1 drivers
v000002bbd5dbddc0_0 .net *"_ivl_177", 0 0, L_000002bbd5e70490;  1 drivers
v000002bbd5dbdfa0_0 .net *"_ivl_179", 0 0, L_000002bbd5e711b0;  1 drivers
v000002bbd5dbeea0_0 .net *"_ivl_18", 0 0, L_000002bbd5e1cb20;  1 drivers
v000002bbd5dbf9e0_0 .net *"_ivl_180", 0 0, L_000002bbd5e1c340;  1 drivers
v000002bbd5dbefe0_0 .net *"_ivl_183", 0 0, L_000002bbd5e70df0;  1 drivers
v000002bbd5dbe5e0_0 .net *"_ivl_185", 0 0, L_000002bbd5e71cf0;  1 drivers
v000002bbd5dbe0e0_0 .net *"_ivl_186", 0 0, L_000002bbd5e1c420;  1 drivers
v000002bbd5dbeae0_0 .net *"_ivl_190", 0 0, L_000002bbd5e71610;  1 drivers
v000002bbd5dbeb80_0 .net *"_ivl_192", 0 0, L_000002bbd5e708f0;  1 drivers
v000002bbd5dbf1c0_0 .net *"_ivl_194", 0 0, L_000002bbd5e70cb0;  1 drivers
v000002bbd5dbf800_0 .net *"_ivl_196", 0 0, L_000002bbd5e70670;  1 drivers
v000002bbd5dbfbc0_0 .net *"_ivl_198", 0 0, L_000002bbd5e71070;  1 drivers
v000002bbd5dc0340_0 .net *"_ivl_200", 0 0, L_000002bbd5e71a70;  1 drivers
v000002bbd5dc00c0_0 .net *"_ivl_202", 0 0, L_000002bbd5e71b10;  1 drivers
v000002bbd5dbdbe0_0 .net *"_ivl_204", 0 0, L_000002bbd5e71c50;  1 drivers
v000002bbd5dbfc60_0 .net *"_ivl_206", 0 0, L_000002bbd5e71d90;  1 drivers
v000002bbd5dbe360_0 .net *"_ivl_208", 0 0, L_000002bbd5e721f0;  1 drivers
v000002bbd5dbf080_0 .net *"_ivl_21", 0 0, L_000002bbd5e02390;  1 drivers
v000002bbd5dc0160_0 .net *"_ivl_210", 0 0, L_000002bbd5e71f70;  1 drivers
v000002bbd5dbfa80_0 .net *"_ivl_212", 0 0, L_000002bbd5e723d0;  1 drivers
v000002bbd5dbe400_0 .net *"_ivl_214", 0 0, L_000002bbd5e72510;  1 drivers
v000002bbd5dbe180_0 .net *"_ivl_216", 0 0, L_000002bbd5e72fb0;  1 drivers
v000002bbd5dbdc80_0 .net *"_ivl_218", 0 0, L_000002bbd5e74c70;  1 drivers
v000002bbd5dbe680_0 .net *"_ivl_220", 0 0, L_000002bbd5e74950;  1 drivers
v000002bbd5dbe220_0 .net *"_ivl_222", 0 0, L_000002bbd5e74130;  1 drivers
v000002bbd5dbf8a0_0 .net *"_ivl_224", 0 0, L_000002bbd5e72970;  1 drivers
v000002bbd5dbe2c0_0 .net *"_ivl_226", 0 0, L_000002bbd5e74bd0;  1 drivers
v000002bbd5dbf260_0 .net *"_ivl_228", 0 0, L_000002bbd5e73690;  1 drivers
v000002bbd5dbe7c0_0 .net *"_ivl_23", 0 0, L_000002bbd5e04050;  1 drivers
v000002bbd5dc0020_0 .net *"_ivl_230", 0 0, L_000002bbd5e72a10;  1 drivers
v000002bbd5dbe860_0 .net *"_ivl_232", 0 0, L_000002bbd5e73730;  1 drivers
v000002bbd5dbed60_0 .net *"_ivl_234", 0 0, L_000002bbd5e72f10;  1 drivers
v000002bbd5dbf3a0_0 .net *"_ivl_236", 0 0, L_000002bbd5e737d0;  1 drivers
v000002bbd5dbf440_0 .net *"_ivl_238", 0 0, L_000002bbd5e72e70;  1 drivers
v000002bbd5dbe900_0 .net *"_ivl_24", 0 0, L_000002bbd5e1cb90;  1 drivers
v000002bbd5dbea40_0 .net *"_ivl_240", 0 0, L_000002bbd5e74d10;  1 drivers
v000002bbd5dbec20_0 .net *"_ivl_242", 0 0, L_000002bbd5e74ef0;  1 drivers
v000002bbd5dbee00_0 .net *"_ivl_244", 0 0, L_000002bbd5e74810;  1 drivers
v000002bbd5dbfd00_0 .net *"_ivl_246", 0 0, L_000002bbd5e73910;  1 drivers
v000002bbd5dbf4e0_0 .net *"_ivl_248", 0 0, L_000002bbd5e73e10;  1 drivers
v000002bbd5dbf620_0 .net *"_ivl_250", 0 0, L_000002bbd5e73af0;  1 drivers
v000002bbd5dbf6c0_0 .net *"_ivl_252", 0 0, L_000002bbd5e74450;  1 drivers
v000002bbd5dbff80_0 .net *"_ivl_254", 0 0, L_000002bbd5e73ff0;  1 drivers
v000002bbd5ce32a0_0 .net *"_ivl_256", 0 0, L_000002bbd5e74270;  1 drivers
v000002bbd5dc5430_0 .net *"_ivl_27", 0 0, L_000002bbd5e01e90;  1 drivers
v000002bbd5dc4b70_0 .net *"_ivl_29", 0 0, L_000002bbd5e02570;  1 drivers
v000002bbd5dc54d0_0 .net *"_ivl_3", 0 0, L_000002bbd5e03d30;  1 drivers
v000002bbd5dc4c10_0 .net *"_ivl_30", 0 0, L_000002bbd5e1be00;  1 drivers
v000002bbd5dc5570_0 .net *"_ivl_33", 0 0, L_000002bbd5e02750;  1 drivers
v000002bbd5dc5250_0 .net *"_ivl_35", 0 0, L_000002bbd5e027f0;  1 drivers
v000002bbd5dc5110_0 .net *"_ivl_36", 0 0, L_000002bbd5e1cc70;  1 drivers
v000002bbd5dc48f0_0 .net *"_ivl_39", 0 0, L_000002bbd5e70990;  1 drivers
v000002bbd5dc5610_0 .net *"_ivl_41", 0 0, L_000002bbd5e70170;  1 drivers
v000002bbd5dc56b0_0 .net *"_ivl_42", 0 0, L_000002bbd5e1cce0;  1 drivers
v000002bbd5dc4530_0 .net *"_ivl_45", 0 0, L_000002bbd5e702b0;  1 drivers
v000002bbd5dc52f0_0 .net *"_ivl_47", 0 0, L_000002bbd5e725b0;  1 drivers
v000002bbd5dc5750_0 .net *"_ivl_48", 0 0, L_000002bbd5e1c5e0;  1 drivers
v000002bbd5dc57f0_0 .net *"_ivl_5", 0 0, L_000002bbd5e01d50;  1 drivers
v000002bbd5dc5890_0 .net *"_ivl_51", 0 0, L_000002bbd5e71ed0;  1 drivers
v000002bbd5dc5930_0 .net *"_ivl_53", 0 0, L_000002bbd5e72650;  1 drivers
v000002bbd5dc4850_0 .net *"_ivl_54", 0 0, L_000002bbd5e1cd50;  1 drivers
v000002bbd5dc4df0_0 .net *"_ivl_57", 0 0, L_000002bbd5e712f0;  1 drivers
v000002bbd5dc5390_0 .net *"_ivl_59", 0 0, L_000002bbd5e70710;  1 drivers
v000002bbd5dc5a70_0 .net *"_ivl_6", 0 0, L_000002bbd5e1b850;  1 drivers
v000002bbd5dc59d0_0 .net *"_ivl_60", 0 0, L_000002bbd5e1c030;  1 drivers
v000002bbd5dc4ad0_0 .net *"_ivl_63", 0 0, L_000002bbd5e71390;  1 drivers
v000002bbd5dc43f0_0 .net *"_ivl_65", 0 0, L_000002bbd5e70b70;  1 drivers
v000002bbd5dc4490_0 .net *"_ivl_66", 0 0, L_000002bbd5e1bd20;  1 drivers
v000002bbd5dc45d0_0 .net *"_ivl_69", 0 0, L_000002bbd5e71430;  1 drivers
v000002bbd5dc4e90_0 .net *"_ivl_71", 0 0, L_000002bbd5e707b0;  1 drivers
v000002bbd5dc4cb0_0 .net *"_ivl_72", 0 0, L_000002bbd5e1b5b0;  1 drivers
v000002bbd5dc4a30_0 .net *"_ivl_75", 0 0, L_000002bbd5e71250;  1 drivers
v000002bbd5dc4670_0 .net *"_ivl_77", 0 0, L_000002bbd5e71750;  1 drivers
v000002bbd5dc4990_0 .net *"_ivl_78", 0 0, L_000002bbd5e1be70;  1 drivers
v000002bbd5dc4f30_0 .net *"_ivl_81", 0 0, L_000002bbd5e71e30;  1 drivers
v000002bbd5dc4d50_0 .net *"_ivl_83", 0 0, L_000002bbd5e72470;  1 drivers
v000002bbd5dc4710_0 .net *"_ivl_84", 0 0, L_000002bbd5e1cdc0;  1 drivers
v000002bbd5dc47b0_0 .net *"_ivl_87", 0 0, L_000002bbd5e70030;  1 drivers
v000002bbd5dc4fd0_0 .net *"_ivl_89", 0 0, L_000002bbd5e72330;  1 drivers
v000002bbd5dc5070_0 .net *"_ivl_9", 0 0, L_000002bbd5e03f10;  1 drivers
v000002bbd5dc51b0_0 .net *"_ivl_90", 0 0, L_000002bbd5e1ce30;  1 drivers
v000002bbd5dc2ff0_0 .net *"_ivl_93", 0 0, L_000002bbd5e70a30;  1 drivers
v000002bbd5dc2190_0 .net *"_ivl_95", 0 0, L_000002bbd5e726f0;  1 drivers
v000002bbd5dc3590_0 .net *"_ivl_96", 0 0, L_000002bbd5e1cf80;  1 drivers
v000002bbd5dc2230_0 .net *"_ivl_99", 0 0, L_000002bbd5e714d0;  1 drivers
v000002bbd5dc2050_0 .net "a", 31 0, v000002bbd5dd0940_0;  alias, 1 drivers
v000002bbd5dc27d0_0 .net "b", 31 0, v000002bbd5dd0a80_0;  alias, 1 drivers
v000002bbd5dc2870_0 .net "out", 0 0, L_000002bbd5e1b700;  alias, 1 drivers
v000002bbd5dc2f50_0 .net "temp", 31 0, L_000002bbd5e705d0;  1 drivers
L_000002bbd5e03d30 .part v000002bbd5dd0940_0, 0, 1;
L_000002bbd5e01d50 .part v000002bbd5dd0a80_0, 0, 1;
L_000002bbd5e03f10 .part v000002bbd5dd0940_0, 1, 1;
L_000002bbd5e02250 .part v000002bbd5dd0a80_0, 1, 1;
L_000002bbd5e03fb0 .part v000002bbd5dd0940_0, 2, 1;
L_000002bbd5e026b0 .part v000002bbd5dd0a80_0, 2, 1;
L_000002bbd5e02390 .part v000002bbd5dd0940_0, 3, 1;
L_000002bbd5e04050 .part v000002bbd5dd0a80_0, 3, 1;
L_000002bbd5e01e90 .part v000002bbd5dd0940_0, 4, 1;
L_000002bbd5e02570 .part v000002bbd5dd0a80_0, 4, 1;
L_000002bbd5e02750 .part v000002bbd5dd0940_0, 5, 1;
L_000002bbd5e027f0 .part v000002bbd5dd0a80_0, 5, 1;
L_000002bbd5e70990 .part v000002bbd5dd0940_0, 6, 1;
L_000002bbd5e70170 .part v000002bbd5dd0a80_0, 6, 1;
L_000002bbd5e702b0 .part v000002bbd5dd0940_0, 7, 1;
L_000002bbd5e725b0 .part v000002bbd5dd0a80_0, 7, 1;
L_000002bbd5e71ed0 .part v000002bbd5dd0940_0, 8, 1;
L_000002bbd5e72650 .part v000002bbd5dd0a80_0, 8, 1;
L_000002bbd5e712f0 .part v000002bbd5dd0940_0, 9, 1;
L_000002bbd5e70710 .part v000002bbd5dd0a80_0, 9, 1;
L_000002bbd5e71390 .part v000002bbd5dd0940_0, 10, 1;
L_000002bbd5e70b70 .part v000002bbd5dd0a80_0, 10, 1;
L_000002bbd5e71430 .part v000002bbd5dd0940_0, 11, 1;
L_000002bbd5e707b0 .part v000002bbd5dd0a80_0, 11, 1;
L_000002bbd5e71250 .part v000002bbd5dd0940_0, 12, 1;
L_000002bbd5e71750 .part v000002bbd5dd0a80_0, 12, 1;
L_000002bbd5e71e30 .part v000002bbd5dd0940_0, 13, 1;
L_000002bbd5e72470 .part v000002bbd5dd0a80_0, 13, 1;
L_000002bbd5e70030 .part v000002bbd5dd0940_0, 14, 1;
L_000002bbd5e72330 .part v000002bbd5dd0a80_0, 14, 1;
L_000002bbd5e70a30 .part v000002bbd5dd0940_0, 15, 1;
L_000002bbd5e726f0 .part v000002bbd5dd0a80_0, 15, 1;
L_000002bbd5e714d0 .part v000002bbd5dd0940_0, 16, 1;
L_000002bbd5e700d0 .part v000002bbd5dd0a80_0, 16, 1;
L_000002bbd5e70f30 .part v000002bbd5dd0940_0, 17, 1;
L_000002bbd5e70ad0 .part v000002bbd5dd0a80_0, 17, 1;
L_000002bbd5e71930 .part v000002bbd5dd0940_0, 18, 1;
L_000002bbd5e70210 .part v000002bbd5dd0a80_0, 18, 1;
L_000002bbd5e70fd0 .part v000002bbd5dd0940_0, 19, 1;
L_000002bbd5e70850 .part v000002bbd5dd0a80_0, 19, 1;
L_000002bbd5e6ff90 .part v000002bbd5dd0940_0, 20, 1;
L_000002bbd5e72010 .part v000002bbd5dd0a80_0, 20, 1;
L_000002bbd5e716b0 .part v000002bbd5dd0940_0, 21, 1;
L_000002bbd5e70350 .part v000002bbd5dd0a80_0, 21, 1;
L_000002bbd5e71570 .part v000002bbd5dd0940_0, 22, 1;
L_000002bbd5e717f0 .part v000002bbd5dd0a80_0, 22, 1;
L_000002bbd5e71110 .part v000002bbd5dd0940_0, 23, 1;
L_000002bbd5e70d50 .part v000002bbd5dd0a80_0, 23, 1;
L_000002bbd5e71890 .part v000002bbd5dd0940_0, 24, 1;
L_000002bbd5e70c10 .part v000002bbd5dd0a80_0, 24, 1;
L_000002bbd5e720b0 .part v000002bbd5dd0940_0, 25, 1;
L_000002bbd5e70530 .part v000002bbd5dd0a80_0, 25, 1;
L_000002bbd5e72290 .part v000002bbd5dd0940_0, 26, 1;
L_000002bbd5e72150 .part v000002bbd5dd0a80_0, 26, 1;
L_000002bbd5e719d0 .part v000002bbd5dd0940_0, 27, 1;
L_000002bbd5e70e90 .part v000002bbd5dd0a80_0, 27, 1;
L_000002bbd5e71bb0 .part v000002bbd5dd0940_0, 28, 1;
L_000002bbd5e703f0 .part v000002bbd5dd0a80_0, 28, 1;
L_000002bbd5e70490 .part v000002bbd5dd0940_0, 29, 1;
L_000002bbd5e711b0 .part v000002bbd5dd0a80_0, 29, 1;
L_000002bbd5e70df0 .part v000002bbd5dd0940_0, 30, 1;
L_000002bbd5e71cf0 .part v000002bbd5dd0a80_0, 30, 1;
LS_000002bbd5e705d0_0_0 .concat8 [ 1 1 1 1], L_000002bbd5e1bcb0, L_000002bbd5e1b850, L_000002bbd5e1c500, L_000002bbd5e1cb20;
LS_000002bbd5e705d0_0_4 .concat8 [ 1 1 1 1], L_000002bbd5e1cb90, L_000002bbd5e1be00, L_000002bbd5e1cc70, L_000002bbd5e1cce0;
LS_000002bbd5e705d0_0_8 .concat8 [ 1 1 1 1], L_000002bbd5e1c5e0, L_000002bbd5e1cd50, L_000002bbd5e1c030, L_000002bbd5e1bd20;
LS_000002bbd5e705d0_0_12 .concat8 [ 1 1 1 1], L_000002bbd5e1b5b0, L_000002bbd5e1be70, L_000002bbd5e1cdc0, L_000002bbd5e1ce30;
LS_000002bbd5e705d0_0_16 .concat8 [ 1 1 1 1], L_000002bbd5e1cf80, L_000002bbd5e1b8c0, L_000002bbd5e1b9a0, L_000002bbd5e1cf10;
LS_000002bbd5e705d0_0_20 .concat8 [ 1 1 1 1], L_000002bbd5e1bee0, L_000002bbd5e1c0a0, L_000002bbd5e1c260, L_000002bbd5e1bf50;
LS_000002bbd5e705d0_0_24 .concat8 [ 1 1 1 1], L_000002bbd5e1b690, L_000002bbd5e1bfc0, L_000002bbd5e1c2d0, L_000002bbd5e1c3b0;
LS_000002bbd5e705d0_0_28 .concat8 [ 1 1 1 1], L_000002bbd5e1b770, L_000002bbd5e1b3f0, L_000002bbd5e1c340, L_000002bbd5e1c420;
LS_000002bbd5e705d0_1_0 .concat8 [ 4 4 4 4], LS_000002bbd5e705d0_0_0, LS_000002bbd5e705d0_0_4, LS_000002bbd5e705d0_0_8, LS_000002bbd5e705d0_0_12;
LS_000002bbd5e705d0_1_4 .concat8 [ 4 4 4 4], LS_000002bbd5e705d0_0_16, LS_000002bbd5e705d0_0_20, LS_000002bbd5e705d0_0_24, LS_000002bbd5e705d0_0_28;
L_000002bbd5e705d0 .concat8 [ 16 16 0 0], LS_000002bbd5e705d0_1_0, LS_000002bbd5e705d0_1_4;
L_000002bbd5e71610 .part v000002bbd5dd0940_0, 31, 1;
L_000002bbd5e708f0 .part v000002bbd5dd0a80_0, 31, 1;
L_000002bbd5e70cb0 .part L_000002bbd5e705d0, 0, 1;
L_000002bbd5e70670 .part L_000002bbd5e705d0, 1, 1;
L_000002bbd5e71070 .part L_000002bbd5e705d0, 2, 1;
L_000002bbd5e71a70 .part L_000002bbd5e705d0, 3, 1;
L_000002bbd5e71b10 .part L_000002bbd5e705d0, 4, 1;
L_000002bbd5e71c50 .part L_000002bbd5e705d0, 5, 1;
L_000002bbd5e71d90 .part L_000002bbd5e705d0, 6, 1;
L_000002bbd5e721f0 .part L_000002bbd5e705d0, 7, 1;
L_000002bbd5e71f70 .part L_000002bbd5e705d0, 8, 1;
L_000002bbd5e723d0 .part L_000002bbd5e705d0, 9, 1;
L_000002bbd5e72510 .part L_000002bbd5e705d0, 10, 1;
L_000002bbd5e72fb0 .part L_000002bbd5e705d0, 11, 1;
L_000002bbd5e74c70 .part L_000002bbd5e705d0, 12, 1;
L_000002bbd5e74950 .part L_000002bbd5e705d0, 13, 1;
L_000002bbd5e74130 .part L_000002bbd5e705d0, 14, 1;
L_000002bbd5e72970 .part L_000002bbd5e705d0, 15, 1;
L_000002bbd5e74bd0 .part L_000002bbd5e705d0, 16, 1;
L_000002bbd5e73690 .part L_000002bbd5e705d0, 17, 1;
L_000002bbd5e72a10 .part L_000002bbd5e705d0, 18, 1;
L_000002bbd5e73730 .part L_000002bbd5e705d0, 19, 1;
L_000002bbd5e72f10 .part L_000002bbd5e705d0, 20, 1;
L_000002bbd5e737d0 .part L_000002bbd5e705d0, 21, 1;
L_000002bbd5e72e70 .part L_000002bbd5e705d0, 22, 1;
L_000002bbd5e74d10 .part L_000002bbd5e705d0, 23, 1;
L_000002bbd5e74ef0 .part L_000002bbd5e705d0, 24, 1;
L_000002bbd5e74810 .part L_000002bbd5e705d0, 25, 1;
L_000002bbd5e73910 .part L_000002bbd5e705d0, 26, 1;
L_000002bbd5e73e10 .part L_000002bbd5e705d0, 27, 1;
L_000002bbd5e73af0 .part L_000002bbd5e705d0, 28, 1;
L_000002bbd5e74450 .part L_000002bbd5e705d0, 29, 1;
L_000002bbd5e73ff0 .part L_000002bbd5e705d0, 30, 1;
L_000002bbd5e74270 .part L_000002bbd5e705d0, 31, 1;
S_000002bbd5b88200 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000002bbd5b89c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000002bbd5d5b150 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002bbd5e1cea0 .functor NOT 1, L_000002bbd5e03790, C4<0>, C4<0>, C4<0>;
v000002bbd5dc2730_0 .net "A", 31 0, v000002bbd5dd0940_0;  alias, 1 drivers
v000002bbd5dc4210_0 .net "ALUOP", 3 0, v000002bbd5dc20f0_0;  alias, 1 drivers
v000002bbd5dc2910_0 .net "B", 31 0, v000002bbd5dd0a80_0;  alias, 1 drivers
v000002bbd5dc29b0_0 .var "CF", 0 0;
v000002bbd5dc3310_0 .net "ZF", 0 0, L_000002bbd5e1cea0;  alias, 1 drivers
v000002bbd5dc22d0_0 .net *"_ivl_1", 0 0, L_000002bbd5e03790;  1 drivers
v000002bbd5dc39f0_0 .var "res", 31 0;
E_000002bbd5d5a910 .event anyedge, v000002bbd5dc4210_0, v000002bbd5dc2050_0, v000002bbd5dc27d0_0, v000002bbd5dc29b0_0;
L_000002bbd5e03790 .reduce/or v000002bbd5dc39f0_0;
S_000002bbd5b88390 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000002bbd5b89c30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002bbd5dc63b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002bbd5dc63e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002bbd5dc6420 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002bbd5dc6458 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002bbd5dc6490 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002bbd5dc64c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002bbd5dc6500 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002bbd5dc6538 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002bbd5dc6570 .param/l "j" 0 9 19, C4<000010000000>;
P_000002bbd5dc65a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002bbd5dc65e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002bbd5dc6618 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002bbd5dc6650 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002bbd5dc6688 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002bbd5dc66c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002bbd5dc66f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002bbd5dc6730 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002bbd5dc6768 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002bbd5dc67a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002bbd5dc67d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002bbd5dc6810 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002bbd5dc6848 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002bbd5dc6880 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002bbd5dc68b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002bbd5dc68f0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002bbd5dc20f0_0 .var "ALU_OP", 3 0;
v000002bbd5dc3090_0 .net "opcode", 11 0, v000002bbd5dd0f80_0;  alias, 1 drivers
E_000002bbd5d5abd0 .event anyedge, v000002bbd5cbe000_0;
S_000002bbd5bcd8a0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000002bbd5b1d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000002bbd5dce1e0_0 .net "EX1_forward_to_B", 31 0, v000002bbd5dcd9c0_0;  alias, 1 drivers
v000002bbd5dcf900_0 .net "EX_PFC", 31 0, v000002bbd5dd0120_0;  alias, 1 drivers
v000002bbd5dcf360_0 .net "EX_PFC_to_IF", 31 0, L_000002bbd5e01df0;  alias, 1 drivers
v000002bbd5dcdec0_0 .net "alu_selA", 1 0, L_000002bbd5e05270;  alias, 1 drivers
v000002bbd5dce6e0_0 .net "alu_selB", 1 0, L_000002bbd5e06d50;  alias, 1 drivers
v000002bbd5dcfa40_0 .net "ex_haz", 31 0, v000002bbd5dc0480_0;  alias, 1 drivers
v000002bbd5dce280_0 .net "id_haz", 31 0, L_000002bbd5e03970;  alias, 1 drivers
v000002bbd5dcf220_0 .net "is_jr", 0 0, v000002bbd5dce500_0;  alias, 1 drivers
v000002bbd5dcec80_0 .net "mem_haz", 31 0, L_000002bbd5e1d300;  alias, 1 drivers
v000002bbd5dcf720_0 .net "oper1", 31 0, L_000002bbd5e092a0;  alias, 1 drivers
v000002bbd5dced20_0 .net "oper2", 31 0, L_000002bbd5e1cc00;  alias, 1 drivers
v000002bbd5dce320_0 .net "pc", 31 0, v000002bbd5dcfc20_0;  alias, 1 drivers
v000002bbd5dcfea0_0 .net "rs1", 31 0, v000002bbd5dce3c0_0;  alias, 1 drivers
v000002bbd5dcf9a0_0 .net "rs2_in", 31 0, v000002bbd5dcef00_0;  alias, 1 drivers
v000002bbd5dce8c0_0 .net "rs2_out", 31 0, L_000002bbd5e1cab0;  alias, 1 drivers
v000002bbd5dcefa0_0 .net "store_rs2_forward", 1 0, L_000002bbd5e06df0;  alias, 1 drivers
L_000002bbd5e01df0 .functor MUXZ 32, v000002bbd5dd0120_0, L_000002bbd5e092a0, v000002bbd5dce500_0, C4<>;
S_000002bbd5bcda30 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002bbd5bcd8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002bbd5d5b450 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002bbd5e08430 .functor NOT 1, L_000002bbd5e02c50, C4<0>, C4<0>, C4<0>;
L_000002bbd5e079b0 .functor NOT 1, L_000002bbd5e02ed0, C4<0>, C4<0>, C4<0>;
L_000002bbd5e08120 .functor NOT 1, L_000002bbd5e02610, C4<0>, C4<0>, C4<0>;
L_000002bbd5e07a20 .functor NOT 1, L_000002bbd5e02930, C4<0>, C4<0>, C4<0>;
L_000002bbd5e07cc0 .functor AND 32, L_000002bbd5e090e0, v000002bbd5dce3c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bbd5e087b0 .functor AND 32, L_000002bbd5e07630, L_000002bbd5e1d300, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bbd5e075c0 .functor OR 32, L_000002bbd5e07cc0, L_000002bbd5e087b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002bbd5e07ef0 .functor AND 32, L_000002bbd5e07550, v000002bbd5dc0480_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bbd5e08040 .functor OR 32, L_000002bbd5e075c0, L_000002bbd5e07ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002bbd5e091c0 .functor AND 32, L_000002bbd5e085f0, L_000002bbd5e03970, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bbd5e092a0 .functor OR 32, L_000002bbd5e08040, L_000002bbd5e091c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002bbd5dc2eb0_0 .net *"_ivl_1", 0 0, L_000002bbd5e02c50;  1 drivers
v000002bbd5dc3130_0 .net *"_ivl_13", 0 0, L_000002bbd5e02610;  1 drivers
v000002bbd5dc31d0_0 .net *"_ivl_14", 0 0, L_000002bbd5e08120;  1 drivers
v000002bbd5dc3270_0 .net *"_ivl_19", 0 0, L_000002bbd5e04370;  1 drivers
v000002bbd5dc3770_0 .net *"_ivl_2", 0 0, L_000002bbd5e08430;  1 drivers
v000002bbd5dc84e0_0 .net *"_ivl_23", 0 0, L_000002bbd5e03b50;  1 drivers
v000002bbd5dc8440_0 .net *"_ivl_27", 0 0, L_000002bbd5e02930;  1 drivers
v000002bbd5dc9c00_0 .net *"_ivl_28", 0 0, L_000002bbd5e07a20;  1 drivers
v000002bbd5dc9de0_0 .net *"_ivl_33", 0 0, L_000002bbd5e04230;  1 drivers
v000002bbd5dc9ac0_0 .net *"_ivl_37", 0 0, L_000002bbd5e040f0;  1 drivers
v000002bbd5dc7b80_0 .net *"_ivl_40", 31 0, L_000002bbd5e07cc0;  1 drivers
v000002bbd5dc9ca0_0 .net *"_ivl_42", 31 0, L_000002bbd5e087b0;  1 drivers
v000002bbd5dc9b60_0 .net *"_ivl_44", 31 0, L_000002bbd5e075c0;  1 drivers
v000002bbd5dc8580_0 .net *"_ivl_46", 31 0, L_000002bbd5e07ef0;  1 drivers
v000002bbd5dc7e00_0 .net *"_ivl_48", 31 0, L_000002bbd5e08040;  1 drivers
v000002bbd5dc92a0_0 .net *"_ivl_50", 31 0, L_000002bbd5e091c0;  1 drivers
v000002bbd5dc89e0_0 .net *"_ivl_7", 0 0, L_000002bbd5e02ed0;  1 drivers
v000002bbd5dc88a0_0 .net *"_ivl_8", 0 0, L_000002bbd5e079b0;  1 drivers
v000002bbd5dc8d00_0 .net "ina", 31 0, v000002bbd5dce3c0_0;  alias, 1 drivers
v000002bbd5dc98e0_0 .net "inb", 31 0, L_000002bbd5e1d300;  alias, 1 drivers
v000002bbd5dc9d40_0 .net "inc", 31 0, v000002bbd5dc0480_0;  alias, 1 drivers
v000002bbd5dc8620_0 .net "ind", 31 0, L_000002bbd5e03970;  alias, 1 drivers
v000002bbd5dc8080_0 .net "out", 31 0, L_000002bbd5e092a0;  alias, 1 drivers
v000002bbd5dc90c0_0 .net "s0", 31 0, L_000002bbd5e090e0;  1 drivers
v000002bbd5dc8120_0 .net "s1", 31 0, L_000002bbd5e07630;  1 drivers
v000002bbd5dc7f40_0 .net "s2", 31 0, L_000002bbd5e07550;  1 drivers
v000002bbd5dc83a0_0 .net "s3", 31 0, L_000002bbd5e085f0;  1 drivers
v000002bbd5dc7a40_0 .net "sel", 1 0, L_000002bbd5e05270;  alias, 1 drivers
L_000002bbd5e02c50 .part L_000002bbd5e05270, 1, 1;
LS_000002bbd5e022f0_0_0 .concat [ 1 1 1 1], L_000002bbd5e08430, L_000002bbd5e08430, L_000002bbd5e08430, L_000002bbd5e08430;
LS_000002bbd5e022f0_0_4 .concat [ 1 1 1 1], L_000002bbd5e08430, L_000002bbd5e08430, L_000002bbd5e08430, L_000002bbd5e08430;
LS_000002bbd5e022f0_0_8 .concat [ 1 1 1 1], L_000002bbd5e08430, L_000002bbd5e08430, L_000002bbd5e08430, L_000002bbd5e08430;
LS_000002bbd5e022f0_0_12 .concat [ 1 1 1 1], L_000002bbd5e08430, L_000002bbd5e08430, L_000002bbd5e08430, L_000002bbd5e08430;
LS_000002bbd5e022f0_0_16 .concat [ 1 1 1 1], L_000002bbd5e08430, L_000002bbd5e08430, L_000002bbd5e08430, L_000002bbd5e08430;
LS_000002bbd5e022f0_0_20 .concat [ 1 1 1 1], L_000002bbd5e08430, L_000002bbd5e08430, L_000002bbd5e08430, L_000002bbd5e08430;
LS_000002bbd5e022f0_0_24 .concat [ 1 1 1 1], L_000002bbd5e08430, L_000002bbd5e08430, L_000002bbd5e08430, L_000002bbd5e08430;
LS_000002bbd5e022f0_0_28 .concat [ 1 1 1 1], L_000002bbd5e08430, L_000002bbd5e08430, L_000002bbd5e08430, L_000002bbd5e08430;
LS_000002bbd5e022f0_1_0 .concat [ 4 4 4 4], LS_000002bbd5e022f0_0_0, LS_000002bbd5e022f0_0_4, LS_000002bbd5e022f0_0_8, LS_000002bbd5e022f0_0_12;
LS_000002bbd5e022f0_1_4 .concat [ 4 4 4 4], LS_000002bbd5e022f0_0_16, LS_000002bbd5e022f0_0_20, LS_000002bbd5e022f0_0_24, LS_000002bbd5e022f0_0_28;
L_000002bbd5e022f0 .concat [ 16 16 0 0], LS_000002bbd5e022f0_1_0, LS_000002bbd5e022f0_1_4;
L_000002bbd5e02ed0 .part L_000002bbd5e05270, 0, 1;
LS_000002bbd5e02110_0_0 .concat [ 1 1 1 1], L_000002bbd5e079b0, L_000002bbd5e079b0, L_000002bbd5e079b0, L_000002bbd5e079b0;
LS_000002bbd5e02110_0_4 .concat [ 1 1 1 1], L_000002bbd5e079b0, L_000002bbd5e079b0, L_000002bbd5e079b0, L_000002bbd5e079b0;
LS_000002bbd5e02110_0_8 .concat [ 1 1 1 1], L_000002bbd5e079b0, L_000002bbd5e079b0, L_000002bbd5e079b0, L_000002bbd5e079b0;
LS_000002bbd5e02110_0_12 .concat [ 1 1 1 1], L_000002bbd5e079b0, L_000002bbd5e079b0, L_000002bbd5e079b0, L_000002bbd5e079b0;
LS_000002bbd5e02110_0_16 .concat [ 1 1 1 1], L_000002bbd5e079b0, L_000002bbd5e079b0, L_000002bbd5e079b0, L_000002bbd5e079b0;
LS_000002bbd5e02110_0_20 .concat [ 1 1 1 1], L_000002bbd5e079b0, L_000002bbd5e079b0, L_000002bbd5e079b0, L_000002bbd5e079b0;
LS_000002bbd5e02110_0_24 .concat [ 1 1 1 1], L_000002bbd5e079b0, L_000002bbd5e079b0, L_000002bbd5e079b0, L_000002bbd5e079b0;
LS_000002bbd5e02110_0_28 .concat [ 1 1 1 1], L_000002bbd5e079b0, L_000002bbd5e079b0, L_000002bbd5e079b0, L_000002bbd5e079b0;
LS_000002bbd5e02110_1_0 .concat [ 4 4 4 4], LS_000002bbd5e02110_0_0, LS_000002bbd5e02110_0_4, LS_000002bbd5e02110_0_8, LS_000002bbd5e02110_0_12;
LS_000002bbd5e02110_1_4 .concat [ 4 4 4 4], LS_000002bbd5e02110_0_16, LS_000002bbd5e02110_0_20, LS_000002bbd5e02110_0_24, LS_000002bbd5e02110_0_28;
L_000002bbd5e02110 .concat [ 16 16 0 0], LS_000002bbd5e02110_1_0, LS_000002bbd5e02110_1_4;
L_000002bbd5e02610 .part L_000002bbd5e05270, 1, 1;
LS_000002bbd5e03ab0_0_0 .concat [ 1 1 1 1], L_000002bbd5e08120, L_000002bbd5e08120, L_000002bbd5e08120, L_000002bbd5e08120;
LS_000002bbd5e03ab0_0_4 .concat [ 1 1 1 1], L_000002bbd5e08120, L_000002bbd5e08120, L_000002bbd5e08120, L_000002bbd5e08120;
LS_000002bbd5e03ab0_0_8 .concat [ 1 1 1 1], L_000002bbd5e08120, L_000002bbd5e08120, L_000002bbd5e08120, L_000002bbd5e08120;
LS_000002bbd5e03ab0_0_12 .concat [ 1 1 1 1], L_000002bbd5e08120, L_000002bbd5e08120, L_000002bbd5e08120, L_000002bbd5e08120;
LS_000002bbd5e03ab0_0_16 .concat [ 1 1 1 1], L_000002bbd5e08120, L_000002bbd5e08120, L_000002bbd5e08120, L_000002bbd5e08120;
LS_000002bbd5e03ab0_0_20 .concat [ 1 1 1 1], L_000002bbd5e08120, L_000002bbd5e08120, L_000002bbd5e08120, L_000002bbd5e08120;
LS_000002bbd5e03ab0_0_24 .concat [ 1 1 1 1], L_000002bbd5e08120, L_000002bbd5e08120, L_000002bbd5e08120, L_000002bbd5e08120;
LS_000002bbd5e03ab0_0_28 .concat [ 1 1 1 1], L_000002bbd5e08120, L_000002bbd5e08120, L_000002bbd5e08120, L_000002bbd5e08120;
LS_000002bbd5e03ab0_1_0 .concat [ 4 4 4 4], LS_000002bbd5e03ab0_0_0, LS_000002bbd5e03ab0_0_4, LS_000002bbd5e03ab0_0_8, LS_000002bbd5e03ab0_0_12;
LS_000002bbd5e03ab0_1_4 .concat [ 4 4 4 4], LS_000002bbd5e03ab0_0_16, LS_000002bbd5e03ab0_0_20, LS_000002bbd5e03ab0_0_24, LS_000002bbd5e03ab0_0_28;
L_000002bbd5e03ab0 .concat [ 16 16 0 0], LS_000002bbd5e03ab0_1_0, LS_000002bbd5e03ab0_1_4;
L_000002bbd5e04370 .part L_000002bbd5e05270, 0, 1;
LS_000002bbd5e038d0_0_0 .concat [ 1 1 1 1], L_000002bbd5e04370, L_000002bbd5e04370, L_000002bbd5e04370, L_000002bbd5e04370;
LS_000002bbd5e038d0_0_4 .concat [ 1 1 1 1], L_000002bbd5e04370, L_000002bbd5e04370, L_000002bbd5e04370, L_000002bbd5e04370;
LS_000002bbd5e038d0_0_8 .concat [ 1 1 1 1], L_000002bbd5e04370, L_000002bbd5e04370, L_000002bbd5e04370, L_000002bbd5e04370;
LS_000002bbd5e038d0_0_12 .concat [ 1 1 1 1], L_000002bbd5e04370, L_000002bbd5e04370, L_000002bbd5e04370, L_000002bbd5e04370;
LS_000002bbd5e038d0_0_16 .concat [ 1 1 1 1], L_000002bbd5e04370, L_000002bbd5e04370, L_000002bbd5e04370, L_000002bbd5e04370;
LS_000002bbd5e038d0_0_20 .concat [ 1 1 1 1], L_000002bbd5e04370, L_000002bbd5e04370, L_000002bbd5e04370, L_000002bbd5e04370;
LS_000002bbd5e038d0_0_24 .concat [ 1 1 1 1], L_000002bbd5e04370, L_000002bbd5e04370, L_000002bbd5e04370, L_000002bbd5e04370;
LS_000002bbd5e038d0_0_28 .concat [ 1 1 1 1], L_000002bbd5e04370, L_000002bbd5e04370, L_000002bbd5e04370, L_000002bbd5e04370;
LS_000002bbd5e038d0_1_0 .concat [ 4 4 4 4], LS_000002bbd5e038d0_0_0, LS_000002bbd5e038d0_0_4, LS_000002bbd5e038d0_0_8, LS_000002bbd5e038d0_0_12;
LS_000002bbd5e038d0_1_4 .concat [ 4 4 4 4], LS_000002bbd5e038d0_0_16, LS_000002bbd5e038d0_0_20, LS_000002bbd5e038d0_0_24, LS_000002bbd5e038d0_0_28;
L_000002bbd5e038d0 .concat [ 16 16 0 0], LS_000002bbd5e038d0_1_0, LS_000002bbd5e038d0_1_4;
L_000002bbd5e03b50 .part L_000002bbd5e05270, 1, 1;
LS_000002bbd5e02890_0_0 .concat [ 1 1 1 1], L_000002bbd5e03b50, L_000002bbd5e03b50, L_000002bbd5e03b50, L_000002bbd5e03b50;
LS_000002bbd5e02890_0_4 .concat [ 1 1 1 1], L_000002bbd5e03b50, L_000002bbd5e03b50, L_000002bbd5e03b50, L_000002bbd5e03b50;
LS_000002bbd5e02890_0_8 .concat [ 1 1 1 1], L_000002bbd5e03b50, L_000002bbd5e03b50, L_000002bbd5e03b50, L_000002bbd5e03b50;
LS_000002bbd5e02890_0_12 .concat [ 1 1 1 1], L_000002bbd5e03b50, L_000002bbd5e03b50, L_000002bbd5e03b50, L_000002bbd5e03b50;
LS_000002bbd5e02890_0_16 .concat [ 1 1 1 1], L_000002bbd5e03b50, L_000002bbd5e03b50, L_000002bbd5e03b50, L_000002bbd5e03b50;
LS_000002bbd5e02890_0_20 .concat [ 1 1 1 1], L_000002bbd5e03b50, L_000002bbd5e03b50, L_000002bbd5e03b50, L_000002bbd5e03b50;
LS_000002bbd5e02890_0_24 .concat [ 1 1 1 1], L_000002bbd5e03b50, L_000002bbd5e03b50, L_000002bbd5e03b50, L_000002bbd5e03b50;
LS_000002bbd5e02890_0_28 .concat [ 1 1 1 1], L_000002bbd5e03b50, L_000002bbd5e03b50, L_000002bbd5e03b50, L_000002bbd5e03b50;
LS_000002bbd5e02890_1_0 .concat [ 4 4 4 4], LS_000002bbd5e02890_0_0, LS_000002bbd5e02890_0_4, LS_000002bbd5e02890_0_8, LS_000002bbd5e02890_0_12;
LS_000002bbd5e02890_1_4 .concat [ 4 4 4 4], LS_000002bbd5e02890_0_16, LS_000002bbd5e02890_0_20, LS_000002bbd5e02890_0_24, LS_000002bbd5e02890_0_28;
L_000002bbd5e02890 .concat [ 16 16 0 0], LS_000002bbd5e02890_1_0, LS_000002bbd5e02890_1_4;
L_000002bbd5e02930 .part L_000002bbd5e05270, 0, 1;
LS_000002bbd5e02e30_0_0 .concat [ 1 1 1 1], L_000002bbd5e07a20, L_000002bbd5e07a20, L_000002bbd5e07a20, L_000002bbd5e07a20;
LS_000002bbd5e02e30_0_4 .concat [ 1 1 1 1], L_000002bbd5e07a20, L_000002bbd5e07a20, L_000002bbd5e07a20, L_000002bbd5e07a20;
LS_000002bbd5e02e30_0_8 .concat [ 1 1 1 1], L_000002bbd5e07a20, L_000002bbd5e07a20, L_000002bbd5e07a20, L_000002bbd5e07a20;
LS_000002bbd5e02e30_0_12 .concat [ 1 1 1 1], L_000002bbd5e07a20, L_000002bbd5e07a20, L_000002bbd5e07a20, L_000002bbd5e07a20;
LS_000002bbd5e02e30_0_16 .concat [ 1 1 1 1], L_000002bbd5e07a20, L_000002bbd5e07a20, L_000002bbd5e07a20, L_000002bbd5e07a20;
LS_000002bbd5e02e30_0_20 .concat [ 1 1 1 1], L_000002bbd5e07a20, L_000002bbd5e07a20, L_000002bbd5e07a20, L_000002bbd5e07a20;
LS_000002bbd5e02e30_0_24 .concat [ 1 1 1 1], L_000002bbd5e07a20, L_000002bbd5e07a20, L_000002bbd5e07a20, L_000002bbd5e07a20;
LS_000002bbd5e02e30_0_28 .concat [ 1 1 1 1], L_000002bbd5e07a20, L_000002bbd5e07a20, L_000002bbd5e07a20, L_000002bbd5e07a20;
LS_000002bbd5e02e30_1_0 .concat [ 4 4 4 4], LS_000002bbd5e02e30_0_0, LS_000002bbd5e02e30_0_4, LS_000002bbd5e02e30_0_8, LS_000002bbd5e02e30_0_12;
LS_000002bbd5e02e30_1_4 .concat [ 4 4 4 4], LS_000002bbd5e02e30_0_16, LS_000002bbd5e02e30_0_20, LS_000002bbd5e02e30_0_24, LS_000002bbd5e02e30_0_28;
L_000002bbd5e02e30 .concat [ 16 16 0 0], LS_000002bbd5e02e30_1_0, LS_000002bbd5e02e30_1_4;
L_000002bbd5e04230 .part L_000002bbd5e05270, 1, 1;
LS_000002bbd5e03c90_0_0 .concat [ 1 1 1 1], L_000002bbd5e04230, L_000002bbd5e04230, L_000002bbd5e04230, L_000002bbd5e04230;
LS_000002bbd5e03c90_0_4 .concat [ 1 1 1 1], L_000002bbd5e04230, L_000002bbd5e04230, L_000002bbd5e04230, L_000002bbd5e04230;
LS_000002bbd5e03c90_0_8 .concat [ 1 1 1 1], L_000002bbd5e04230, L_000002bbd5e04230, L_000002bbd5e04230, L_000002bbd5e04230;
LS_000002bbd5e03c90_0_12 .concat [ 1 1 1 1], L_000002bbd5e04230, L_000002bbd5e04230, L_000002bbd5e04230, L_000002bbd5e04230;
LS_000002bbd5e03c90_0_16 .concat [ 1 1 1 1], L_000002bbd5e04230, L_000002bbd5e04230, L_000002bbd5e04230, L_000002bbd5e04230;
LS_000002bbd5e03c90_0_20 .concat [ 1 1 1 1], L_000002bbd5e04230, L_000002bbd5e04230, L_000002bbd5e04230, L_000002bbd5e04230;
LS_000002bbd5e03c90_0_24 .concat [ 1 1 1 1], L_000002bbd5e04230, L_000002bbd5e04230, L_000002bbd5e04230, L_000002bbd5e04230;
LS_000002bbd5e03c90_0_28 .concat [ 1 1 1 1], L_000002bbd5e04230, L_000002bbd5e04230, L_000002bbd5e04230, L_000002bbd5e04230;
LS_000002bbd5e03c90_1_0 .concat [ 4 4 4 4], LS_000002bbd5e03c90_0_0, LS_000002bbd5e03c90_0_4, LS_000002bbd5e03c90_0_8, LS_000002bbd5e03c90_0_12;
LS_000002bbd5e03c90_1_4 .concat [ 4 4 4 4], LS_000002bbd5e03c90_0_16, LS_000002bbd5e03c90_0_20, LS_000002bbd5e03c90_0_24, LS_000002bbd5e03c90_0_28;
L_000002bbd5e03c90 .concat [ 16 16 0 0], LS_000002bbd5e03c90_1_0, LS_000002bbd5e03c90_1_4;
L_000002bbd5e040f0 .part L_000002bbd5e05270, 0, 1;
LS_000002bbd5e029d0_0_0 .concat [ 1 1 1 1], L_000002bbd5e040f0, L_000002bbd5e040f0, L_000002bbd5e040f0, L_000002bbd5e040f0;
LS_000002bbd5e029d0_0_4 .concat [ 1 1 1 1], L_000002bbd5e040f0, L_000002bbd5e040f0, L_000002bbd5e040f0, L_000002bbd5e040f0;
LS_000002bbd5e029d0_0_8 .concat [ 1 1 1 1], L_000002bbd5e040f0, L_000002bbd5e040f0, L_000002bbd5e040f0, L_000002bbd5e040f0;
LS_000002bbd5e029d0_0_12 .concat [ 1 1 1 1], L_000002bbd5e040f0, L_000002bbd5e040f0, L_000002bbd5e040f0, L_000002bbd5e040f0;
LS_000002bbd5e029d0_0_16 .concat [ 1 1 1 1], L_000002bbd5e040f0, L_000002bbd5e040f0, L_000002bbd5e040f0, L_000002bbd5e040f0;
LS_000002bbd5e029d0_0_20 .concat [ 1 1 1 1], L_000002bbd5e040f0, L_000002bbd5e040f0, L_000002bbd5e040f0, L_000002bbd5e040f0;
LS_000002bbd5e029d0_0_24 .concat [ 1 1 1 1], L_000002bbd5e040f0, L_000002bbd5e040f0, L_000002bbd5e040f0, L_000002bbd5e040f0;
LS_000002bbd5e029d0_0_28 .concat [ 1 1 1 1], L_000002bbd5e040f0, L_000002bbd5e040f0, L_000002bbd5e040f0, L_000002bbd5e040f0;
LS_000002bbd5e029d0_1_0 .concat [ 4 4 4 4], LS_000002bbd5e029d0_0_0, LS_000002bbd5e029d0_0_4, LS_000002bbd5e029d0_0_8, LS_000002bbd5e029d0_0_12;
LS_000002bbd5e029d0_1_4 .concat [ 4 4 4 4], LS_000002bbd5e029d0_0_16, LS_000002bbd5e029d0_0_20, LS_000002bbd5e029d0_0_24, LS_000002bbd5e029d0_0_28;
L_000002bbd5e029d0 .concat [ 16 16 0 0], LS_000002bbd5e029d0_1_0, LS_000002bbd5e029d0_1_4;
S_000002bbd5bc0940 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002bbd5bcda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002bbd5e090e0 .functor AND 32, L_000002bbd5e022f0, L_000002bbd5e02110, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002bbd5dc3e50_0 .net "in1", 31 0, L_000002bbd5e022f0;  1 drivers
v000002bbd5dc36d0_0 .net "in2", 31 0, L_000002bbd5e02110;  1 drivers
v000002bbd5dc1bf0_0 .net "out", 31 0, L_000002bbd5e090e0;  alias, 1 drivers
S_000002bbd5bc0ad0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002bbd5bcda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002bbd5e07630 .functor AND 32, L_000002bbd5e03ab0, L_000002bbd5e038d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002bbd5dc1fb0_0 .net "in1", 31 0, L_000002bbd5e03ab0;  1 drivers
v000002bbd5dc1e70_0 .net "in2", 31 0, L_000002bbd5e038d0;  1 drivers
v000002bbd5dc2550_0 .net "out", 31 0, L_000002bbd5e07630;  alias, 1 drivers
S_000002bbd5b6c4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002bbd5bcda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002bbd5e07550 .functor AND 32, L_000002bbd5e02890, L_000002bbd5e02e30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002bbd5dc4030_0 .net "in1", 31 0, L_000002bbd5e02890;  1 drivers
v000002bbd5dc3950_0 .net "in2", 31 0, L_000002bbd5e02e30;  1 drivers
v000002bbd5dc3810_0 .net "out", 31 0, L_000002bbd5e07550;  alias, 1 drivers
S_000002bbd5dc72e0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002bbd5bcda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002bbd5e085f0 .functor AND 32, L_000002bbd5e03c90, L_000002bbd5e029d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002bbd5dc3ef0_0 .net "in1", 31 0, L_000002bbd5e03c90;  1 drivers
v000002bbd5dc1c90_0 .net "in2", 31 0, L_000002bbd5e029d0;  1 drivers
v000002bbd5dc1f10_0 .net "out", 31 0, L_000002bbd5e085f0;  alias, 1 drivers
S_000002bbd5dc6980 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002bbd5bcd8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002bbd5d5b090 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002bbd5e09380 .functor NOT 1, L_000002bbd5e024d0, C4<0>, C4<0>, C4<0>;
L_000002bbd5e09310 .functor NOT 1, L_000002bbd5e02d90, C4<0>, C4<0>, C4<0>;
L_000002bbd5e093f0 .functor NOT 1, L_000002bbd5e02a70, C4<0>, C4<0>, C4<0>;
L_000002bbd5d422e0 .functor NOT 1, L_000002bbd5e02f70, C4<0>, C4<0>, C4<0>;
L_000002bbd5e1ca40 .functor AND 32, L_000002bbd5e09230, v000002bbd5dcd9c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bbd5e1b620 .functor AND 32, L_000002bbd5e09460, L_000002bbd5e1d300, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bbd5e1c570 .functor OR 32, L_000002bbd5e1ca40, L_000002bbd5e1b620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002bbd5e1c490 .functor AND 32, L_000002bbd5e09150, v000002bbd5dc0480_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bbd5e1c180 .functor OR 32, L_000002bbd5e1c570, L_000002bbd5e1c490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002bbd5e1b7e0 .functor AND 32, L_000002bbd5e1baf0, L_000002bbd5e03970, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bbd5e1cc00 .functor OR 32, L_000002bbd5e1c180, L_000002bbd5e1b7e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002bbd5dc8a80_0 .net *"_ivl_1", 0 0, L_000002bbd5e024d0;  1 drivers
v000002bbd5dca100_0 .net *"_ivl_13", 0 0, L_000002bbd5e02a70;  1 drivers
v000002bbd5dc7fe0_0 .net *"_ivl_14", 0 0, L_000002bbd5e093f0;  1 drivers
v000002bbd5dc79a0_0 .net *"_ivl_19", 0 0, L_000002bbd5e04190;  1 drivers
v000002bbd5dc8260_0 .net *"_ivl_2", 0 0, L_000002bbd5e09380;  1 drivers
v000002bbd5dc7ae0_0 .net *"_ivl_23", 0 0, L_000002bbd5e03dd0;  1 drivers
v000002bbd5dc9840_0 .net *"_ivl_27", 0 0, L_000002bbd5e02f70;  1 drivers
v000002bbd5dc86c0_0 .net *"_ivl_28", 0 0, L_000002bbd5d422e0;  1 drivers
v000002bbd5dc7cc0_0 .net *"_ivl_33", 0 0, L_000002bbd5e03510;  1 drivers
v000002bbd5dc8760_0 .net *"_ivl_37", 0 0, L_000002bbd5e021b0;  1 drivers
v000002bbd5dc8800_0 .net *"_ivl_40", 31 0, L_000002bbd5e1ca40;  1 drivers
v000002bbd5dc8b20_0 .net *"_ivl_42", 31 0, L_000002bbd5e1b620;  1 drivers
v000002bbd5dc8940_0 .net *"_ivl_44", 31 0, L_000002bbd5e1c570;  1 drivers
v000002bbd5dc8bc0_0 .net *"_ivl_46", 31 0, L_000002bbd5e1c490;  1 drivers
v000002bbd5dc8da0_0 .net *"_ivl_48", 31 0, L_000002bbd5e1c180;  1 drivers
v000002bbd5dc8e40_0 .net *"_ivl_50", 31 0, L_000002bbd5e1b7e0;  1 drivers
v000002bbd5dc8ee0_0 .net *"_ivl_7", 0 0, L_000002bbd5e02d90;  1 drivers
v000002bbd5dc9020_0 .net *"_ivl_8", 0 0, L_000002bbd5e09310;  1 drivers
v000002bbd5dc9160_0 .net "ina", 31 0, v000002bbd5dcd9c0_0;  alias, 1 drivers
v000002bbd5dc7d60_0 .net "inb", 31 0, L_000002bbd5e1d300;  alias, 1 drivers
v000002bbd5dc9200_0 .net "inc", 31 0, v000002bbd5dc0480_0;  alias, 1 drivers
v000002bbd5dc9340_0 .net "ind", 31 0, L_000002bbd5e03970;  alias, 1 drivers
v000002bbd5dc93e0_0 .net "out", 31 0, L_000002bbd5e1cc00;  alias, 1 drivers
v000002bbd5dc9480_0 .net "s0", 31 0, L_000002bbd5e09230;  1 drivers
v000002bbd5dc9520_0 .net "s1", 31 0, L_000002bbd5e09460;  1 drivers
v000002bbd5dc95c0_0 .net "s2", 31 0, L_000002bbd5e09150;  1 drivers
v000002bbd5dc9660_0 .net "s3", 31 0, L_000002bbd5e1baf0;  1 drivers
v000002bbd5dc9700_0 .net "sel", 1 0, L_000002bbd5e06d50;  alias, 1 drivers
L_000002bbd5e024d0 .part L_000002bbd5e06d50, 1, 1;
LS_000002bbd5e02bb0_0_0 .concat [ 1 1 1 1], L_000002bbd5e09380, L_000002bbd5e09380, L_000002bbd5e09380, L_000002bbd5e09380;
LS_000002bbd5e02bb0_0_4 .concat [ 1 1 1 1], L_000002bbd5e09380, L_000002bbd5e09380, L_000002bbd5e09380, L_000002bbd5e09380;
LS_000002bbd5e02bb0_0_8 .concat [ 1 1 1 1], L_000002bbd5e09380, L_000002bbd5e09380, L_000002bbd5e09380, L_000002bbd5e09380;
LS_000002bbd5e02bb0_0_12 .concat [ 1 1 1 1], L_000002bbd5e09380, L_000002bbd5e09380, L_000002bbd5e09380, L_000002bbd5e09380;
LS_000002bbd5e02bb0_0_16 .concat [ 1 1 1 1], L_000002bbd5e09380, L_000002bbd5e09380, L_000002bbd5e09380, L_000002bbd5e09380;
LS_000002bbd5e02bb0_0_20 .concat [ 1 1 1 1], L_000002bbd5e09380, L_000002bbd5e09380, L_000002bbd5e09380, L_000002bbd5e09380;
LS_000002bbd5e02bb0_0_24 .concat [ 1 1 1 1], L_000002bbd5e09380, L_000002bbd5e09380, L_000002bbd5e09380, L_000002bbd5e09380;
LS_000002bbd5e02bb0_0_28 .concat [ 1 1 1 1], L_000002bbd5e09380, L_000002bbd5e09380, L_000002bbd5e09380, L_000002bbd5e09380;
LS_000002bbd5e02bb0_1_0 .concat [ 4 4 4 4], LS_000002bbd5e02bb0_0_0, LS_000002bbd5e02bb0_0_4, LS_000002bbd5e02bb0_0_8, LS_000002bbd5e02bb0_0_12;
LS_000002bbd5e02bb0_1_4 .concat [ 4 4 4 4], LS_000002bbd5e02bb0_0_16, LS_000002bbd5e02bb0_0_20, LS_000002bbd5e02bb0_0_24, LS_000002bbd5e02bb0_0_28;
L_000002bbd5e02bb0 .concat [ 16 16 0 0], LS_000002bbd5e02bb0_1_0, LS_000002bbd5e02bb0_1_4;
L_000002bbd5e02d90 .part L_000002bbd5e06d50, 0, 1;
LS_000002bbd5e044b0_0_0 .concat [ 1 1 1 1], L_000002bbd5e09310, L_000002bbd5e09310, L_000002bbd5e09310, L_000002bbd5e09310;
LS_000002bbd5e044b0_0_4 .concat [ 1 1 1 1], L_000002bbd5e09310, L_000002bbd5e09310, L_000002bbd5e09310, L_000002bbd5e09310;
LS_000002bbd5e044b0_0_8 .concat [ 1 1 1 1], L_000002bbd5e09310, L_000002bbd5e09310, L_000002bbd5e09310, L_000002bbd5e09310;
LS_000002bbd5e044b0_0_12 .concat [ 1 1 1 1], L_000002bbd5e09310, L_000002bbd5e09310, L_000002bbd5e09310, L_000002bbd5e09310;
LS_000002bbd5e044b0_0_16 .concat [ 1 1 1 1], L_000002bbd5e09310, L_000002bbd5e09310, L_000002bbd5e09310, L_000002bbd5e09310;
LS_000002bbd5e044b0_0_20 .concat [ 1 1 1 1], L_000002bbd5e09310, L_000002bbd5e09310, L_000002bbd5e09310, L_000002bbd5e09310;
LS_000002bbd5e044b0_0_24 .concat [ 1 1 1 1], L_000002bbd5e09310, L_000002bbd5e09310, L_000002bbd5e09310, L_000002bbd5e09310;
LS_000002bbd5e044b0_0_28 .concat [ 1 1 1 1], L_000002bbd5e09310, L_000002bbd5e09310, L_000002bbd5e09310, L_000002bbd5e09310;
LS_000002bbd5e044b0_1_0 .concat [ 4 4 4 4], LS_000002bbd5e044b0_0_0, LS_000002bbd5e044b0_0_4, LS_000002bbd5e044b0_0_8, LS_000002bbd5e044b0_0_12;
LS_000002bbd5e044b0_1_4 .concat [ 4 4 4 4], LS_000002bbd5e044b0_0_16, LS_000002bbd5e044b0_0_20, LS_000002bbd5e044b0_0_24, LS_000002bbd5e044b0_0_28;
L_000002bbd5e044b0 .concat [ 16 16 0 0], LS_000002bbd5e044b0_1_0, LS_000002bbd5e044b0_1_4;
L_000002bbd5e02a70 .part L_000002bbd5e06d50, 1, 1;
LS_000002bbd5e03a10_0_0 .concat [ 1 1 1 1], L_000002bbd5e093f0, L_000002bbd5e093f0, L_000002bbd5e093f0, L_000002bbd5e093f0;
LS_000002bbd5e03a10_0_4 .concat [ 1 1 1 1], L_000002bbd5e093f0, L_000002bbd5e093f0, L_000002bbd5e093f0, L_000002bbd5e093f0;
LS_000002bbd5e03a10_0_8 .concat [ 1 1 1 1], L_000002bbd5e093f0, L_000002bbd5e093f0, L_000002bbd5e093f0, L_000002bbd5e093f0;
LS_000002bbd5e03a10_0_12 .concat [ 1 1 1 1], L_000002bbd5e093f0, L_000002bbd5e093f0, L_000002bbd5e093f0, L_000002bbd5e093f0;
LS_000002bbd5e03a10_0_16 .concat [ 1 1 1 1], L_000002bbd5e093f0, L_000002bbd5e093f0, L_000002bbd5e093f0, L_000002bbd5e093f0;
LS_000002bbd5e03a10_0_20 .concat [ 1 1 1 1], L_000002bbd5e093f0, L_000002bbd5e093f0, L_000002bbd5e093f0, L_000002bbd5e093f0;
LS_000002bbd5e03a10_0_24 .concat [ 1 1 1 1], L_000002bbd5e093f0, L_000002bbd5e093f0, L_000002bbd5e093f0, L_000002bbd5e093f0;
LS_000002bbd5e03a10_0_28 .concat [ 1 1 1 1], L_000002bbd5e093f0, L_000002bbd5e093f0, L_000002bbd5e093f0, L_000002bbd5e093f0;
LS_000002bbd5e03a10_1_0 .concat [ 4 4 4 4], LS_000002bbd5e03a10_0_0, LS_000002bbd5e03a10_0_4, LS_000002bbd5e03a10_0_8, LS_000002bbd5e03a10_0_12;
LS_000002bbd5e03a10_1_4 .concat [ 4 4 4 4], LS_000002bbd5e03a10_0_16, LS_000002bbd5e03a10_0_20, LS_000002bbd5e03a10_0_24, LS_000002bbd5e03a10_0_28;
L_000002bbd5e03a10 .concat [ 16 16 0 0], LS_000002bbd5e03a10_1_0, LS_000002bbd5e03a10_1_4;
L_000002bbd5e04190 .part L_000002bbd5e06d50, 0, 1;
LS_000002bbd5e01f30_0_0 .concat [ 1 1 1 1], L_000002bbd5e04190, L_000002bbd5e04190, L_000002bbd5e04190, L_000002bbd5e04190;
LS_000002bbd5e01f30_0_4 .concat [ 1 1 1 1], L_000002bbd5e04190, L_000002bbd5e04190, L_000002bbd5e04190, L_000002bbd5e04190;
LS_000002bbd5e01f30_0_8 .concat [ 1 1 1 1], L_000002bbd5e04190, L_000002bbd5e04190, L_000002bbd5e04190, L_000002bbd5e04190;
LS_000002bbd5e01f30_0_12 .concat [ 1 1 1 1], L_000002bbd5e04190, L_000002bbd5e04190, L_000002bbd5e04190, L_000002bbd5e04190;
LS_000002bbd5e01f30_0_16 .concat [ 1 1 1 1], L_000002bbd5e04190, L_000002bbd5e04190, L_000002bbd5e04190, L_000002bbd5e04190;
LS_000002bbd5e01f30_0_20 .concat [ 1 1 1 1], L_000002bbd5e04190, L_000002bbd5e04190, L_000002bbd5e04190, L_000002bbd5e04190;
LS_000002bbd5e01f30_0_24 .concat [ 1 1 1 1], L_000002bbd5e04190, L_000002bbd5e04190, L_000002bbd5e04190, L_000002bbd5e04190;
LS_000002bbd5e01f30_0_28 .concat [ 1 1 1 1], L_000002bbd5e04190, L_000002bbd5e04190, L_000002bbd5e04190, L_000002bbd5e04190;
LS_000002bbd5e01f30_1_0 .concat [ 4 4 4 4], LS_000002bbd5e01f30_0_0, LS_000002bbd5e01f30_0_4, LS_000002bbd5e01f30_0_8, LS_000002bbd5e01f30_0_12;
LS_000002bbd5e01f30_1_4 .concat [ 4 4 4 4], LS_000002bbd5e01f30_0_16, LS_000002bbd5e01f30_0_20, LS_000002bbd5e01f30_0_24, LS_000002bbd5e01f30_0_28;
L_000002bbd5e01f30 .concat [ 16 16 0 0], LS_000002bbd5e01f30_1_0, LS_000002bbd5e01f30_1_4;
L_000002bbd5e03dd0 .part L_000002bbd5e06d50, 1, 1;
LS_000002bbd5e03e70_0_0 .concat [ 1 1 1 1], L_000002bbd5e03dd0, L_000002bbd5e03dd0, L_000002bbd5e03dd0, L_000002bbd5e03dd0;
LS_000002bbd5e03e70_0_4 .concat [ 1 1 1 1], L_000002bbd5e03dd0, L_000002bbd5e03dd0, L_000002bbd5e03dd0, L_000002bbd5e03dd0;
LS_000002bbd5e03e70_0_8 .concat [ 1 1 1 1], L_000002bbd5e03dd0, L_000002bbd5e03dd0, L_000002bbd5e03dd0, L_000002bbd5e03dd0;
LS_000002bbd5e03e70_0_12 .concat [ 1 1 1 1], L_000002bbd5e03dd0, L_000002bbd5e03dd0, L_000002bbd5e03dd0, L_000002bbd5e03dd0;
LS_000002bbd5e03e70_0_16 .concat [ 1 1 1 1], L_000002bbd5e03dd0, L_000002bbd5e03dd0, L_000002bbd5e03dd0, L_000002bbd5e03dd0;
LS_000002bbd5e03e70_0_20 .concat [ 1 1 1 1], L_000002bbd5e03dd0, L_000002bbd5e03dd0, L_000002bbd5e03dd0, L_000002bbd5e03dd0;
LS_000002bbd5e03e70_0_24 .concat [ 1 1 1 1], L_000002bbd5e03dd0, L_000002bbd5e03dd0, L_000002bbd5e03dd0, L_000002bbd5e03dd0;
LS_000002bbd5e03e70_0_28 .concat [ 1 1 1 1], L_000002bbd5e03dd0, L_000002bbd5e03dd0, L_000002bbd5e03dd0, L_000002bbd5e03dd0;
LS_000002bbd5e03e70_1_0 .concat [ 4 4 4 4], LS_000002bbd5e03e70_0_0, LS_000002bbd5e03e70_0_4, LS_000002bbd5e03e70_0_8, LS_000002bbd5e03e70_0_12;
LS_000002bbd5e03e70_1_4 .concat [ 4 4 4 4], LS_000002bbd5e03e70_0_16, LS_000002bbd5e03e70_0_20, LS_000002bbd5e03e70_0_24, LS_000002bbd5e03e70_0_28;
L_000002bbd5e03e70 .concat [ 16 16 0 0], LS_000002bbd5e03e70_1_0, LS_000002bbd5e03e70_1_4;
L_000002bbd5e02f70 .part L_000002bbd5e06d50, 0, 1;
LS_000002bbd5e03bf0_0_0 .concat [ 1 1 1 1], L_000002bbd5d422e0, L_000002bbd5d422e0, L_000002bbd5d422e0, L_000002bbd5d422e0;
LS_000002bbd5e03bf0_0_4 .concat [ 1 1 1 1], L_000002bbd5d422e0, L_000002bbd5d422e0, L_000002bbd5d422e0, L_000002bbd5d422e0;
LS_000002bbd5e03bf0_0_8 .concat [ 1 1 1 1], L_000002bbd5d422e0, L_000002bbd5d422e0, L_000002bbd5d422e0, L_000002bbd5d422e0;
LS_000002bbd5e03bf0_0_12 .concat [ 1 1 1 1], L_000002bbd5d422e0, L_000002bbd5d422e0, L_000002bbd5d422e0, L_000002bbd5d422e0;
LS_000002bbd5e03bf0_0_16 .concat [ 1 1 1 1], L_000002bbd5d422e0, L_000002bbd5d422e0, L_000002bbd5d422e0, L_000002bbd5d422e0;
LS_000002bbd5e03bf0_0_20 .concat [ 1 1 1 1], L_000002bbd5d422e0, L_000002bbd5d422e0, L_000002bbd5d422e0, L_000002bbd5d422e0;
LS_000002bbd5e03bf0_0_24 .concat [ 1 1 1 1], L_000002bbd5d422e0, L_000002bbd5d422e0, L_000002bbd5d422e0, L_000002bbd5d422e0;
LS_000002bbd5e03bf0_0_28 .concat [ 1 1 1 1], L_000002bbd5d422e0, L_000002bbd5d422e0, L_000002bbd5d422e0, L_000002bbd5d422e0;
LS_000002bbd5e03bf0_1_0 .concat [ 4 4 4 4], LS_000002bbd5e03bf0_0_0, LS_000002bbd5e03bf0_0_4, LS_000002bbd5e03bf0_0_8, LS_000002bbd5e03bf0_0_12;
LS_000002bbd5e03bf0_1_4 .concat [ 4 4 4 4], LS_000002bbd5e03bf0_0_16, LS_000002bbd5e03bf0_0_20, LS_000002bbd5e03bf0_0_24, LS_000002bbd5e03bf0_0_28;
L_000002bbd5e03bf0 .concat [ 16 16 0 0], LS_000002bbd5e03bf0_1_0, LS_000002bbd5e03bf0_1_4;
L_000002bbd5e03510 .part L_000002bbd5e06d50, 1, 1;
LS_000002bbd5e031f0_0_0 .concat [ 1 1 1 1], L_000002bbd5e03510, L_000002bbd5e03510, L_000002bbd5e03510, L_000002bbd5e03510;
LS_000002bbd5e031f0_0_4 .concat [ 1 1 1 1], L_000002bbd5e03510, L_000002bbd5e03510, L_000002bbd5e03510, L_000002bbd5e03510;
LS_000002bbd5e031f0_0_8 .concat [ 1 1 1 1], L_000002bbd5e03510, L_000002bbd5e03510, L_000002bbd5e03510, L_000002bbd5e03510;
LS_000002bbd5e031f0_0_12 .concat [ 1 1 1 1], L_000002bbd5e03510, L_000002bbd5e03510, L_000002bbd5e03510, L_000002bbd5e03510;
LS_000002bbd5e031f0_0_16 .concat [ 1 1 1 1], L_000002bbd5e03510, L_000002bbd5e03510, L_000002bbd5e03510, L_000002bbd5e03510;
LS_000002bbd5e031f0_0_20 .concat [ 1 1 1 1], L_000002bbd5e03510, L_000002bbd5e03510, L_000002bbd5e03510, L_000002bbd5e03510;
LS_000002bbd5e031f0_0_24 .concat [ 1 1 1 1], L_000002bbd5e03510, L_000002bbd5e03510, L_000002bbd5e03510, L_000002bbd5e03510;
LS_000002bbd5e031f0_0_28 .concat [ 1 1 1 1], L_000002bbd5e03510, L_000002bbd5e03510, L_000002bbd5e03510, L_000002bbd5e03510;
LS_000002bbd5e031f0_1_0 .concat [ 4 4 4 4], LS_000002bbd5e031f0_0_0, LS_000002bbd5e031f0_0_4, LS_000002bbd5e031f0_0_8, LS_000002bbd5e031f0_0_12;
LS_000002bbd5e031f0_1_4 .concat [ 4 4 4 4], LS_000002bbd5e031f0_0_16, LS_000002bbd5e031f0_0_20, LS_000002bbd5e031f0_0_24, LS_000002bbd5e031f0_0_28;
L_000002bbd5e031f0 .concat [ 16 16 0 0], LS_000002bbd5e031f0_1_0, LS_000002bbd5e031f0_1_4;
L_000002bbd5e021b0 .part L_000002bbd5e06d50, 0, 1;
LS_000002bbd5e03010_0_0 .concat [ 1 1 1 1], L_000002bbd5e021b0, L_000002bbd5e021b0, L_000002bbd5e021b0, L_000002bbd5e021b0;
LS_000002bbd5e03010_0_4 .concat [ 1 1 1 1], L_000002bbd5e021b0, L_000002bbd5e021b0, L_000002bbd5e021b0, L_000002bbd5e021b0;
LS_000002bbd5e03010_0_8 .concat [ 1 1 1 1], L_000002bbd5e021b0, L_000002bbd5e021b0, L_000002bbd5e021b0, L_000002bbd5e021b0;
LS_000002bbd5e03010_0_12 .concat [ 1 1 1 1], L_000002bbd5e021b0, L_000002bbd5e021b0, L_000002bbd5e021b0, L_000002bbd5e021b0;
LS_000002bbd5e03010_0_16 .concat [ 1 1 1 1], L_000002bbd5e021b0, L_000002bbd5e021b0, L_000002bbd5e021b0, L_000002bbd5e021b0;
LS_000002bbd5e03010_0_20 .concat [ 1 1 1 1], L_000002bbd5e021b0, L_000002bbd5e021b0, L_000002bbd5e021b0, L_000002bbd5e021b0;
LS_000002bbd5e03010_0_24 .concat [ 1 1 1 1], L_000002bbd5e021b0, L_000002bbd5e021b0, L_000002bbd5e021b0, L_000002bbd5e021b0;
LS_000002bbd5e03010_0_28 .concat [ 1 1 1 1], L_000002bbd5e021b0, L_000002bbd5e021b0, L_000002bbd5e021b0, L_000002bbd5e021b0;
LS_000002bbd5e03010_1_0 .concat [ 4 4 4 4], LS_000002bbd5e03010_0_0, LS_000002bbd5e03010_0_4, LS_000002bbd5e03010_0_8, LS_000002bbd5e03010_0_12;
LS_000002bbd5e03010_1_4 .concat [ 4 4 4 4], LS_000002bbd5e03010_0_16, LS_000002bbd5e03010_0_20, LS_000002bbd5e03010_0_24, LS_000002bbd5e03010_0_28;
L_000002bbd5e03010 .concat [ 16 16 0 0], LS_000002bbd5e03010_1_0, LS_000002bbd5e03010_1_4;
S_000002bbd5dc7790 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002bbd5dc6980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002bbd5e09230 .functor AND 32, L_000002bbd5e02bb0, L_000002bbd5e044b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002bbd5dc9e80_0 .net "in1", 31 0, L_000002bbd5e02bb0;  1 drivers
v000002bbd5dc9980_0 .net "in2", 31 0, L_000002bbd5e044b0;  1 drivers
v000002bbd5dc9f20_0 .net "out", 31 0, L_000002bbd5e09230;  alias, 1 drivers
S_000002bbd5dc7150 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002bbd5dc6980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002bbd5e09460 .functor AND 32, L_000002bbd5e03a10, L_000002bbd5e01f30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002bbd5dc81c0_0 .net "in1", 31 0, L_000002bbd5e03a10;  1 drivers
v000002bbd5dc8300_0 .net "in2", 31 0, L_000002bbd5e01f30;  1 drivers
v000002bbd5dc9a20_0 .net "out", 31 0, L_000002bbd5e09460;  alias, 1 drivers
S_000002bbd5dc6ca0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002bbd5dc6980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002bbd5e09150 .functor AND 32, L_000002bbd5e03e70, L_000002bbd5e03bf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002bbd5dc9fc0_0 .net "in1", 31 0, L_000002bbd5e03e70;  1 drivers
v000002bbd5dc7c20_0 .net "in2", 31 0, L_000002bbd5e03bf0;  1 drivers
v000002bbd5dc7ea0_0 .net "out", 31 0, L_000002bbd5e09150;  alias, 1 drivers
S_000002bbd5dc6e30 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002bbd5dc6980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002bbd5e1baf0 .functor AND 32, L_000002bbd5e031f0, L_000002bbd5e03010, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002bbd5dca060_0 .net "in1", 31 0, L_000002bbd5e031f0;  1 drivers
v000002bbd5dc8c60_0 .net "in2", 31 0, L_000002bbd5e03010;  1 drivers
v000002bbd5dc8f80_0 .net "out", 31 0, L_000002bbd5e1baf0;  alias, 1 drivers
S_000002bbd5dc7470 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002bbd5bcd8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002bbd5d5a950 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002bbd5e1c7a0 .functor NOT 1, L_000002bbd5e02cf0, C4<0>, C4<0>, C4<0>;
L_000002bbd5e1b4d0 .functor NOT 1, L_000002bbd5e02430, C4<0>, C4<0>, C4<0>;
L_000002bbd5e1c810 .functor NOT 1, L_000002bbd5e035b0, C4<0>, C4<0>, C4<0>;
L_000002bbd5e1c8f0 .functor NOT 1, L_000002bbd5e03330, C4<0>, C4<0>, C4<0>;
L_000002bbd5e1bbd0 .functor AND 32, L_000002bbd5e1bd90, v000002bbd5dcef00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bbd5e1c1f0 .functor AND 32, L_000002bbd5e1c880, L_000002bbd5e1d300, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bbd5e1b540 .functor OR 32, L_000002bbd5e1bbd0, L_000002bbd5e1c1f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002bbd5e1c110 .functor AND 32, L_000002bbd5e1bb60, v000002bbd5dc0480_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bbd5e1bc40 .functor OR 32, L_000002bbd5e1b540, L_000002bbd5e1c110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002bbd5e1c9d0 .functor AND 32, L_000002bbd5e1c960, L_000002bbd5e03970, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bbd5e1cab0 .functor OR 32, L_000002bbd5e1bc40, L_000002bbd5e1c9d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002bbd5dcb280_0 .net *"_ivl_1", 0 0, L_000002bbd5e02cf0;  1 drivers
v000002bbd5dcace0_0 .net *"_ivl_13", 0 0, L_000002bbd5e035b0;  1 drivers
v000002bbd5dcaec0_0 .net *"_ivl_14", 0 0, L_000002bbd5e1c810;  1 drivers
v000002bbd5dcb3c0_0 .net *"_ivl_19", 0 0, L_000002bbd5e03290;  1 drivers
v000002bbd5dcb500_0 .net *"_ivl_2", 0 0, L_000002bbd5e1c7a0;  1 drivers
v000002bbd5dca2e0_0 .net *"_ivl_23", 0 0, L_000002bbd5e02b10;  1 drivers
v000002bbd5dcb6e0_0 .net *"_ivl_27", 0 0, L_000002bbd5e03330;  1 drivers
v000002bbd5dcb5a0_0 .net *"_ivl_28", 0 0, L_000002bbd5e1c8f0;  1 drivers
v000002bbd5dcb780_0 .net *"_ivl_33", 0 0, L_000002bbd5e033d0;  1 drivers
v000002bbd5dcb820_0 .net *"_ivl_37", 0 0, L_000002bbd5e036f0;  1 drivers
v000002bbd5dca1a0_0 .net *"_ivl_40", 31 0, L_000002bbd5e1bbd0;  1 drivers
v000002bbd5dca240_0 .net *"_ivl_42", 31 0, L_000002bbd5e1c1f0;  1 drivers
v000002bbd5dcaf60_0 .net *"_ivl_44", 31 0, L_000002bbd5e1b540;  1 drivers
v000002bbd5dcac40_0 .net *"_ivl_46", 31 0, L_000002bbd5e1c110;  1 drivers
v000002bbd5dca420_0 .net *"_ivl_48", 31 0, L_000002bbd5e1bc40;  1 drivers
v000002bbd5dca9c0_0 .net *"_ivl_50", 31 0, L_000002bbd5e1c9d0;  1 drivers
v000002bbd5dca600_0 .net *"_ivl_7", 0 0, L_000002bbd5e02430;  1 drivers
v000002bbd5dca4c0_0 .net *"_ivl_8", 0 0, L_000002bbd5e1b4d0;  1 drivers
v000002bbd5dca6a0_0 .net "ina", 31 0, v000002bbd5dcef00_0;  alias, 1 drivers
v000002bbd5dcb000_0 .net "inb", 31 0, L_000002bbd5e1d300;  alias, 1 drivers
v000002bbd5dcad80_0 .net "inc", 31 0, v000002bbd5dc0480_0;  alias, 1 drivers
v000002bbd5dca7e0_0 .net "ind", 31 0, L_000002bbd5e03970;  alias, 1 drivers
v000002bbd5dca920_0 .net "out", 31 0, L_000002bbd5e1cab0;  alias, 1 drivers
v000002bbd5dca740_0 .net "s0", 31 0, L_000002bbd5e1bd90;  1 drivers
v000002bbd5dcae20_0 .net "s1", 31 0, L_000002bbd5e1c880;  1 drivers
v000002bbd5dcb140_0 .net "s2", 31 0, L_000002bbd5e1bb60;  1 drivers
v000002bbd5dcf860_0 .net "s3", 31 0, L_000002bbd5e1c960;  1 drivers
v000002bbd5dcf2c0_0 .net "sel", 1 0, L_000002bbd5e06df0;  alias, 1 drivers
L_000002bbd5e02cf0 .part L_000002bbd5e06df0, 1, 1;
LS_000002bbd5e02070_0_0 .concat [ 1 1 1 1], L_000002bbd5e1c7a0, L_000002bbd5e1c7a0, L_000002bbd5e1c7a0, L_000002bbd5e1c7a0;
LS_000002bbd5e02070_0_4 .concat [ 1 1 1 1], L_000002bbd5e1c7a0, L_000002bbd5e1c7a0, L_000002bbd5e1c7a0, L_000002bbd5e1c7a0;
LS_000002bbd5e02070_0_8 .concat [ 1 1 1 1], L_000002bbd5e1c7a0, L_000002bbd5e1c7a0, L_000002bbd5e1c7a0, L_000002bbd5e1c7a0;
LS_000002bbd5e02070_0_12 .concat [ 1 1 1 1], L_000002bbd5e1c7a0, L_000002bbd5e1c7a0, L_000002bbd5e1c7a0, L_000002bbd5e1c7a0;
LS_000002bbd5e02070_0_16 .concat [ 1 1 1 1], L_000002bbd5e1c7a0, L_000002bbd5e1c7a0, L_000002bbd5e1c7a0, L_000002bbd5e1c7a0;
LS_000002bbd5e02070_0_20 .concat [ 1 1 1 1], L_000002bbd5e1c7a0, L_000002bbd5e1c7a0, L_000002bbd5e1c7a0, L_000002bbd5e1c7a0;
LS_000002bbd5e02070_0_24 .concat [ 1 1 1 1], L_000002bbd5e1c7a0, L_000002bbd5e1c7a0, L_000002bbd5e1c7a0, L_000002bbd5e1c7a0;
LS_000002bbd5e02070_0_28 .concat [ 1 1 1 1], L_000002bbd5e1c7a0, L_000002bbd5e1c7a0, L_000002bbd5e1c7a0, L_000002bbd5e1c7a0;
LS_000002bbd5e02070_1_0 .concat [ 4 4 4 4], LS_000002bbd5e02070_0_0, LS_000002bbd5e02070_0_4, LS_000002bbd5e02070_0_8, LS_000002bbd5e02070_0_12;
LS_000002bbd5e02070_1_4 .concat [ 4 4 4 4], LS_000002bbd5e02070_0_16, LS_000002bbd5e02070_0_20, LS_000002bbd5e02070_0_24, LS_000002bbd5e02070_0_28;
L_000002bbd5e02070 .concat [ 16 16 0 0], LS_000002bbd5e02070_1_0, LS_000002bbd5e02070_1_4;
L_000002bbd5e02430 .part L_000002bbd5e06df0, 0, 1;
LS_000002bbd5e042d0_0_0 .concat [ 1 1 1 1], L_000002bbd5e1b4d0, L_000002bbd5e1b4d0, L_000002bbd5e1b4d0, L_000002bbd5e1b4d0;
LS_000002bbd5e042d0_0_4 .concat [ 1 1 1 1], L_000002bbd5e1b4d0, L_000002bbd5e1b4d0, L_000002bbd5e1b4d0, L_000002bbd5e1b4d0;
LS_000002bbd5e042d0_0_8 .concat [ 1 1 1 1], L_000002bbd5e1b4d0, L_000002bbd5e1b4d0, L_000002bbd5e1b4d0, L_000002bbd5e1b4d0;
LS_000002bbd5e042d0_0_12 .concat [ 1 1 1 1], L_000002bbd5e1b4d0, L_000002bbd5e1b4d0, L_000002bbd5e1b4d0, L_000002bbd5e1b4d0;
LS_000002bbd5e042d0_0_16 .concat [ 1 1 1 1], L_000002bbd5e1b4d0, L_000002bbd5e1b4d0, L_000002bbd5e1b4d0, L_000002bbd5e1b4d0;
LS_000002bbd5e042d0_0_20 .concat [ 1 1 1 1], L_000002bbd5e1b4d0, L_000002bbd5e1b4d0, L_000002bbd5e1b4d0, L_000002bbd5e1b4d0;
LS_000002bbd5e042d0_0_24 .concat [ 1 1 1 1], L_000002bbd5e1b4d0, L_000002bbd5e1b4d0, L_000002bbd5e1b4d0, L_000002bbd5e1b4d0;
LS_000002bbd5e042d0_0_28 .concat [ 1 1 1 1], L_000002bbd5e1b4d0, L_000002bbd5e1b4d0, L_000002bbd5e1b4d0, L_000002bbd5e1b4d0;
LS_000002bbd5e042d0_1_0 .concat [ 4 4 4 4], LS_000002bbd5e042d0_0_0, LS_000002bbd5e042d0_0_4, LS_000002bbd5e042d0_0_8, LS_000002bbd5e042d0_0_12;
LS_000002bbd5e042d0_1_4 .concat [ 4 4 4 4], LS_000002bbd5e042d0_0_16, LS_000002bbd5e042d0_0_20, LS_000002bbd5e042d0_0_24, LS_000002bbd5e042d0_0_28;
L_000002bbd5e042d0 .concat [ 16 16 0 0], LS_000002bbd5e042d0_1_0, LS_000002bbd5e042d0_1_4;
L_000002bbd5e035b0 .part L_000002bbd5e06df0, 1, 1;
LS_000002bbd5e030b0_0_0 .concat [ 1 1 1 1], L_000002bbd5e1c810, L_000002bbd5e1c810, L_000002bbd5e1c810, L_000002bbd5e1c810;
LS_000002bbd5e030b0_0_4 .concat [ 1 1 1 1], L_000002bbd5e1c810, L_000002bbd5e1c810, L_000002bbd5e1c810, L_000002bbd5e1c810;
LS_000002bbd5e030b0_0_8 .concat [ 1 1 1 1], L_000002bbd5e1c810, L_000002bbd5e1c810, L_000002bbd5e1c810, L_000002bbd5e1c810;
LS_000002bbd5e030b0_0_12 .concat [ 1 1 1 1], L_000002bbd5e1c810, L_000002bbd5e1c810, L_000002bbd5e1c810, L_000002bbd5e1c810;
LS_000002bbd5e030b0_0_16 .concat [ 1 1 1 1], L_000002bbd5e1c810, L_000002bbd5e1c810, L_000002bbd5e1c810, L_000002bbd5e1c810;
LS_000002bbd5e030b0_0_20 .concat [ 1 1 1 1], L_000002bbd5e1c810, L_000002bbd5e1c810, L_000002bbd5e1c810, L_000002bbd5e1c810;
LS_000002bbd5e030b0_0_24 .concat [ 1 1 1 1], L_000002bbd5e1c810, L_000002bbd5e1c810, L_000002bbd5e1c810, L_000002bbd5e1c810;
LS_000002bbd5e030b0_0_28 .concat [ 1 1 1 1], L_000002bbd5e1c810, L_000002bbd5e1c810, L_000002bbd5e1c810, L_000002bbd5e1c810;
LS_000002bbd5e030b0_1_0 .concat [ 4 4 4 4], LS_000002bbd5e030b0_0_0, LS_000002bbd5e030b0_0_4, LS_000002bbd5e030b0_0_8, LS_000002bbd5e030b0_0_12;
LS_000002bbd5e030b0_1_4 .concat [ 4 4 4 4], LS_000002bbd5e030b0_0_16, LS_000002bbd5e030b0_0_20, LS_000002bbd5e030b0_0_24, LS_000002bbd5e030b0_0_28;
L_000002bbd5e030b0 .concat [ 16 16 0 0], LS_000002bbd5e030b0_1_0, LS_000002bbd5e030b0_1_4;
L_000002bbd5e03290 .part L_000002bbd5e06df0, 0, 1;
LS_000002bbd5e03150_0_0 .concat [ 1 1 1 1], L_000002bbd5e03290, L_000002bbd5e03290, L_000002bbd5e03290, L_000002bbd5e03290;
LS_000002bbd5e03150_0_4 .concat [ 1 1 1 1], L_000002bbd5e03290, L_000002bbd5e03290, L_000002bbd5e03290, L_000002bbd5e03290;
LS_000002bbd5e03150_0_8 .concat [ 1 1 1 1], L_000002bbd5e03290, L_000002bbd5e03290, L_000002bbd5e03290, L_000002bbd5e03290;
LS_000002bbd5e03150_0_12 .concat [ 1 1 1 1], L_000002bbd5e03290, L_000002bbd5e03290, L_000002bbd5e03290, L_000002bbd5e03290;
LS_000002bbd5e03150_0_16 .concat [ 1 1 1 1], L_000002bbd5e03290, L_000002bbd5e03290, L_000002bbd5e03290, L_000002bbd5e03290;
LS_000002bbd5e03150_0_20 .concat [ 1 1 1 1], L_000002bbd5e03290, L_000002bbd5e03290, L_000002bbd5e03290, L_000002bbd5e03290;
LS_000002bbd5e03150_0_24 .concat [ 1 1 1 1], L_000002bbd5e03290, L_000002bbd5e03290, L_000002bbd5e03290, L_000002bbd5e03290;
LS_000002bbd5e03150_0_28 .concat [ 1 1 1 1], L_000002bbd5e03290, L_000002bbd5e03290, L_000002bbd5e03290, L_000002bbd5e03290;
LS_000002bbd5e03150_1_0 .concat [ 4 4 4 4], LS_000002bbd5e03150_0_0, LS_000002bbd5e03150_0_4, LS_000002bbd5e03150_0_8, LS_000002bbd5e03150_0_12;
LS_000002bbd5e03150_1_4 .concat [ 4 4 4 4], LS_000002bbd5e03150_0_16, LS_000002bbd5e03150_0_20, LS_000002bbd5e03150_0_24, LS_000002bbd5e03150_0_28;
L_000002bbd5e03150 .concat [ 16 16 0 0], LS_000002bbd5e03150_1_0, LS_000002bbd5e03150_1_4;
L_000002bbd5e02b10 .part L_000002bbd5e06df0, 1, 1;
LS_000002bbd5e03650_0_0 .concat [ 1 1 1 1], L_000002bbd5e02b10, L_000002bbd5e02b10, L_000002bbd5e02b10, L_000002bbd5e02b10;
LS_000002bbd5e03650_0_4 .concat [ 1 1 1 1], L_000002bbd5e02b10, L_000002bbd5e02b10, L_000002bbd5e02b10, L_000002bbd5e02b10;
LS_000002bbd5e03650_0_8 .concat [ 1 1 1 1], L_000002bbd5e02b10, L_000002bbd5e02b10, L_000002bbd5e02b10, L_000002bbd5e02b10;
LS_000002bbd5e03650_0_12 .concat [ 1 1 1 1], L_000002bbd5e02b10, L_000002bbd5e02b10, L_000002bbd5e02b10, L_000002bbd5e02b10;
LS_000002bbd5e03650_0_16 .concat [ 1 1 1 1], L_000002bbd5e02b10, L_000002bbd5e02b10, L_000002bbd5e02b10, L_000002bbd5e02b10;
LS_000002bbd5e03650_0_20 .concat [ 1 1 1 1], L_000002bbd5e02b10, L_000002bbd5e02b10, L_000002bbd5e02b10, L_000002bbd5e02b10;
LS_000002bbd5e03650_0_24 .concat [ 1 1 1 1], L_000002bbd5e02b10, L_000002bbd5e02b10, L_000002bbd5e02b10, L_000002bbd5e02b10;
LS_000002bbd5e03650_0_28 .concat [ 1 1 1 1], L_000002bbd5e02b10, L_000002bbd5e02b10, L_000002bbd5e02b10, L_000002bbd5e02b10;
LS_000002bbd5e03650_1_0 .concat [ 4 4 4 4], LS_000002bbd5e03650_0_0, LS_000002bbd5e03650_0_4, LS_000002bbd5e03650_0_8, LS_000002bbd5e03650_0_12;
LS_000002bbd5e03650_1_4 .concat [ 4 4 4 4], LS_000002bbd5e03650_0_16, LS_000002bbd5e03650_0_20, LS_000002bbd5e03650_0_24, LS_000002bbd5e03650_0_28;
L_000002bbd5e03650 .concat [ 16 16 0 0], LS_000002bbd5e03650_1_0, LS_000002bbd5e03650_1_4;
L_000002bbd5e03330 .part L_000002bbd5e06df0, 0, 1;
LS_000002bbd5e04410_0_0 .concat [ 1 1 1 1], L_000002bbd5e1c8f0, L_000002bbd5e1c8f0, L_000002bbd5e1c8f0, L_000002bbd5e1c8f0;
LS_000002bbd5e04410_0_4 .concat [ 1 1 1 1], L_000002bbd5e1c8f0, L_000002bbd5e1c8f0, L_000002bbd5e1c8f0, L_000002bbd5e1c8f0;
LS_000002bbd5e04410_0_8 .concat [ 1 1 1 1], L_000002bbd5e1c8f0, L_000002bbd5e1c8f0, L_000002bbd5e1c8f0, L_000002bbd5e1c8f0;
LS_000002bbd5e04410_0_12 .concat [ 1 1 1 1], L_000002bbd5e1c8f0, L_000002bbd5e1c8f0, L_000002bbd5e1c8f0, L_000002bbd5e1c8f0;
LS_000002bbd5e04410_0_16 .concat [ 1 1 1 1], L_000002bbd5e1c8f0, L_000002bbd5e1c8f0, L_000002bbd5e1c8f0, L_000002bbd5e1c8f0;
LS_000002bbd5e04410_0_20 .concat [ 1 1 1 1], L_000002bbd5e1c8f0, L_000002bbd5e1c8f0, L_000002bbd5e1c8f0, L_000002bbd5e1c8f0;
LS_000002bbd5e04410_0_24 .concat [ 1 1 1 1], L_000002bbd5e1c8f0, L_000002bbd5e1c8f0, L_000002bbd5e1c8f0, L_000002bbd5e1c8f0;
LS_000002bbd5e04410_0_28 .concat [ 1 1 1 1], L_000002bbd5e1c8f0, L_000002bbd5e1c8f0, L_000002bbd5e1c8f0, L_000002bbd5e1c8f0;
LS_000002bbd5e04410_1_0 .concat [ 4 4 4 4], LS_000002bbd5e04410_0_0, LS_000002bbd5e04410_0_4, LS_000002bbd5e04410_0_8, LS_000002bbd5e04410_0_12;
LS_000002bbd5e04410_1_4 .concat [ 4 4 4 4], LS_000002bbd5e04410_0_16, LS_000002bbd5e04410_0_20, LS_000002bbd5e04410_0_24, LS_000002bbd5e04410_0_28;
L_000002bbd5e04410 .concat [ 16 16 0 0], LS_000002bbd5e04410_1_0, LS_000002bbd5e04410_1_4;
L_000002bbd5e033d0 .part L_000002bbd5e06df0, 1, 1;
LS_000002bbd5e03470_0_0 .concat [ 1 1 1 1], L_000002bbd5e033d0, L_000002bbd5e033d0, L_000002bbd5e033d0, L_000002bbd5e033d0;
LS_000002bbd5e03470_0_4 .concat [ 1 1 1 1], L_000002bbd5e033d0, L_000002bbd5e033d0, L_000002bbd5e033d0, L_000002bbd5e033d0;
LS_000002bbd5e03470_0_8 .concat [ 1 1 1 1], L_000002bbd5e033d0, L_000002bbd5e033d0, L_000002bbd5e033d0, L_000002bbd5e033d0;
LS_000002bbd5e03470_0_12 .concat [ 1 1 1 1], L_000002bbd5e033d0, L_000002bbd5e033d0, L_000002bbd5e033d0, L_000002bbd5e033d0;
LS_000002bbd5e03470_0_16 .concat [ 1 1 1 1], L_000002bbd5e033d0, L_000002bbd5e033d0, L_000002bbd5e033d0, L_000002bbd5e033d0;
LS_000002bbd5e03470_0_20 .concat [ 1 1 1 1], L_000002bbd5e033d0, L_000002bbd5e033d0, L_000002bbd5e033d0, L_000002bbd5e033d0;
LS_000002bbd5e03470_0_24 .concat [ 1 1 1 1], L_000002bbd5e033d0, L_000002bbd5e033d0, L_000002bbd5e033d0, L_000002bbd5e033d0;
LS_000002bbd5e03470_0_28 .concat [ 1 1 1 1], L_000002bbd5e033d0, L_000002bbd5e033d0, L_000002bbd5e033d0, L_000002bbd5e033d0;
LS_000002bbd5e03470_1_0 .concat [ 4 4 4 4], LS_000002bbd5e03470_0_0, LS_000002bbd5e03470_0_4, LS_000002bbd5e03470_0_8, LS_000002bbd5e03470_0_12;
LS_000002bbd5e03470_1_4 .concat [ 4 4 4 4], LS_000002bbd5e03470_0_16, LS_000002bbd5e03470_0_20, LS_000002bbd5e03470_0_24, LS_000002bbd5e03470_0_28;
L_000002bbd5e03470 .concat [ 16 16 0 0], LS_000002bbd5e03470_1_0, LS_000002bbd5e03470_1_4;
L_000002bbd5e036f0 .part L_000002bbd5e06df0, 0, 1;
LS_000002bbd5e01fd0_0_0 .concat [ 1 1 1 1], L_000002bbd5e036f0, L_000002bbd5e036f0, L_000002bbd5e036f0, L_000002bbd5e036f0;
LS_000002bbd5e01fd0_0_4 .concat [ 1 1 1 1], L_000002bbd5e036f0, L_000002bbd5e036f0, L_000002bbd5e036f0, L_000002bbd5e036f0;
LS_000002bbd5e01fd0_0_8 .concat [ 1 1 1 1], L_000002bbd5e036f0, L_000002bbd5e036f0, L_000002bbd5e036f0, L_000002bbd5e036f0;
LS_000002bbd5e01fd0_0_12 .concat [ 1 1 1 1], L_000002bbd5e036f0, L_000002bbd5e036f0, L_000002bbd5e036f0, L_000002bbd5e036f0;
LS_000002bbd5e01fd0_0_16 .concat [ 1 1 1 1], L_000002bbd5e036f0, L_000002bbd5e036f0, L_000002bbd5e036f0, L_000002bbd5e036f0;
LS_000002bbd5e01fd0_0_20 .concat [ 1 1 1 1], L_000002bbd5e036f0, L_000002bbd5e036f0, L_000002bbd5e036f0, L_000002bbd5e036f0;
LS_000002bbd5e01fd0_0_24 .concat [ 1 1 1 1], L_000002bbd5e036f0, L_000002bbd5e036f0, L_000002bbd5e036f0, L_000002bbd5e036f0;
LS_000002bbd5e01fd0_0_28 .concat [ 1 1 1 1], L_000002bbd5e036f0, L_000002bbd5e036f0, L_000002bbd5e036f0, L_000002bbd5e036f0;
LS_000002bbd5e01fd0_1_0 .concat [ 4 4 4 4], LS_000002bbd5e01fd0_0_0, LS_000002bbd5e01fd0_0_4, LS_000002bbd5e01fd0_0_8, LS_000002bbd5e01fd0_0_12;
LS_000002bbd5e01fd0_1_4 .concat [ 4 4 4 4], LS_000002bbd5e01fd0_0_16, LS_000002bbd5e01fd0_0_20, LS_000002bbd5e01fd0_0_24, LS_000002bbd5e01fd0_0_28;
L_000002bbd5e01fd0 .concat [ 16 16 0 0], LS_000002bbd5e01fd0_1_0, LS_000002bbd5e01fd0_1_4;
S_000002bbd5dc7600 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002bbd5dc7470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002bbd5e1bd90 .functor AND 32, L_000002bbd5e02070, L_000002bbd5e042d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002bbd5dc97a0_0 .net "in1", 31 0, L_000002bbd5e02070;  1 drivers
v000002bbd5dcb320_0 .net "in2", 31 0, L_000002bbd5e042d0;  1 drivers
v000002bbd5dcb0a0_0 .net "out", 31 0, L_000002bbd5e1bd90;  alias, 1 drivers
S_000002bbd5dc6b10 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002bbd5dc7470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002bbd5e1c880 .functor AND 32, L_000002bbd5e030b0, L_000002bbd5e03150, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002bbd5dcb640_0 .net "in1", 31 0, L_000002bbd5e030b0;  1 drivers
v000002bbd5dcb460_0 .net "in2", 31 0, L_000002bbd5e03150;  1 drivers
v000002bbd5dca880_0 .net "out", 31 0, L_000002bbd5e1c880;  alias, 1 drivers
S_000002bbd5dc6fc0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002bbd5dc7470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002bbd5e1bb60 .functor AND 32, L_000002bbd5e03650, L_000002bbd5e04410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002bbd5dca380_0 .net "in1", 31 0, L_000002bbd5e03650;  1 drivers
v000002bbd5dcab00_0 .net "in2", 31 0, L_000002bbd5e04410;  1 drivers
v000002bbd5dcaa60_0 .net "out", 31 0, L_000002bbd5e1bb60;  alias, 1 drivers
S_000002bbd5dcbcc0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002bbd5dc7470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002bbd5e1c960 .functor AND 32, L_000002bbd5e03470, L_000002bbd5e01fd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002bbd5dcaba0_0 .net "in1", 31 0, L_000002bbd5e03470;  1 drivers
v000002bbd5dcb1e0_0 .net "in2", 31 0, L_000002bbd5e01fd0;  1 drivers
v000002bbd5dca560_0 .net "out", 31 0, L_000002bbd5e1c960;  alias, 1 drivers
S_000002bbd5dcd2a0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000002bbd5b1d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000002bbd5dd1970 .param/l "add" 0 9 6, C4<000000100000>;
P_000002bbd5dd19a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002bbd5dd19e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002bbd5dd1a18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002bbd5dd1a50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002bbd5dd1a88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002bbd5dd1ac0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002bbd5dd1af8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002bbd5dd1b30 .param/l "j" 0 9 19, C4<000010000000>;
P_000002bbd5dd1b68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002bbd5dd1ba0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002bbd5dd1bd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002bbd5dd1c10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002bbd5dd1c48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002bbd5dd1c80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002bbd5dd1cb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002bbd5dd1cf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002bbd5dd1d28 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002bbd5dd1d60 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002bbd5dd1d98 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002bbd5dd1dd0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002bbd5dd1e08 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002bbd5dd1e40 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002bbd5dd1e78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002bbd5dd1eb0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002bbd5dcfc20_0 .var "EX1_PC", 31 0;
v000002bbd5dd0120_0 .var "EX1_PFC", 31 0;
v000002bbd5dcd9c0_0 .var "EX1_forward_to_B", 31 0;
v000002bbd5dcedc0_0 .var "EX1_is_beq", 0 0;
v000002bbd5dcdf60_0 .var "EX1_is_bne", 0 0;
v000002bbd5dcfae0_0 .var "EX1_is_jal", 0 0;
v000002bbd5dce500_0 .var "EX1_is_jr", 0 0;
v000002bbd5dcdc40_0 .var "EX1_is_oper2_immed", 0 0;
v000002bbd5dcdce0_0 .var "EX1_memread", 0 0;
v000002bbd5dcfe00_0 .var "EX1_memwrite", 0 0;
v000002bbd5dcea00_0 .var "EX1_opcode", 11 0;
v000002bbd5dcf180_0 .var "EX1_predicted", 0 0;
v000002bbd5dce820_0 .var "EX1_rd_ind", 4 0;
v000002bbd5dcdd80_0 .var "EX1_rd_indzero", 0 0;
v000002bbd5dcfb80_0 .var "EX1_regwrite", 0 0;
v000002bbd5dce3c0_0 .var "EX1_rs1", 31 0;
v000002bbd5dcde20_0 .var "EX1_rs1_ind", 4 0;
v000002bbd5dcef00_0 .var "EX1_rs2", 31 0;
v000002bbd5dcf0e0_0 .var "EX1_rs2_ind", 4 0;
v000002bbd5dce0a0_0 .net "FLUSH", 0 0, v000002bbd5dd4550_0;  alias, 1 drivers
v000002bbd5dcf7c0_0 .net "ID_PC", 31 0, v000002bbd5dda090_0;  alias, 1 drivers
v000002bbd5dce960_0 .net "ID_PFC_to_EX", 31 0, L_000002bbd5e013f0;  alias, 1 drivers
v000002bbd5dcf5e0_0 .net "ID_forward_to_B", 31 0, L_000002bbd5dffa50;  alias, 1 drivers
v000002bbd5dcf400_0 .net "ID_is_beq", 0 0, L_000002bbd5e01030;  alias, 1 drivers
v000002bbd5dce000_0 .net "ID_is_bne", 0 0, L_000002bbd5dff7d0;  alias, 1 drivers
v000002bbd5dce140_0 .net "ID_is_jal", 0 0, L_000002bbd5e01670;  alias, 1 drivers
v000002bbd5dce460_0 .net "ID_is_jr", 0 0, L_000002bbd5e01490;  alias, 1 drivers
v000002bbd5dcdb00_0 .net "ID_is_oper2_immed", 0 0, L_000002bbd5e08900;  alias, 1 drivers
v000002bbd5dcfd60_0 .net "ID_memread", 0 0, L_000002bbd5e01a30;  alias, 1 drivers
v000002bbd5dcfcc0_0 .net "ID_memwrite", 0 0, L_000002bbd5dff690;  alias, 1 drivers
v000002bbd5dcff40_0 .net "ID_opcode", 11 0, v000002bbd5de6cc0_0;  alias, 1 drivers
v000002bbd5dcffe0_0 .net "ID_predicted", 0 0, v000002bbd5dd3150_0;  alias, 1 drivers
v000002bbd5dd0080_0 .net "ID_rd_ind", 4 0, v000002bbd5de9240_0;  alias, 1 drivers
v000002bbd5dcda60_0 .net "ID_rd_indzero", 0 0, L_000002bbd5dff9b0;  1 drivers
v000002bbd5dcdba0_0 .net "ID_regwrite", 0 0, L_000002bbd5e018f0;  alias, 1 drivers
v000002bbd5dce5a0_0 .net "ID_rs1", 31 0, v000002bbd5dd7570_0;  alias, 1 drivers
v000002bbd5dce640_0 .net "ID_rs1_ind", 4 0, v000002bbd5de8ac0_0;  alias, 1 drivers
v000002bbd5dce780_0 .net "ID_rs2", 31 0, v000002bbd5dd77f0_0;  alias, 1 drivers
v000002bbd5dceaa0_0 .net "ID_rs2_ind", 4 0, v000002bbd5de7120_0;  alias, 1 drivers
v000002bbd5dcee60_0 .net "clk", 0 0, L_000002bbd5e09070;  1 drivers
v000002bbd5dceb40_0 .net "rst", 0 0, v000002bbd5e04d70_0;  alias, 1 drivers
E_000002bbd5d5acd0 .event posedge, v000002bbd5dc0ca0_0, v000002bbd5dcee60_0;
S_000002bbd5dcd110 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000002bbd5b1d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000002bbd5dd1ef0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002bbd5dd1f28 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002bbd5dd1f60 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002bbd5dd1f98 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002bbd5dd1fd0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002bbd5dd2008 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002bbd5dd2040 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002bbd5dd2078 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002bbd5dd20b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002bbd5dd20e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002bbd5dd2120 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002bbd5dd2158 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002bbd5dd2190 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002bbd5dd21c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002bbd5dd2200 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002bbd5dd2238 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002bbd5dd2270 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002bbd5dd22a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002bbd5dd22e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002bbd5dd2318 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002bbd5dd2350 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002bbd5dd2388 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002bbd5dd23c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002bbd5dd23f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002bbd5dd2430 .param/l "xori" 0 9 12, C4<001110000000>;
v000002bbd5dcf4a0_0 .net "EX1_ALU_OPER1", 31 0, L_000002bbd5e092a0;  alias, 1 drivers
v000002bbd5dcebe0_0 .net "EX1_ALU_OPER2", 31 0, L_000002bbd5e1cc00;  alias, 1 drivers
v000002bbd5dcf040_0 .net "EX1_PC", 31 0, v000002bbd5dcfc20_0;  alias, 1 drivers
v000002bbd5dcf540_0 .net "EX1_PFC_to_IF", 31 0, L_000002bbd5e01df0;  alias, 1 drivers
v000002bbd5dcf680_0 .net "EX1_forward_to_B", 31 0, v000002bbd5dcd9c0_0;  alias, 1 drivers
v000002bbd5dd0440_0 .net "EX1_is_beq", 0 0, v000002bbd5dcedc0_0;  alias, 1 drivers
v000002bbd5dd12a0_0 .net "EX1_is_bne", 0 0, v000002bbd5dcdf60_0;  alias, 1 drivers
v000002bbd5dd0800_0 .net "EX1_is_jal", 0 0, v000002bbd5dcfae0_0;  alias, 1 drivers
v000002bbd5dd08a0_0 .net "EX1_is_jr", 0 0, v000002bbd5dce500_0;  alias, 1 drivers
v000002bbd5dd1340_0 .net "EX1_is_oper2_immed", 0 0, v000002bbd5dcdc40_0;  alias, 1 drivers
v000002bbd5dd1700_0 .net "EX1_memread", 0 0, v000002bbd5dcdce0_0;  alias, 1 drivers
v000002bbd5dd13e0_0 .net "EX1_memwrite", 0 0, v000002bbd5dcfe00_0;  alias, 1 drivers
v000002bbd5dd06c0_0 .net "EX1_opcode", 11 0, v000002bbd5dcea00_0;  alias, 1 drivers
v000002bbd5dd09e0_0 .net "EX1_predicted", 0 0, v000002bbd5dcf180_0;  alias, 1 drivers
v000002bbd5dd0e40_0 .net "EX1_rd_ind", 4 0, v000002bbd5dce820_0;  alias, 1 drivers
v000002bbd5dd1160_0 .net "EX1_rd_indzero", 0 0, v000002bbd5dcdd80_0;  alias, 1 drivers
v000002bbd5dd1660_0 .net "EX1_regwrite", 0 0, v000002bbd5dcfb80_0;  alias, 1 drivers
v000002bbd5dd0b20_0 .net "EX1_rs1", 31 0, v000002bbd5dce3c0_0;  alias, 1 drivers
v000002bbd5dd10c0_0 .net "EX1_rs1_ind", 4 0, v000002bbd5dcde20_0;  alias, 1 drivers
v000002bbd5dd04e0_0 .net "EX1_rs2_ind", 4 0, v000002bbd5dcf0e0_0;  alias, 1 drivers
v000002bbd5dd0580_0 .net "EX1_rs2_out", 31 0, L_000002bbd5e1cab0;  alias, 1 drivers
v000002bbd5dd0940_0 .var "EX2_ALU_OPER1", 31 0;
v000002bbd5dd0a80_0 .var "EX2_ALU_OPER2", 31 0;
v000002bbd5dd0620_0 .var "EX2_PC", 31 0;
v000002bbd5dd0da0_0 .var "EX2_PFC_to_IF", 31 0;
v000002bbd5dd0bc0_0 .var "EX2_forward_to_B", 31 0;
v000002bbd5dd1200_0 .var "EX2_is_beq", 0 0;
v000002bbd5dd0300_0 .var "EX2_is_bne", 0 0;
v000002bbd5dd0ee0_0 .var "EX2_is_jal", 0 0;
v000002bbd5dd0760_0 .var "EX2_is_jr", 0 0;
v000002bbd5dd0c60_0 .var "EX2_is_oper2_immed", 0 0;
v000002bbd5dd1480_0 .var "EX2_memread", 0 0;
v000002bbd5dd0d00_0 .var "EX2_memwrite", 0 0;
v000002bbd5dd0f80_0 .var "EX2_opcode", 11 0;
v000002bbd5dd1020_0 .var "EX2_predicted", 0 0;
v000002bbd5dd1520_0 .var "EX2_rd_ind", 4 0;
v000002bbd5dd15c0_0 .var "EX2_rd_indzero", 0 0;
v000002bbd5dd17a0_0 .var "EX2_regwrite", 0 0;
v000002bbd5dd1840_0 .var "EX2_rs1", 31 0;
v000002bbd5dd01c0_0 .var "EX2_rs1_ind", 4 0;
v000002bbd5dd0260_0 .var "EX2_rs2_ind", 4 0;
v000002bbd5dd03a0_0 .var "EX2_rs2_out", 31 0;
v000002bbd5dd36f0_0 .net "FLUSH", 0 0, v000002bbd5dd31f0_0;  alias, 1 drivers
v000002bbd5dd3fb0_0 .net "clk", 0 0, L_000002bbd5e1c730;  1 drivers
v000002bbd5dd45f0_0 .net "rst", 0 0, v000002bbd5e04d70_0;  alias, 1 drivers
E_000002bbd5d5b550 .event posedge, v000002bbd5dc0ca0_0, v000002bbd5dd3fb0_0;
S_000002bbd5dcb9a0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000002bbd5b1d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002bbd5dda480 .param/l "add" 0 9 6, C4<000000100000>;
P_000002bbd5dda4b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002bbd5dda4f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002bbd5dda528 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002bbd5dda560 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002bbd5dda598 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002bbd5dda5d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002bbd5dda608 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002bbd5dda640 .param/l "j" 0 9 19, C4<000010000000>;
P_000002bbd5dda678 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002bbd5dda6b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002bbd5dda6e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002bbd5dda720 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002bbd5dda758 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002bbd5dda790 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002bbd5dda7c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002bbd5dda800 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002bbd5dda838 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002bbd5dda870 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002bbd5dda8a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002bbd5dda8e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002bbd5dda918 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002bbd5dda950 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002bbd5dda988 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002bbd5dda9c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002bbd5e082e0 .functor OR 1, L_000002bbd5e01030, L_000002bbd5dff7d0, C4<0>, C4<0>;
L_000002bbd5e07940 .functor AND 1, L_000002bbd5e082e0, L_000002bbd5e08b30, C4<1>, C4<1>;
L_000002bbd5e08190 .functor OR 1, L_000002bbd5e01030, L_000002bbd5dff7d0, C4<0>, C4<0>;
L_000002bbd5e07710 .functor AND 1, L_000002bbd5e08190, L_000002bbd5e08b30, C4<1>, C4<1>;
L_000002bbd5e07da0 .functor OR 1, L_000002bbd5e01030, L_000002bbd5dff7d0, C4<0>, C4<0>;
L_000002bbd5e07a90 .functor AND 1, L_000002bbd5e07da0, v000002bbd5dd3150_0, C4<1>, C4<1>;
v000002bbd5dd8290_0 .net "EX1_memread", 0 0, v000002bbd5dcdce0_0;  alias, 1 drivers
v000002bbd5dd7bb0_0 .net "EX1_opcode", 11 0, v000002bbd5dcea00_0;  alias, 1 drivers
v000002bbd5dd7f70_0 .net "EX1_rd_ind", 4 0, v000002bbd5dce820_0;  alias, 1 drivers
v000002bbd5dd90f0_0 .net "EX1_rd_indzero", 0 0, v000002bbd5dcdd80_0;  alias, 1 drivers
v000002bbd5dd7750_0 .net "EX2_memread", 0 0, v000002bbd5dd1480_0;  alias, 1 drivers
v000002bbd5dd7b10_0 .net "EX2_opcode", 11 0, v000002bbd5dd0f80_0;  alias, 1 drivers
v000002bbd5dd8f10_0 .net "EX2_rd_ind", 4 0, v000002bbd5dd1520_0;  alias, 1 drivers
v000002bbd5dd8e70_0 .net "EX2_rd_indzero", 0 0, v000002bbd5dd15c0_0;  alias, 1 drivers
v000002bbd5dd7ed0_0 .net "ID_EX1_flush", 0 0, v000002bbd5dd4550_0;  alias, 1 drivers
v000002bbd5dd88d0_0 .net "ID_EX2_flush", 0 0, v000002bbd5dd31f0_0;  alias, 1 drivers
v000002bbd5dd7c50_0 .net "ID_is_beq", 0 0, L_000002bbd5e01030;  alias, 1 drivers
v000002bbd5dd7610_0 .net "ID_is_bne", 0 0, L_000002bbd5dff7d0;  alias, 1 drivers
v000002bbd5dd7cf0_0 .net "ID_is_j", 0 0, L_000002bbd5e015d0;  alias, 1 drivers
v000002bbd5dd8d30_0 .net "ID_is_jal", 0 0, L_000002bbd5e01670;  alias, 1 drivers
v000002bbd5dd8790_0 .net "ID_is_jr", 0 0, L_000002bbd5e01490;  alias, 1 drivers
v000002bbd5dd8c90_0 .net "ID_opcode", 11 0, v000002bbd5de6cc0_0;  alias, 1 drivers
v000002bbd5dd80b0_0 .net "ID_rs1_ind", 4 0, v000002bbd5de8ac0_0;  alias, 1 drivers
v000002bbd5dd8010_0 .net "ID_rs2_ind", 4 0, v000002bbd5de7120_0;  alias, 1 drivers
v000002bbd5dd8150_0 .net "IF_ID_flush", 0 0, v000002bbd5dd6530_0;  alias, 1 drivers
v000002bbd5dd7d90_0 .net "IF_ID_write", 0 0, v000002bbd5dd6990_0;  alias, 1 drivers
v000002bbd5dd8dd0_0 .net "PC_src", 2 0, L_000002bbd5e00bd0;  alias, 1 drivers
v000002bbd5dd81f0_0 .net "PFC_to_EX", 31 0, L_000002bbd5e013f0;  alias, 1 drivers
v000002bbd5dd8470_0 .net "PFC_to_IF", 31 0, L_000002bbd5dffd70;  alias, 1 drivers
v000002bbd5dd99b0_0 .net "WB_rd_ind", 4 0, v000002bbd5de9600_0;  alias, 1 drivers
v000002bbd5dd8970_0 .net "Wrong_prediction", 0 0, L_000002bbd5e1d1b0;  alias, 1 drivers
v000002bbd5dd9410_0 .net *"_ivl_11", 0 0, L_000002bbd5e07710;  1 drivers
v000002bbd5dd85b0_0 .net *"_ivl_13", 9 0, L_000002bbd5e00810;  1 drivers
v000002bbd5dd9c30_0 .net *"_ivl_15", 9 0, L_000002bbd5dffff0;  1 drivers
v000002bbd5dd79d0_0 .net *"_ivl_16", 9 0, L_000002bbd5e00130;  1 drivers
v000002bbd5dd76b0_0 .net *"_ivl_19", 9 0, L_000002bbd5dff730;  1 drivers
v000002bbd5dd9550_0 .net *"_ivl_20", 9 0, L_000002bbd5e008b0;  1 drivers
v000002bbd5dd7a70_0 .net *"_ivl_25", 0 0, L_000002bbd5e07da0;  1 drivers
v000002bbd5dd8510_0 .net *"_ivl_27", 0 0, L_000002bbd5e07a90;  1 drivers
v000002bbd5dd9af0_0 .net *"_ivl_29", 9 0, L_000002bbd5dffe10;  1 drivers
v000002bbd5dd9370_0 .net *"_ivl_3", 0 0, L_000002bbd5e082e0;  1 drivers
L_000002bbd5e201f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd8650_0 .net/2u *"_ivl_30", 9 0, L_000002bbd5e201f0;  1 drivers
v000002bbd5dd9b90_0 .net *"_ivl_32", 9 0, L_000002bbd5dff5f0;  1 drivers
v000002bbd5dd8fb0_0 .net *"_ivl_35", 9 0, L_000002bbd5e00590;  1 drivers
v000002bbd5dd94b0_0 .net *"_ivl_37", 9 0, L_000002bbd5e001d0;  1 drivers
v000002bbd5dd95f0_0 .net *"_ivl_38", 9 0, L_000002bbd5e01b70;  1 drivers
v000002bbd5dd7890_0 .net *"_ivl_40", 9 0, L_000002bbd5e00630;  1 drivers
L_000002bbd5e20238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd9050_0 .net/2s *"_ivl_45", 21 0, L_000002bbd5e20238;  1 drivers
L_000002bbd5e20280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd86f0_0 .net/2s *"_ivl_50", 21 0, L_000002bbd5e20280;  1 drivers
v000002bbd5dd8b50_0 .net *"_ivl_9", 0 0, L_000002bbd5e08190;  1 drivers
v000002bbd5dd8a10_0 .net "clk", 0 0, L_000002bbd5d41940;  alias, 1 drivers
v000002bbd5dd8830_0 .net "forward_to_B", 31 0, L_000002bbd5dffa50;  alias, 1 drivers
v000002bbd5dd7930_0 .net "imm", 31 0, v000002bbd5dd6670_0;  1 drivers
v000002bbd5dd8ab0_0 .net "inst", 31 0, v000002bbd5dd9f50_0;  alias, 1 drivers
v000002bbd5dd74d0_0 .net "is_branch_and_taken", 0 0, L_000002bbd5e07940;  alias, 1 drivers
v000002bbd5dd8bf0_0 .net "is_oper2_immed", 0 0, L_000002bbd5e08900;  alias, 1 drivers
v000002bbd5dd9190_0 .net "mem_read", 0 0, L_000002bbd5e01a30;  alias, 1 drivers
v000002bbd5dd9690_0 .net "mem_write", 0 0, L_000002bbd5dff690;  alias, 1 drivers
v000002bbd5dda310_0 .net "pc", 31 0, v000002bbd5dda090_0;  alias, 1 drivers
v000002bbd5dd9d70_0 .net "pc_write", 0 0, v000002bbd5dd5e50_0;  alias, 1 drivers
v000002bbd5dd9e10_0 .net "predicted", 0 0, L_000002bbd5e08b30;  1 drivers
v000002bbd5dda130_0 .net "predicted_to_EX", 0 0, v000002bbd5dd3150_0;  alias, 1 drivers
v000002bbd5dda270_0 .net "reg_write", 0 0, L_000002bbd5e018f0;  alias, 1 drivers
v000002bbd5dda3b0_0 .net "reg_write_from_wb", 0 0, v000002bbd5dead20_0;  alias, 1 drivers
v000002bbd5dd9ff0_0 .net "rs1", 31 0, v000002bbd5dd7570_0;  alias, 1 drivers
v000002bbd5dda1d0_0 .net "rs2", 31 0, v000002bbd5dd77f0_0;  alias, 1 drivers
v000002bbd5dd9cd0_0 .net "rst", 0 0, v000002bbd5e04d70_0;  alias, 1 drivers
v000002bbd5dd9eb0_0 .net "wr_reg_data", 31 0, L_000002bbd5e1d300;  alias, 1 drivers
L_000002bbd5dffa50 .functor MUXZ 32, v000002bbd5dd77f0_0, v000002bbd5dd6670_0, L_000002bbd5e08900, C4<>;
L_000002bbd5e00810 .part v000002bbd5dda090_0, 0, 10;
L_000002bbd5dffff0 .part v000002bbd5dd9f50_0, 0, 10;
L_000002bbd5e00130 .arith/sum 10, L_000002bbd5e00810, L_000002bbd5dffff0;
L_000002bbd5dff730 .part v000002bbd5dd9f50_0, 0, 10;
L_000002bbd5e008b0 .functor MUXZ 10, L_000002bbd5dff730, L_000002bbd5e00130, L_000002bbd5e07710, C4<>;
L_000002bbd5dffe10 .part v000002bbd5dda090_0, 0, 10;
L_000002bbd5dff5f0 .arith/sum 10, L_000002bbd5dffe10, L_000002bbd5e201f0;
L_000002bbd5e00590 .part v000002bbd5dda090_0, 0, 10;
L_000002bbd5e001d0 .part v000002bbd5dd9f50_0, 0, 10;
L_000002bbd5e01b70 .arith/sum 10, L_000002bbd5e00590, L_000002bbd5e001d0;
L_000002bbd5e00630 .functor MUXZ 10, L_000002bbd5e01b70, L_000002bbd5dff5f0, L_000002bbd5e07a90, C4<>;
L_000002bbd5dffd70 .concat8 [ 10 22 0 0], L_000002bbd5e008b0, L_000002bbd5e20238;
L_000002bbd5e013f0 .concat8 [ 10 22 0 0], L_000002bbd5e00630, L_000002bbd5e20280;
S_000002bbd5dccc60 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000002bbd5dcb9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002bbd5ddaa00 .param/l "add" 0 9 6, C4<000000100000>;
P_000002bbd5ddaa38 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002bbd5ddaa70 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002bbd5ddaaa8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002bbd5ddaae0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002bbd5ddab18 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002bbd5ddab50 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002bbd5ddab88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002bbd5ddabc0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002bbd5ddabf8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002bbd5ddac30 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002bbd5ddac68 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002bbd5ddaca0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002bbd5ddacd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002bbd5ddad10 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002bbd5ddad48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002bbd5ddad80 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002bbd5ddadb8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002bbd5ddadf0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002bbd5ddae28 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002bbd5ddae60 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002bbd5ddae98 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002bbd5ddaed0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002bbd5ddaf08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002bbd5ddaf40 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002bbd5e08200 .functor OR 1, L_000002bbd5e08b30, L_000002bbd5e00450, C4<0>, C4<0>;
L_000002bbd5e078d0 .functor OR 1, L_000002bbd5e08200, L_000002bbd5e00a90, C4<0>, C4<0>;
v000002bbd5dd33d0_0 .net "EX1_opcode", 11 0, v000002bbd5dcea00_0;  alias, 1 drivers
v000002bbd5dd3c90_0 .net "EX2_opcode", 11 0, v000002bbd5dd0f80_0;  alias, 1 drivers
v000002bbd5dd40f0_0 .net "ID_opcode", 11 0, v000002bbd5de6cc0_0;  alias, 1 drivers
v000002bbd5dd4410_0 .net "PC_src", 2 0, L_000002bbd5e00bd0;  alias, 1 drivers
v000002bbd5dd2a70_0 .net "Wrong_prediction", 0 0, L_000002bbd5e1d1b0;  alias, 1 drivers
L_000002bbd5e203e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd38d0_0 .net/2u *"_ivl_0", 2 0, L_000002bbd5e203e8;  1 drivers
v000002bbd5dd3a10_0 .net *"_ivl_10", 0 0, L_000002bbd5e009f0;  1 drivers
L_000002bbd5e20508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd4230_0 .net/2u *"_ivl_12", 2 0, L_000002bbd5e20508;  1 drivers
L_000002bbd5e20550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd3290_0 .net/2u *"_ivl_14", 11 0, L_000002bbd5e20550;  1 drivers
v000002bbd5dd2bb0_0 .net *"_ivl_16", 0 0, L_000002bbd5e00450;  1 drivers
v000002bbd5dd3330_0 .net *"_ivl_19", 0 0, L_000002bbd5e08200;  1 drivers
L_000002bbd5e20430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd2610_0 .net/2u *"_ivl_2", 11 0, L_000002bbd5e20430;  1 drivers
L_000002bbd5e20598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd3970_0 .net/2u *"_ivl_20", 11 0, L_000002bbd5e20598;  1 drivers
v000002bbd5dd27f0_0 .net *"_ivl_22", 0 0, L_000002bbd5e00a90;  1 drivers
v000002bbd5dd29d0_0 .net *"_ivl_25", 0 0, L_000002bbd5e078d0;  1 drivers
L_000002bbd5e205e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd2e30_0 .net/2u *"_ivl_26", 2 0, L_000002bbd5e205e0;  1 drivers
L_000002bbd5e20628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd42d0_0 .net/2u *"_ivl_28", 2 0, L_000002bbd5e20628;  1 drivers
v000002bbd5dd3510_0 .net *"_ivl_30", 2 0, L_000002bbd5e00770;  1 drivers
v000002bbd5dd26b0_0 .net *"_ivl_32", 2 0, L_000002bbd5e01170;  1 drivers
v000002bbd5dd4870_0 .net *"_ivl_34", 2 0, L_000002bbd5e00b30;  1 drivers
v000002bbd5dd4730_0 .net *"_ivl_4", 0 0, L_000002bbd5e00ef0;  1 drivers
L_000002bbd5e20478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd4370_0 .net/2u *"_ivl_6", 2 0, L_000002bbd5e20478;  1 drivers
L_000002bbd5e204c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd4910_0 .net/2u *"_ivl_8", 11 0, L_000002bbd5e204c0;  1 drivers
v000002bbd5dd4a50_0 .net "clk", 0 0, L_000002bbd5d41940;  alias, 1 drivers
v000002bbd5dd49b0_0 .net "predicted", 0 0, L_000002bbd5e08b30;  alias, 1 drivers
v000002bbd5dd30b0_0 .net "predicted_to_EX", 0 0, v000002bbd5dd3150_0;  alias, 1 drivers
v000002bbd5dd3ab0_0 .net "rst", 0 0, v000002bbd5e04d70_0;  alias, 1 drivers
v000002bbd5dd3b50_0 .net "state", 1 0, v000002bbd5dd3830_0;  1 drivers
L_000002bbd5e00ef0 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e20430;
L_000002bbd5e009f0 .cmp/eq 12, v000002bbd5dcea00_0, L_000002bbd5e204c0;
L_000002bbd5e00450 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e20550;
L_000002bbd5e00a90 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e20598;
L_000002bbd5e00770 .functor MUXZ 3, L_000002bbd5e20628, L_000002bbd5e205e0, L_000002bbd5e078d0, C4<>;
L_000002bbd5e01170 .functor MUXZ 3, L_000002bbd5e00770, L_000002bbd5e20508, L_000002bbd5e009f0, C4<>;
L_000002bbd5e00b30 .functor MUXZ 3, L_000002bbd5e01170, L_000002bbd5e20478, L_000002bbd5e00ef0, C4<>;
L_000002bbd5e00bd0 .functor MUXZ 3, L_000002bbd5e00b30, L_000002bbd5e203e8, L_000002bbd5e1d1b0, C4<>;
S_000002bbd5dcd750 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000002bbd5dccc60;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002bbd5ddaf80 .param/l "add" 0 9 6, C4<000000100000>;
P_000002bbd5ddafb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002bbd5ddaff0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002bbd5ddb028 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002bbd5ddb060 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002bbd5ddb098 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002bbd5ddb0d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002bbd5ddb108 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002bbd5ddb140 .param/l "j" 0 9 19, C4<000010000000>;
P_000002bbd5ddb178 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002bbd5ddb1b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002bbd5ddb1e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002bbd5ddb220 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002bbd5ddb258 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002bbd5ddb290 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002bbd5ddb2c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002bbd5ddb300 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002bbd5ddb338 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002bbd5ddb370 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002bbd5ddb3a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002bbd5ddb3e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002bbd5ddb418 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002bbd5ddb450 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002bbd5ddb488 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002bbd5ddb4c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002bbd5e077f0 .functor OR 1, L_000002bbd5e00d10, L_000002bbd5e003b0, C4<0>, C4<0>;
L_000002bbd5e08c80 .functor OR 1, L_000002bbd5e010d0, L_000002bbd5e00310, C4<0>, C4<0>;
L_000002bbd5e07860 .functor AND 1, L_000002bbd5e077f0, L_000002bbd5e08c80, C4<1>, C4<1>;
L_000002bbd5e08d60 .functor NOT 1, L_000002bbd5e07860, C4<0>, C4<0>, C4<0>;
L_000002bbd5e07fd0 .functor OR 1, v000002bbd5e04d70_0, L_000002bbd5e08d60, C4<0>, C4<0>;
L_000002bbd5e08b30 .functor NOT 1, L_000002bbd5e07fd0, C4<0>, C4<0>, C4<0>;
v000002bbd5dd4050_0 .net "EX_opcode", 11 0, v000002bbd5dd0f80_0;  alias, 1 drivers
v000002bbd5dd4af0_0 .net "ID_opcode", 11 0, v000002bbd5de6cc0_0;  alias, 1 drivers
v000002bbd5dd4190_0 .net "Wrong_prediction", 0 0, L_000002bbd5e1d1b0;  alias, 1 drivers
L_000002bbd5e202c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd3790_0 .net/2u *"_ivl_0", 11 0, L_000002bbd5e202c8;  1 drivers
L_000002bbd5e20358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd2b10_0 .net/2u *"_ivl_10", 1 0, L_000002bbd5e20358;  1 drivers
v000002bbd5dd3dd0_0 .net *"_ivl_12", 0 0, L_000002bbd5e010d0;  1 drivers
L_000002bbd5e203a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd3d30_0 .net/2u *"_ivl_14", 1 0, L_000002bbd5e203a0;  1 drivers
v000002bbd5dd2d90_0 .net *"_ivl_16", 0 0, L_000002bbd5e00310;  1 drivers
v000002bbd5dd4690_0 .net *"_ivl_19", 0 0, L_000002bbd5e08c80;  1 drivers
v000002bbd5dd3f10_0 .net *"_ivl_2", 0 0, L_000002bbd5e00d10;  1 drivers
v000002bbd5dd3e70_0 .net *"_ivl_21", 0 0, L_000002bbd5e07860;  1 drivers
v000002bbd5dd3010_0 .net *"_ivl_22", 0 0, L_000002bbd5e08d60;  1 drivers
v000002bbd5dd2f70_0 .net *"_ivl_25", 0 0, L_000002bbd5e07fd0;  1 drivers
L_000002bbd5e20310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd3470_0 .net/2u *"_ivl_4", 11 0, L_000002bbd5e20310;  1 drivers
v000002bbd5dd2570_0 .net *"_ivl_6", 0 0, L_000002bbd5e003b0;  1 drivers
v000002bbd5dd4c30_0 .net *"_ivl_9", 0 0, L_000002bbd5e077f0;  1 drivers
v000002bbd5dd2890_0 .net "clk", 0 0, L_000002bbd5d41940;  alias, 1 drivers
v000002bbd5dd3650_0 .net "predicted", 0 0, L_000002bbd5e08b30;  alias, 1 drivers
v000002bbd5dd3150_0 .var "predicted_to_EX", 0 0;
v000002bbd5dd47d0_0 .net "rst", 0 0, v000002bbd5e04d70_0;  alias, 1 drivers
v000002bbd5dd3830_0 .var "state", 1 0;
E_000002bbd5d5b350 .event posedge, v000002bbd5dd2890_0, v000002bbd5dc0ca0_0;
L_000002bbd5e00d10 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e202c8;
L_000002bbd5e003b0 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e20310;
L_000002bbd5e010d0 .cmp/eq 2, v000002bbd5dd3830_0, L_000002bbd5e20358;
L_000002bbd5e00310 .cmp/eq 2, v000002bbd5dd3830_0, L_000002bbd5e203a0;
S_000002bbd5dcbe50 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000002bbd5dcb9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002bbd5ddd510 .param/l "add" 0 9 6, C4<000000100000>;
P_000002bbd5ddd548 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002bbd5ddd580 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002bbd5ddd5b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002bbd5ddd5f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002bbd5ddd628 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002bbd5ddd660 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002bbd5ddd698 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002bbd5ddd6d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002bbd5ddd708 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002bbd5ddd740 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002bbd5ddd778 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002bbd5ddd7b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002bbd5ddd7e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002bbd5ddd820 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002bbd5ddd858 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002bbd5ddd890 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002bbd5ddd8c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002bbd5ddd900 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002bbd5ddd938 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002bbd5ddd970 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002bbd5ddd9a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002bbd5ddd9e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002bbd5ddda18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002bbd5ddda50 .param/l "xori" 0 9 12, C4<001110000000>;
v000002bbd5dd2cf0_0 .net "EX1_memread", 0 0, v000002bbd5dcdce0_0;  alias, 1 drivers
v000002bbd5dd35b0_0 .net "EX1_rd_ind", 4 0, v000002bbd5dce820_0;  alias, 1 drivers
v000002bbd5dd2750_0 .net "EX1_rd_indzero", 0 0, v000002bbd5dcdd80_0;  alias, 1 drivers
v000002bbd5dd44b0_0 .net "EX2_memread", 0 0, v000002bbd5dd1480_0;  alias, 1 drivers
v000002bbd5dd2ed0_0 .net "EX2_rd_ind", 4 0, v000002bbd5dd1520_0;  alias, 1 drivers
v000002bbd5dd4b90_0 .net "EX2_rd_indzero", 0 0, v000002bbd5dd15c0_0;  alias, 1 drivers
v000002bbd5dd4550_0 .var "ID_EX1_flush", 0 0;
v000002bbd5dd31f0_0 .var "ID_EX2_flush", 0 0;
v000002bbd5dd24d0_0 .net "ID_opcode", 11 0, v000002bbd5de6cc0_0;  alias, 1 drivers
v000002bbd5dd3bf0_0 .net "ID_rs1_ind", 4 0, v000002bbd5de8ac0_0;  alias, 1 drivers
v000002bbd5dd2930_0 .net "ID_rs2_ind", 4 0, v000002bbd5de7120_0;  alias, 1 drivers
v000002bbd5dd6990_0 .var "IF_ID_Write", 0 0;
v000002bbd5dd6530_0 .var "IF_ID_flush", 0 0;
v000002bbd5dd5e50_0 .var "PC_Write", 0 0;
v000002bbd5dd5310_0 .net "Wrong_prediction", 0 0, L_000002bbd5e1d1b0;  alias, 1 drivers
E_000002bbd5d5b390/0 .event anyedge, v000002bbd5dc4350_0, v000002bbd5dcdce0_0, v000002bbd5dcdd80_0, v000002bbd5dce640_0;
E_000002bbd5d5b390/1 .event anyedge, v000002bbd5dce820_0, v000002bbd5dceaa0_0, v000002bbd5ce23a0_0, v000002bbd5dd15c0_0;
E_000002bbd5d5b390/2 .event anyedge, v000002bbd5dc19c0_0, v000002bbd5dcff40_0;
E_000002bbd5d5b390 .event/or E_000002bbd5d5b390/0, E_000002bbd5d5b390/1, E_000002bbd5d5b390/2;
S_000002bbd5dccdf0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000002bbd5dcb9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000002bbd5ddda90 .param/l "add" 0 9 6, C4<000000100000>;
P_000002bbd5dddac8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002bbd5dddb00 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002bbd5dddb38 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002bbd5dddb70 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002bbd5dddba8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002bbd5dddbe0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002bbd5dddc18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002bbd5dddc50 .param/l "j" 0 9 19, C4<000010000000>;
P_000002bbd5dddc88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002bbd5dddcc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002bbd5dddcf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002bbd5dddd30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002bbd5dddd68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002bbd5dddda0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002bbd5ddddd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002bbd5ddde10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002bbd5ddde48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002bbd5ddde80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002bbd5dddeb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002bbd5dddef0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002bbd5dddf28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002bbd5dddf60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002bbd5dddf98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002bbd5dddfd0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002bbd5e08270 .functor OR 1, L_000002bbd5e012b0, L_000002bbd5e00c70, C4<0>, C4<0>;
L_000002bbd5e07b00 .functor OR 1, L_000002bbd5e08270, L_000002bbd5e00db0, C4<0>, C4<0>;
L_000002bbd5e08ba0 .functor OR 1, L_000002bbd5e07b00, L_000002bbd5e01850, C4<0>, C4<0>;
L_000002bbd5e08dd0 .functor OR 1, L_000002bbd5e08ba0, L_000002bbd5e01350, C4<0>, C4<0>;
L_000002bbd5e08350 .functor OR 1, L_000002bbd5e08dd0, L_000002bbd5e01210, C4<0>, C4<0>;
L_000002bbd5e09000 .functor OR 1, L_000002bbd5e08350, L_000002bbd5e01c10, C4<0>, C4<0>;
L_000002bbd5e07e10 .functor OR 1, L_000002bbd5e09000, L_000002bbd5e00e50, C4<0>, C4<0>;
L_000002bbd5e08900 .functor OR 1, L_000002bbd5e07e10, L_000002bbd5e00f90, C4<0>, C4<0>;
L_000002bbd5e08820 .functor OR 1, L_000002bbd5e01530, L_000002bbd5dff870, C4<0>, C4<0>;
L_000002bbd5e07be0 .functor OR 1, L_000002bbd5e08820, L_000002bbd5e01710, C4<0>, C4<0>;
L_000002bbd5e08580 .functor OR 1, L_000002bbd5e07be0, L_000002bbd5e017b0, C4<0>, C4<0>;
L_000002bbd5e08e40 .functor OR 1, L_000002bbd5e08580, L_000002bbd5e01990, C4<0>, C4<0>;
v000002bbd5dd68f0_0 .net "ID_opcode", 11 0, v000002bbd5de6cc0_0;  alias, 1 drivers
L_000002bbd5e20670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd5bd0_0 .net/2u *"_ivl_0", 11 0, L_000002bbd5e20670;  1 drivers
L_000002bbd5e20700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd6fd0_0 .net/2u *"_ivl_10", 11 0, L_000002bbd5e20700;  1 drivers
L_000002bbd5e20bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd6b70_0 .net/2u *"_ivl_102", 11 0, L_000002bbd5e20bc8;  1 drivers
L_000002bbd5e20c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd6a30_0 .net/2u *"_ivl_106", 11 0, L_000002bbd5e20c10;  1 drivers
v000002bbd5dd6ad0_0 .net *"_ivl_12", 0 0, L_000002bbd5e00db0;  1 drivers
v000002bbd5dd7250_0 .net *"_ivl_15", 0 0, L_000002bbd5e07b00;  1 drivers
L_000002bbd5e20748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd6f30_0 .net/2u *"_ivl_16", 11 0, L_000002bbd5e20748;  1 drivers
v000002bbd5dd72f0_0 .net *"_ivl_18", 0 0, L_000002bbd5e01850;  1 drivers
v000002bbd5dd6030_0 .net *"_ivl_2", 0 0, L_000002bbd5e012b0;  1 drivers
v000002bbd5dd58b0_0 .net *"_ivl_21", 0 0, L_000002bbd5e08ba0;  1 drivers
L_000002bbd5e20790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd7430_0 .net/2u *"_ivl_22", 11 0, L_000002bbd5e20790;  1 drivers
v000002bbd5dd6c10_0 .net *"_ivl_24", 0 0, L_000002bbd5e01350;  1 drivers
v000002bbd5dd5630_0 .net *"_ivl_27", 0 0, L_000002bbd5e08dd0;  1 drivers
L_000002bbd5e207d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd6cb0_0 .net/2u *"_ivl_28", 11 0, L_000002bbd5e207d8;  1 drivers
v000002bbd5dd53b0_0 .net *"_ivl_30", 0 0, L_000002bbd5e01210;  1 drivers
v000002bbd5dd6710_0 .net *"_ivl_33", 0 0, L_000002bbd5e08350;  1 drivers
L_000002bbd5e20820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd7390_0 .net/2u *"_ivl_34", 11 0, L_000002bbd5e20820;  1 drivers
v000002bbd5dd59f0_0 .net *"_ivl_36", 0 0, L_000002bbd5e01c10;  1 drivers
v000002bbd5dd5810_0 .net *"_ivl_39", 0 0, L_000002bbd5e09000;  1 drivers
L_000002bbd5e206b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd6d50_0 .net/2u *"_ivl_4", 11 0, L_000002bbd5e206b8;  1 drivers
L_000002bbd5e20868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd54f0_0 .net/2u *"_ivl_40", 11 0, L_000002bbd5e20868;  1 drivers
v000002bbd5dd5db0_0 .net *"_ivl_42", 0 0, L_000002bbd5e00e50;  1 drivers
v000002bbd5dd51d0_0 .net *"_ivl_45", 0 0, L_000002bbd5e07e10;  1 drivers
L_000002bbd5e208b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd6df0_0 .net/2u *"_ivl_46", 11 0, L_000002bbd5e208b0;  1 drivers
v000002bbd5dd5f90_0 .net *"_ivl_48", 0 0, L_000002bbd5e00f90;  1 drivers
L_000002bbd5e208f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd5b30_0 .net/2u *"_ivl_52", 11 0, L_000002bbd5e208f8;  1 drivers
L_000002bbd5e20940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd5450_0 .net/2u *"_ivl_56", 11 0, L_000002bbd5e20940;  1 drivers
v000002bbd5dd6e90_0 .net *"_ivl_6", 0 0, L_000002bbd5e00c70;  1 drivers
L_000002bbd5e20988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd5590_0 .net/2u *"_ivl_60", 11 0, L_000002bbd5e20988;  1 drivers
L_000002bbd5e209d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd5c70_0 .net/2u *"_ivl_64", 11 0, L_000002bbd5e209d0;  1 drivers
L_000002bbd5e20a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd7070_0 .net/2u *"_ivl_68", 11 0, L_000002bbd5e20a18;  1 drivers
L_000002bbd5e20a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd60d0_0 .net/2u *"_ivl_72", 11 0, L_000002bbd5e20a60;  1 drivers
v000002bbd5dd5270_0 .net *"_ivl_74", 0 0, L_000002bbd5e01530;  1 drivers
L_000002bbd5e20aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd4cd0_0 .net/2u *"_ivl_76", 11 0, L_000002bbd5e20aa8;  1 drivers
v000002bbd5dd71b0_0 .net *"_ivl_78", 0 0, L_000002bbd5dff870;  1 drivers
v000002bbd5dd56d0_0 .net *"_ivl_81", 0 0, L_000002bbd5e08820;  1 drivers
L_000002bbd5e20af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd5130_0 .net/2u *"_ivl_82", 11 0, L_000002bbd5e20af0;  1 drivers
v000002bbd5dd5950_0 .net *"_ivl_84", 0 0, L_000002bbd5e01710;  1 drivers
v000002bbd5dd5770_0 .net *"_ivl_87", 0 0, L_000002bbd5e07be0;  1 drivers
L_000002bbd5e20b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd5a90_0 .net/2u *"_ivl_88", 11 0, L_000002bbd5e20b38;  1 drivers
v000002bbd5dd5d10_0 .net *"_ivl_9", 0 0, L_000002bbd5e08270;  1 drivers
v000002bbd5dd6170_0 .net *"_ivl_90", 0 0, L_000002bbd5e017b0;  1 drivers
v000002bbd5dd7110_0 .net *"_ivl_93", 0 0, L_000002bbd5e08580;  1 drivers
L_000002bbd5e20b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dd5ef0_0 .net/2u *"_ivl_94", 11 0, L_000002bbd5e20b80;  1 drivers
v000002bbd5dd4d70_0 .net *"_ivl_96", 0 0, L_000002bbd5e01990;  1 drivers
v000002bbd5dd6850_0 .net *"_ivl_99", 0 0, L_000002bbd5e08e40;  1 drivers
v000002bbd5dd4e10_0 .net "is_beq", 0 0, L_000002bbd5e01030;  alias, 1 drivers
v000002bbd5dd4eb0_0 .net "is_bne", 0 0, L_000002bbd5dff7d0;  alias, 1 drivers
v000002bbd5dd6210_0 .net "is_j", 0 0, L_000002bbd5e015d0;  alias, 1 drivers
v000002bbd5dd62b0_0 .net "is_jal", 0 0, L_000002bbd5e01670;  alias, 1 drivers
v000002bbd5dd4f50_0 .net "is_jr", 0 0, L_000002bbd5e01490;  alias, 1 drivers
v000002bbd5dd6350_0 .net "is_oper2_immed", 0 0, L_000002bbd5e08900;  alias, 1 drivers
v000002bbd5dd63f0_0 .net "memread", 0 0, L_000002bbd5e01a30;  alias, 1 drivers
v000002bbd5dd6490_0 .net "memwrite", 0 0, L_000002bbd5dff690;  alias, 1 drivers
v000002bbd5dd65d0_0 .net "regwrite", 0 0, L_000002bbd5e018f0;  alias, 1 drivers
L_000002bbd5e012b0 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e20670;
L_000002bbd5e00c70 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e206b8;
L_000002bbd5e00db0 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e20700;
L_000002bbd5e01850 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e20748;
L_000002bbd5e01350 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e20790;
L_000002bbd5e01210 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e207d8;
L_000002bbd5e01c10 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e20820;
L_000002bbd5e00e50 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e20868;
L_000002bbd5e00f90 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e208b0;
L_000002bbd5e01030 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e208f8;
L_000002bbd5dff7d0 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e20940;
L_000002bbd5e01490 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e20988;
L_000002bbd5e01670 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e209d0;
L_000002bbd5e015d0 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e20a18;
L_000002bbd5e01530 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e20a60;
L_000002bbd5dff870 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e20aa8;
L_000002bbd5e01710 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e20af0;
L_000002bbd5e017b0 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e20b38;
L_000002bbd5e01990 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e20b80;
L_000002bbd5e018f0 .reduce/nor L_000002bbd5e08e40;
L_000002bbd5e01a30 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e20bc8;
L_000002bbd5dff690 .cmp/eq 12, v000002bbd5de6cc0_0, L_000002bbd5e20c10;
S_000002bbd5dccf80 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000002bbd5dcb9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000002bbd5de6020 .param/l "add" 0 9 6, C4<000000100000>;
P_000002bbd5de6058 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002bbd5de6090 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002bbd5de60c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002bbd5de6100 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002bbd5de6138 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002bbd5de6170 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002bbd5de61a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002bbd5de61e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002bbd5de6218 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002bbd5de6250 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002bbd5de6288 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002bbd5de62c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002bbd5de62f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002bbd5de6330 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002bbd5de6368 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002bbd5de63a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002bbd5de63d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002bbd5de6410 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002bbd5de6448 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002bbd5de6480 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002bbd5de64b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002bbd5de64f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002bbd5de6528 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002bbd5de6560 .param/l "xori" 0 9 12, C4<001110000000>;
v000002bbd5dd6670_0 .var "Immed", 31 0;
v000002bbd5dd5090_0 .net "Inst", 31 0, v000002bbd5dd9f50_0;  alias, 1 drivers
v000002bbd5dd67b0_0 .net "opcode", 11 0, v000002bbd5de6cc0_0;  alias, 1 drivers
E_000002bbd5d5aa50 .event anyedge, v000002bbd5dcff40_0, v000002bbd5dd5090_0;
S_000002bbd5dccad0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000002bbd5dcb9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000002bbd5dd7570_0 .var "Read_data1", 31 0;
v000002bbd5dd77f0_0 .var "Read_data2", 31 0;
v000002bbd5dd7e30_0 .net "Read_reg1", 4 0, v000002bbd5de8ac0_0;  alias, 1 drivers
v000002bbd5dd9870_0 .net "Read_reg2", 4 0, v000002bbd5de7120_0;  alias, 1 drivers
v000002bbd5dd83d0_0 .net "Write_data", 31 0, L_000002bbd5e1d300;  alias, 1 drivers
v000002bbd5dd97d0_0 .net "Write_en", 0 0, v000002bbd5dead20_0;  alias, 1 drivers
v000002bbd5dd9910_0 .net "Write_reg", 4 0, v000002bbd5de9600_0;  alias, 1 drivers
v000002bbd5dd9730_0 .net "clk", 0 0, L_000002bbd5d41940;  alias, 1 drivers
v000002bbd5dd9230_0 .var/i "i", 31 0;
v000002bbd5dd92d0 .array "reg_file", 0 31, 31 0;
v000002bbd5dd9a50_0 .net "rst", 0 0, v000002bbd5e04d70_0;  alias, 1 drivers
E_000002bbd5d5ad90 .event posedge, v000002bbd5dd2890_0;
S_000002bbd5dcd430 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002bbd5dccad0;
 .timescale 0 0;
v000002bbd5dd8330_0 .var/i "i", 31 0;
S_000002bbd5dcd5c0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000002bbd5b1d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000002bbd5de65a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002bbd5de65d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002bbd5de6610 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002bbd5de6648 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002bbd5de6680 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002bbd5de66b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002bbd5de66f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002bbd5de6728 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002bbd5de6760 .param/l "j" 0 9 19, C4<000010000000>;
P_000002bbd5de6798 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002bbd5de67d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002bbd5de6808 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002bbd5de6840 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002bbd5de6878 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002bbd5de68b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002bbd5de68e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002bbd5de6920 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002bbd5de6958 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002bbd5de6990 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002bbd5de69c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002bbd5de6a00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002bbd5de6a38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002bbd5de6a70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002bbd5de6aa8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002bbd5de6ae0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002bbd5dd9f50_0 .var "ID_INST", 31 0;
v000002bbd5dda090_0 .var "ID_PC", 31 0;
v000002bbd5de6cc0_0 .var "ID_opcode", 11 0;
v000002bbd5de9240_0 .var "ID_rd_ind", 4 0;
v000002bbd5de8ac0_0 .var "ID_rs1_ind", 4 0;
v000002bbd5de7120_0 .var "ID_rs2_ind", 4 0;
v000002bbd5de76c0_0 .net "IF_FLUSH", 0 0, v000002bbd5dd6530_0;  alias, 1 drivers
v000002bbd5de8160_0 .net "IF_INST", 31 0, L_000002bbd5e08f90;  alias, 1 drivers
v000002bbd5de7620_0 .net "IF_PC", 31 0, v000002bbd5de7c60_0;  alias, 1 drivers
v000002bbd5de9060_0 .net "clk", 0 0, L_000002bbd5e08740;  1 drivers
v000002bbd5de8700_0 .net "if_id_Write", 0 0, v000002bbd5dd6990_0;  alias, 1 drivers
v000002bbd5de8fc0_0 .net "rst", 0 0, v000002bbd5e04d70_0;  alias, 1 drivers
E_000002bbd5d5b0d0 .event posedge, v000002bbd5dc0ca0_0, v000002bbd5de9060_0;
S_000002bbd5dcbb30 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000002bbd5b1d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000002bbd5dea280_0 .net "EX1_PFC", 31 0, L_000002bbd5e01df0;  alias, 1 drivers
v000002bbd5dea500_0 .net "EX2_PFC", 31 0, v000002bbd5dd0da0_0;  alias, 1 drivers
v000002bbd5deb180_0 .net "ID_PFC", 31 0, L_000002bbd5dffd70;  alias, 1 drivers
v000002bbd5de9d80_0 .net "PC_src", 2 0, L_000002bbd5e00bd0;  alias, 1 drivers
v000002bbd5deb040_0 .net "PC_write", 0 0, v000002bbd5dd5e50_0;  alias, 1 drivers
L_000002bbd5e20088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002bbd5dea5a0_0 .net/2u *"_ivl_0", 31 0, L_000002bbd5e20088;  1 drivers
v000002bbd5dea8c0_0 .net "clk", 0 0, L_000002bbd5d41940;  alias, 1 drivers
v000002bbd5dea460_0 .net "inst", 31 0, L_000002bbd5e08f90;  alias, 1 drivers
v000002bbd5dea640_0 .net "inst_mem_in", 31 0, v000002bbd5de7c60_0;  alias, 1 drivers
v000002bbd5deb220_0 .net "pc_reg_in", 31 0, L_000002bbd5e08cf0;  1 drivers
v000002bbd5dea6e0_0 .net "rst", 0 0, v000002bbd5e04d70_0;  alias, 1 drivers
L_000002bbd5e00090 .arith/sum 32, v000002bbd5de7c60_0, L_000002bbd5e20088;
S_000002bbd5dcbfe0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002bbd5dcbb30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000002bbd5e08f90 .functor BUFZ 32, L_000002bbd5e01cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002bbd5de7d00_0 .net "Data_Out", 31 0, L_000002bbd5e08f90;  alias, 1 drivers
v000002bbd5de7ee0 .array "InstMem", 0 1023, 31 0;
v000002bbd5de6ea0_0 .net *"_ivl_0", 31 0, L_000002bbd5e01cb0;  1 drivers
v000002bbd5de8660_0 .net *"_ivl_3", 9 0, L_000002bbd5dff550;  1 drivers
v000002bbd5de7b20_0 .net *"_ivl_4", 11 0, L_000002bbd5e00950;  1 drivers
L_000002bbd5e201a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002bbd5de79e0_0 .net *"_ivl_7", 1 0, L_000002bbd5e201a8;  1 drivers
v000002bbd5de92e0_0 .net "addr", 31 0, v000002bbd5de7c60_0;  alias, 1 drivers
v000002bbd5de8d40_0 .net "clk", 0 0, L_000002bbd5d41940;  alias, 1 drivers
v000002bbd5de6f40_0 .var/i "i", 31 0;
L_000002bbd5e01cb0 .array/port v000002bbd5de7ee0, L_000002bbd5e00950;
L_000002bbd5dff550 .part v000002bbd5de7c60_0, 0, 10;
L_000002bbd5e00950 .concat [ 10 2 0 0], L_000002bbd5dff550, L_000002bbd5e201a8;
S_000002bbd5dcc170 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002bbd5dcbb30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000002bbd5d5af10 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000002bbd5de8f20_0 .net "DataIn", 31 0, L_000002bbd5e08cf0;  alias, 1 drivers
v000002bbd5de7c60_0 .var "DataOut", 31 0;
v000002bbd5de91a0_0 .net "PC_Write", 0 0, v000002bbd5dd5e50_0;  alias, 1 drivers
v000002bbd5de6b80_0 .net "clk", 0 0, L_000002bbd5d41940;  alias, 1 drivers
v000002bbd5de8b60_0 .net "rst", 0 0, v000002bbd5e04d70_0;  alias, 1 drivers
S_000002bbd5dcc300 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002bbd5dcbb30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002bbd5d5aa90 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000002bbd5d42660 .functor NOT 1, L_000002bbd5e06f30, C4<0>, C4<0>, C4<0>;
L_000002bbd5d425f0 .functor NOT 1, L_000002bbd5e06e90, C4<0>, C4<0>, C4<0>;
L_000002bbd5d423c0 .functor AND 1, L_000002bbd5d42660, L_000002bbd5d425f0, C4<1>, C4<1>;
L_000002bbd5d42510 .functor NOT 1, L_000002bbd5e07070, C4<0>, C4<0>, C4<0>;
L_000002bbd5cdc400 .functor AND 1, L_000002bbd5d423c0, L_000002bbd5d42510, C4<1>, C4<1>;
L_000002bbd5cdc470 .functor AND 32, L_000002bbd5e07250, L_000002bbd5e00090, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bbd5cdc7f0 .functor NOT 1, L_000002bbd5e06fd0, C4<0>, C4<0>, C4<0>;
L_000002bbd5cdca20 .functor NOT 1, L_000002bbd5e072f0, C4<0>, C4<0>, C4<0>;
L_000002bbd5e08970 .functor AND 1, L_000002bbd5cdc7f0, L_000002bbd5cdca20, C4<1>, C4<1>;
L_000002bbd5e089e0 .functor AND 1, L_000002bbd5e08970, L_000002bbd5e07110, C4<1>, C4<1>;
L_000002bbd5e084a0 .functor AND 32, L_000002bbd5e071b0, L_000002bbd5dffd70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bbd5e076a0 .functor OR 32, L_000002bbd5cdc470, L_000002bbd5e084a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002bbd5e08a50 .functor NOT 1, L_000002bbd5e07390, C4<0>, C4<0>, C4<0>;
L_000002bbd5e07e80 .functor AND 1, L_000002bbd5e08a50, L_000002bbd5e07430, C4<1>, C4<1>;
L_000002bbd5e08660 .functor NOT 1, L_000002bbd5dffc30, C4<0>, C4<0>, C4<0>;
L_000002bbd5e08ac0 .functor AND 1, L_000002bbd5e07e80, L_000002bbd5e08660, C4<1>, C4<1>;
L_000002bbd5e07b70 .functor AND 32, L_000002bbd5dffeb0, v000002bbd5de7c60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bbd5e08510 .functor OR 32, L_000002bbd5e076a0, L_000002bbd5e07b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002bbd5e07c50 .functor NOT 1, L_000002bbd5e01ad0, C4<0>, C4<0>, C4<0>;
L_000002bbd5e080b0 .functor AND 1, L_000002bbd5e07c50, L_000002bbd5e004f0, C4<1>, C4<1>;
L_000002bbd5e07d30 .functor AND 1, L_000002bbd5e080b0, L_000002bbd5dffaf0, C4<1>, C4<1>;
L_000002bbd5e08eb0 .functor AND 32, L_000002bbd5e00270, L_000002bbd5e01df0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bbd5e07f60 .functor OR 32, L_000002bbd5e08510, L_000002bbd5e08eb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002bbd5e08890 .functor NOT 1, L_000002bbd5dffcd0, C4<0>, C4<0>, C4<0>;
L_000002bbd5e08c10 .functor AND 1, L_000002bbd5dfff50, L_000002bbd5e08890, C4<1>, C4<1>;
L_000002bbd5e08f20 .functor NOT 1, L_000002bbd5e006d0, C4<0>, C4<0>, C4<0>;
L_000002bbd5e07780 .functor AND 1, L_000002bbd5e08c10, L_000002bbd5e08f20, C4<1>, C4<1>;
L_000002bbd5e086d0 .functor AND 32, L_000002bbd5dffb90, v000002bbd5dd0da0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bbd5e08cf0 .functor OR 32, L_000002bbd5e07f60, L_000002bbd5e086d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002bbd5de87a0_0 .net *"_ivl_1", 0 0, L_000002bbd5e06f30;  1 drivers
v000002bbd5de8de0_0 .net *"_ivl_11", 0 0, L_000002bbd5e07070;  1 drivers
v000002bbd5de6c20_0 .net *"_ivl_12", 0 0, L_000002bbd5d42510;  1 drivers
v000002bbd5de7f80_0 .net *"_ivl_14", 0 0, L_000002bbd5cdc400;  1 drivers
v000002bbd5de8c00_0 .net *"_ivl_16", 31 0, L_000002bbd5e07250;  1 drivers
v000002bbd5de6d60_0 .net *"_ivl_18", 31 0, L_000002bbd5cdc470;  1 drivers
v000002bbd5de7e40_0 .net *"_ivl_2", 0 0, L_000002bbd5d42660;  1 drivers
v000002bbd5de88e0_0 .net *"_ivl_21", 0 0, L_000002bbd5e06fd0;  1 drivers
v000002bbd5de8020_0 .net *"_ivl_22", 0 0, L_000002bbd5cdc7f0;  1 drivers
v000002bbd5de8a20_0 .net *"_ivl_25", 0 0, L_000002bbd5e072f0;  1 drivers
v000002bbd5de8480_0 .net *"_ivl_26", 0 0, L_000002bbd5cdca20;  1 drivers
v000002bbd5de7440_0 .net *"_ivl_28", 0 0, L_000002bbd5e08970;  1 drivers
v000002bbd5de7a80_0 .net *"_ivl_31", 0 0, L_000002bbd5e07110;  1 drivers
v000002bbd5de6e00_0 .net *"_ivl_32", 0 0, L_000002bbd5e089e0;  1 drivers
v000002bbd5de80c0_0 .net *"_ivl_34", 31 0, L_000002bbd5e071b0;  1 drivers
v000002bbd5de7bc0_0 .net *"_ivl_36", 31 0, L_000002bbd5e084a0;  1 drivers
v000002bbd5de8200_0 .net *"_ivl_38", 31 0, L_000002bbd5e076a0;  1 drivers
v000002bbd5de6fe0_0 .net *"_ivl_41", 0 0, L_000002bbd5e07390;  1 drivers
v000002bbd5de8ca0_0 .net *"_ivl_42", 0 0, L_000002bbd5e08a50;  1 drivers
v000002bbd5de7080_0 .net *"_ivl_45", 0 0, L_000002bbd5e07430;  1 drivers
v000002bbd5de71c0_0 .net *"_ivl_46", 0 0, L_000002bbd5e07e80;  1 drivers
v000002bbd5de7260_0 .net *"_ivl_49", 0 0, L_000002bbd5dffc30;  1 drivers
v000002bbd5de8e80_0 .net *"_ivl_5", 0 0, L_000002bbd5e06e90;  1 drivers
v000002bbd5de73a0_0 .net *"_ivl_50", 0 0, L_000002bbd5e08660;  1 drivers
v000002bbd5de7300_0 .net *"_ivl_52", 0 0, L_000002bbd5e08ac0;  1 drivers
v000002bbd5de74e0_0 .net *"_ivl_54", 31 0, L_000002bbd5dffeb0;  1 drivers
v000002bbd5de7580_0 .net *"_ivl_56", 31 0, L_000002bbd5e07b70;  1 drivers
v000002bbd5de7da0_0 .net *"_ivl_58", 31 0, L_000002bbd5e08510;  1 drivers
v000002bbd5de7760_0 .net *"_ivl_6", 0 0, L_000002bbd5d425f0;  1 drivers
v000002bbd5de7800_0 .net *"_ivl_61", 0 0, L_000002bbd5e01ad0;  1 drivers
v000002bbd5de8840_0 .net *"_ivl_62", 0 0, L_000002bbd5e07c50;  1 drivers
v000002bbd5de78a0_0 .net *"_ivl_65", 0 0, L_000002bbd5e004f0;  1 drivers
v000002bbd5de7940_0 .net *"_ivl_66", 0 0, L_000002bbd5e080b0;  1 drivers
v000002bbd5de82a0_0 .net *"_ivl_69", 0 0, L_000002bbd5dffaf0;  1 drivers
v000002bbd5de8340_0 .net *"_ivl_70", 0 0, L_000002bbd5e07d30;  1 drivers
v000002bbd5de8980_0 .net *"_ivl_72", 31 0, L_000002bbd5e00270;  1 drivers
v000002bbd5de83e0_0 .net *"_ivl_74", 31 0, L_000002bbd5e08eb0;  1 drivers
v000002bbd5de8520_0 .net *"_ivl_76", 31 0, L_000002bbd5e07f60;  1 drivers
v000002bbd5de85c0_0 .net *"_ivl_79", 0 0, L_000002bbd5dfff50;  1 drivers
v000002bbd5dea1e0_0 .net *"_ivl_8", 0 0, L_000002bbd5d423c0;  1 drivers
v000002bbd5debae0_0 .net *"_ivl_81", 0 0, L_000002bbd5dffcd0;  1 drivers
v000002bbd5deb540_0 .net *"_ivl_82", 0 0, L_000002bbd5e08890;  1 drivers
v000002bbd5deadc0_0 .net *"_ivl_84", 0 0, L_000002bbd5e08c10;  1 drivers
v000002bbd5de99c0_0 .net *"_ivl_87", 0 0, L_000002bbd5e006d0;  1 drivers
v000002bbd5deaa00_0 .net *"_ivl_88", 0 0, L_000002bbd5e08f20;  1 drivers
v000002bbd5dea320_0 .net *"_ivl_90", 0 0, L_000002bbd5e07780;  1 drivers
v000002bbd5de9420_0 .net *"_ivl_92", 31 0, L_000002bbd5dffb90;  1 drivers
v000002bbd5de9ce0_0 .net *"_ivl_94", 31 0, L_000002bbd5e086d0;  1 drivers
v000002bbd5de9380_0 .net "ina", 31 0, L_000002bbd5e00090;  1 drivers
v000002bbd5dea000_0 .net "inb", 31 0, L_000002bbd5dffd70;  alias, 1 drivers
v000002bbd5de9920_0 .net "inc", 31 0, v000002bbd5de7c60_0;  alias, 1 drivers
v000002bbd5deb4a0_0 .net "ind", 31 0, L_000002bbd5e01df0;  alias, 1 drivers
v000002bbd5de96a0_0 .net "ine", 31 0, v000002bbd5dd0da0_0;  alias, 1 drivers
L_000002bbd5e200d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5deb9a0_0 .net "inf", 31 0, L_000002bbd5e200d0;  1 drivers
L_000002bbd5e20118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5deac80_0 .net "ing", 31 0, L_000002bbd5e20118;  1 drivers
L_000002bbd5e20160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bbd5dea3c0_0 .net "inh", 31 0, L_000002bbd5e20160;  1 drivers
v000002bbd5deab40_0 .net "out", 31 0, L_000002bbd5e08cf0;  alias, 1 drivers
v000002bbd5deafa0_0 .net "sel", 2 0, L_000002bbd5e00bd0;  alias, 1 drivers
L_000002bbd5e06f30 .part L_000002bbd5e00bd0, 2, 1;
L_000002bbd5e06e90 .part L_000002bbd5e00bd0, 1, 1;
L_000002bbd5e07070 .part L_000002bbd5e00bd0, 0, 1;
LS_000002bbd5e07250_0_0 .concat [ 1 1 1 1], L_000002bbd5cdc400, L_000002bbd5cdc400, L_000002bbd5cdc400, L_000002bbd5cdc400;
LS_000002bbd5e07250_0_4 .concat [ 1 1 1 1], L_000002bbd5cdc400, L_000002bbd5cdc400, L_000002bbd5cdc400, L_000002bbd5cdc400;
LS_000002bbd5e07250_0_8 .concat [ 1 1 1 1], L_000002bbd5cdc400, L_000002bbd5cdc400, L_000002bbd5cdc400, L_000002bbd5cdc400;
LS_000002bbd5e07250_0_12 .concat [ 1 1 1 1], L_000002bbd5cdc400, L_000002bbd5cdc400, L_000002bbd5cdc400, L_000002bbd5cdc400;
LS_000002bbd5e07250_0_16 .concat [ 1 1 1 1], L_000002bbd5cdc400, L_000002bbd5cdc400, L_000002bbd5cdc400, L_000002bbd5cdc400;
LS_000002bbd5e07250_0_20 .concat [ 1 1 1 1], L_000002bbd5cdc400, L_000002bbd5cdc400, L_000002bbd5cdc400, L_000002bbd5cdc400;
LS_000002bbd5e07250_0_24 .concat [ 1 1 1 1], L_000002bbd5cdc400, L_000002bbd5cdc400, L_000002bbd5cdc400, L_000002bbd5cdc400;
LS_000002bbd5e07250_0_28 .concat [ 1 1 1 1], L_000002bbd5cdc400, L_000002bbd5cdc400, L_000002bbd5cdc400, L_000002bbd5cdc400;
LS_000002bbd5e07250_1_0 .concat [ 4 4 4 4], LS_000002bbd5e07250_0_0, LS_000002bbd5e07250_0_4, LS_000002bbd5e07250_0_8, LS_000002bbd5e07250_0_12;
LS_000002bbd5e07250_1_4 .concat [ 4 4 4 4], LS_000002bbd5e07250_0_16, LS_000002bbd5e07250_0_20, LS_000002bbd5e07250_0_24, LS_000002bbd5e07250_0_28;
L_000002bbd5e07250 .concat [ 16 16 0 0], LS_000002bbd5e07250_1_0, LS_000002bbd5e07250_1_4;
L_000002bbd5e06fd0 .part L_000002bbd5e00bd0, 2, 1;
L_000002bbd5e072f0 .part L_000002bbd5e00bd0, 1, 1;
L_000002bbd5e07110 .part L_000002bbd5e00bd0, 0, 1;
LS_000002bbd5e071b0_0_0 .concat [ 1 1 1 1], L_000002bbd5e089e0, L_000002bbd5e089e0, L_000002bbd5e089e0, L_000002bbd5e089e0;
LS_000002bbd5e071b0_0_4 .concat [ 1 1 1 1], L_000002bbd5e089e0, L_000002bbd5e089e0, L_000002bbd5e089e0, L_000002bbd5e089e0;
LS_000002bbd5e071b0_0_8 .concat [ 1 1 1 1], L_000002bbd5e089e0, L_000002bbd5e089e0, L_000002bbd5e089e0, L_000002bbd5e089e0;
LS_000002bbd5e071b0_0_12 .concat [ 1 1 1 1], L_000002bbd5e089e0, L_000002bbd5e089e0, L_000002bbd5e089e0, L_000002bbd5e089e0;
LS_000002bbd5e071b0_0_16 .concat [ 1 1 1 1], L_000002bbd5e089e0, L_000002bbd5e089e0, L_000002bbd5e089e0, L_000002bbd5e089e0;
LS_000002bbd5e071b0_0_20 .concat [ 1 1 1 1], L_000002bbd5e089e0, L_000002bbd5e089e0, L_000002bbd5e089e0, L_000002bbd5e089e0;
LS_000002bbd5e071b0_0_24 .concat [ 1 1 1 1], L_000002bbd5e089e0, L_000002bbd5e089e0, L_000002bbd5e089e0, L_000002bbd5e089e0;
LS_000002bbd5e071b0_0_28 .concat [ 1 1 1 1], L_000002bbd5e089e0, L_000002bbd5e089e0, L_000002bbd5e089e0, L_000002bbd5e089e0;
LS_000002bbd5e071b0_1_0 .concat [ 4 4 4 4], LS_000002bbd5e071b0_0_0, LS_000002bbd5e071b0_0_4, LS_000002bbd5e071b0_0_8, LS_000002bbd5e071b0_0_12;
LS_000002bbd5e071b0_1_4 .concat [ 4 4 4 4], LS_000002bbd5e071b0_0_16, LS_000002bbd5e071b0_0_20, LS_000002bbd5e071b0_0_24, LS_000002bbd5e071b0_0_28;
L_000002bbd5e071b0 .concat [ 16 16 0 0], LS_000002bbd5e071b0_1_0, LS_000002bbd5e071b0_1_4;
L_000002bbd5e07390 .part L_000002bbd5e00bd0, 2, 1;
L_000002bbd5e07430 .part L_000002bbd5e00bd0, 1, 1;
L_000002bbd5dffc30 .part L_000002bbd5e00bd0, 0, 1;
LS_000002bbd5dffeb0_0_0 .concat [ 1 1 1 1], L_000002bbd5e08ac0, L_000002bbd5e08ac0, L_000002bbd5e08ac0, L_000002bbd5e08ac0;
LS_000002bbd5dffeb0_0_4 .concat [ 1 1 1 1], L_000002bbd5e08ac0, L_000002bbd5e08ac0, L_000002bbd5e08ac0, L_000002bbd5e08ac0;
LS_000002bbd5dffeb0_0_8 .concat [ 1 1 1 1], L_000002bbd5e08ac0, L_000002bbd5e08ac0, L_000002bbd5e08ac0, L_000002bbd5e08ac0;
LS_000002bbd5dffeb0_0_12 .concat [ 1 1 1 1], L_000002bbd5e08ac0, L_000002bbd5e08ac0, L_000002bbd5e08ac0, L_000002bbd5e08ac0;
LS_000002bbd5dffeb0_0_16 .concat [ 1 1 1 1], L_000002bbd5e08ac0, L_000002bbd5e08ac0, L_000002bbd5e08ac0, L_000002bbd5e08ac0;
LS_000002bbd5dffeb0_0_20 .concat [ 1 1 1 1], L_000002bbd5e08ac0, L_000002bbd5e08ac0, L_000002bbd5e08ac0, L_000002bbd5e08ac0;
LS_000002bbd5dffeb0_0_24 .concat [ 1 1 1 1], L_000002bbd5e08ac0, L_000002bbd5e08ac0, L_000002bbd5e08ac0, L_000002bbd5e08ac0;
LS_000002bbd5dffeb0_0_28 .concat [ 1 1 1 1], L_000002bbd5e08ac0, L_000002bbd5e08ac0, L_000002bbd5e08ac0, L_000002bbd5e08ac0;
LS_000002bbd5dffeb0_1_0 .concat [ 4 4 4 4], LS_000002bbd5dffeb0_0_0, LS_000002bbd5dffeb0_0_4, LS_000002bbd5dffeb0_0_8, LS_000002bbd5dffeb0_0_12;
LS_000002bbd5dffeb0_1_4 .concat [ 4 4 4 4], LS_000002bbd5dffeb0_0_16, LS_000002bbd5dffeb0_0_20, LS_000002bbd5dffeb0_0_24, LS_000002bbd5dffeb0_0_28;
L_000002bbd5dffeb0 .concat [ 16 16 0 0], LS_000002bbd5dffeb0_1_0, LS_000002bbd5dffeb0_1_4;
L_000002bbd5e01ad0 .part L_000002bbd5e00bd0, 2, 1;
L_000002bbd5e004f0 .part L_000002bbd5e00bd0, 1, 1;
L_000002bbd5dffaf0 .part L_000002bbd5e00bd0, 0, 1;
LS_000002bbd5e00270_0_0 .concat [ 1 1 1 1], L_000002bbd5e07d30, L_000002bbd5e07d30, L_000002bbd5e07d30, L_000002bbd5e07d30;
LS_000002bbd5e00270_0_4 .concat [ 1 1 1 1], L_000002bbd5e07d30, L_000002bbd5e07d30, L_000002bbd5e07d30, L_000002bbd5e07d30;
LS_000002bbd5e00270_0_8 .concat [ 1 1 1 1], L_000002bbd5e07d30, L_000002bbd5e07d30, L_000002bbd5e07d30, L_000002bbd5e07d30;
LS_000002bbd5e00270_0_12 .concat [ 1 1 1 1], L_000002bbd5e07d30, L_000002bbd5e07d30, L_000002bbd5e07d30, L_000002bbd5e07d30;
LS_000002bbd5e00270_0_16 .concat [ 1 1 1 1], L_000002bbd5e07d30, L_000002bbd5e07d30, L_000002bbd5e07d30, L_000002bbd5e07d30;
LS_000002bbd5e00270_0_20 .concat [ 1 1 1 1], L_000002bbd5e07d30, L_000002bbd5e07d30, L_000002bbd5e07d30, L_000002bbd5e07d30;
LS_000002bbd5e00270_0_24 .concat [ 1 1 1 1], L_000002bbd5e07d30, L_000002bbd5e07d30, L_000002bbd5e07d30, L_000002bbd5e07d30;
LS_000002bbd5e00270_0_28 .concat [ 1 1 1 1], L_000002bbd5e07d30, L_000002bbd5e07d30, L_000002bbd5e07d30, L_000002bbd5e07d30;
LS_000002bbd5e00270_1_0 .concat [ 4 4 4 4], LS_000002bbd5e00270_0_0, LS_000002bbd5e00270_0_4, LS_000002bbd5e00270_0_8, LS_000002bbd5e00270_0_12;
LS_000002bbd5e00270_1_4 .concat [ 4 4 4 4], LS_000002bbd5e00270_0_16, LS_000002bbd5e00270_0_20, LS_000002bbd5e00270_0_24, LS_000002bbd5e00270_0_28;
L_000002bbd5e00270 .concat [ 16 16 0 0], LS_000002bbd5e00270_1_0, LS_000002bbd5e00270_1_4;
L_000002bbd5dfff50 .part L_000002bbd5e00bd0, 2, 1;
L_000002bbd5dffcd0 .part L_000002bbd5e00bd0, 1, 1;
L_000002bbd5e006d0 .part L_000002bbd5e00bd0, 0, 1;
LS_000002bbd5dffb90_0_0 .concat [ 1 1 1 1], L_000002bbd5e07780, L_000002bbd5e07780, L_000002bbd5e07780, L_000002bbd5e07780;
LS_000002bbd5dffb90_0_4 .concat [ 1 1 1 1], L_000002bbd5e07780, L_000002bbd5e07780, L_000002bbd5e07780, L_000002bbd5e07780;
LS_000002bbd5dffb90_0_8 .concat [ 1 1 1 1], L_000002bbd5e07780, L_000002bbd5e07780, L_000002bbd5e07780, L_000002bbd5e07780;
LS_000002bbd5dffb90_0_12 .concat [ 1 1 1 1], L_000002bbd5e07780, L_000002bbd5e07780, L_000002bbd5e07780, L_000002bbd5e07780;
LS_000002bbd5dffb90_0_16 .concat [ 1 1 1 1], L_000002bbd5e07780, L_000002bbd5e07780, L_000002bbd5e07780, L_000002bbd5e07780;
LS_000002bbd5dffb90_0_20 .concat [ 1 1 1 1], L_000002bbd5e07780, L_000002bbd5e07780, L_000002bbd5e07780, L_000002bbd5e07780;
LS_000002bbd5dffb90_0_24 .concat [ 1 1 1 1], L_000002bbd5e07780, L_000002bbd5e07780, L_000002bbd5e07780, L_000002bbd5e07780;
LS_000002bbd5dffb90_0_28 .concat [ 1 1 1 1], L_000002bbd5e07780, L_000002bbd5e07780, L_000002bbd5e07780, L_000002bbd5e07780;
LS_000002bbd5dffb90_1_0 .concat [ 4 4 4 4], LS_000002bbd5dffb90_0_0, LS_000002bbd5dffb90_0_4, LS_000002bbd5dffb90_0_8, LS_000002bbd5dffb90_0_12;
LS_000002bbd5dffb90_1_4 .concat [ 4 4 4 4], LS_000002bbd5dffb90_0_16, LS_000002bbd5dffb90_0_20, LS_000002bbd5dffb90_0_24, LS_000002bbd5dffb90_0_28;
L_000002bbd5dffb90 .concat [ 16 16 0 0], LS_000002bbd5dffb90_1_0, LS_000002bbd5dffb90_1_4;
S_000002bbd5dcc490 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000002bbd5b1d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000002bbd5de9f60_0 .net "Write_Data", 31 0, v000002bbd5dc03e0_0;  alias, 1 drivers
v000002bbd5dea780_0 .net "addr", 31 0, v000002bbd5dc0480_0;  alias, 1 drivers
v000002bbd5dea820_0 .net "clk", 0 0, L_000002bbd5d41940;  alias, 1 drivers
v000002bbd5deb5e0_0 .net "mem_out", 31 0, v000002bbd5deb2c0_0;  alias, 1 drivers
v000002bbd5dea960_0 .net "mem_read", 0 0, v000002bbd5dc0ac0_0;  alias, 1 drivers
v000002bbd5deba40_0 .net "mem_write", 0 0, v000002bbd5dc0e80_0;  alias, 1 drivers
S_000002bbd5dcc620 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002bbd5dcc490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000002bbd5deb0e0 .array "DataMem", 1023 0, 31 0;
v000002bbd5deb680_0 .net "Data_In", 31 0, v000002bbd5dc03e0_0;  alias, 1 drivers
v000002bbd5deb2c0_0 .var "Data_Out", 31 0;
v000002bbd5deb360_0 .net "Write_en", 0 0, v000002bbd5dc0e80_0;  alias, 1 drivers
v000002bbd5deb7c0_0 .net "addr", 31 0, v000002bbd5dc0480_0;  alias, 1 drivers
v000002bbd5deb900_0 .net "clk", 0 0, L_000002bbd5d41940;  alias, 1 drivers
v000002bbd5deb400_0 .var/i "i", 31 0;
S_000002bbd5dcc7b0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000002bbd5b1d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000002bbd5df6f60 .param/l "add" 0 9 6, C4<000000100000>;
P_000002bbd5df6f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002bbd5df6fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002bbd5df7008 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002bbd5df7040 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002bbd5df7078 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002bbd5df70b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002bbd5df70e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002bbd5df7120 .param/l "j" 0 9 19, C4<000010000000>;
P_000002bbd5df7158 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002bbd5df7190 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002bbd5df71c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002bbd5df7200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002bbd5df7238 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002bbd5df7270 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002bbd5df72a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002bbd5df72e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002bbd5df7318 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002bbd5df7350 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002bbd5df7388 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002bbd5df73c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002bbd5df73f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002bbd5df7430 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002bbd5df7468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002bbd5df74a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002bbd5deb860_0 .net "MEM_ALU_OUT", 31 0, v000002bbd5dc0480_0;  alias, 1 drivers
v000002bbd5de9c40_0 .net "MEM_Data_mem_out", 31 0, v000002bbd5deb2c0_0;  alias, 1 drivers
v000002bbd5deb720_0 .net "MEM_memread", 0 0, v000002bbd5dc0ac0_0;  alias, 1 drivers
v000002bbd5deaaa0_0 .net "MEM_opcode", 11 0, v000002bbd5dc1240_0;  alias, 1 drivers
v000002bbd5de9740_0 .net "MEM_rd_ind", 4 0, v000002bbd5dc1a60_0;  alias, 1 drivers
v000002bbd5deae60_0 .net "MEM_rd_indzero", 0 0, v000002bbd5dc08e0_0;  alias, 1 drivers
v000002bbd5de94c0_0 .net "MEM_regwrite", 0 0, v000002bbd5dc1740_0;  alias, 1 drivers
v000002bbd5de9560_0 .var "WB_ALU_OUT", 31 0;
v000002bbd5deabe0_0 .var "WB_Data_mem_out", 31 0;
v000002bbd5de9e20_0 .var "WB_memread", 0 0;
v000002bbd5de9600_0 .var "WB_rd_ind", 4 0;
v000002bbd5deaf00_0 .var "WB_rd_indzero", 0 0;
v000002bbd5dead20_0 .var "WB_regwrite", 0 0;
v000002bbd5de9ec0_0 .net "clk", 0 0, L_000002bbd5e1d140;  1 drivers
v000002bbd5de97e0_0 .var "hlt", 0 0;
v000002bbd5de9880_0 .net "rst", 0 0, v000002bbd5e04d70_0;  alias, 1 drivers
E_000002bbd5d5b410 .event posedge, v000002bbd5dc0ca0_0, v000002bbd5de9ec0_0;
S_000002bbd5dcc940 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000002bbd5b1d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002bbd5e1cff0 .functor AND 32, v000002bbd5deabe0_0, L_000002bbd5e72b50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bbd5e1d220 .functor NOT 1, v000002bbd5de9e20_0, C4<0>, C4<0>, C4<0>;
L_000002bbd5e1d060 .functor AND 32, v000002bbd5de9560_0, L_000002bbd5e73550, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bbd5e1d300 .functor OR 32, L_000002bbd5e1cff0, L_000002bbd5e1d060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002bbd5de9a60_0 .net "Write_Data_RegFile", 31 0, L_000002bbd5e1d300;  alias, 1 drivers
v000002bbd5de9b00_0 .net *"_ivl_0", 31 0, L_000002bbd5e72b50;  1 drivers
v000002bbd5de9ba0_0 .net *"_ivl_2", 31 0, L_000002bbd5e1cff0;  1 drivers
v000002bbd5dea0a0_0 .net *"_ivl_4", 0 0, L_000002bbd5e1d220;  1 drivers
v000002bbd5dea140_0 .net *"_ivl_6", 31 0, L_000002bbd5e73550;  1 drivers
v000002bbd5dedac0_0 .net *"_ivl_8", 31 0, L_000002bbd5e1d060;  1 drivers
v000002bbd5dec120_0 .net "alu_out", 31 0, v000002bbd5de9560_0;  alias, 1 drivers
v000002bbd5decee0_0 .net "mem_out", 31 0, v000002bbd5deabe0_0;  alias, 1 drivers
v000002bbd5dedc00_0 .net "mem_read", 0 0, v000002bbd5de9e20_0;  alias, 1 drivers
LS_000002bbd5e72b50_0_0 .concat [ 1 1 1 1], v000002bbd5de9e20_0, v000002bbd5de9e20_0, v000002bbd5de9e20_0, v000002bbd5de9e20_0;
LS_000002bbd5e72b50_0_4 .concat [ 1 1 1 1], v000002bbd5de9e20_0, v000002bbd5de9e20_0, v000002bbd5de9e20_0, v000002bbd5de9e20_0;
LS_000002bbd5e72b50_0_8 .concat [ 1 1 1 1], v000002bbd5de9e20_0, v000002bbd5de9e20_0, v000002bbd5de9e20_0, v000002bbd5de9e20_0;
LS_000002bbd5e72b50_0_12 .concat [ 1 1 1 1], v000002bbd5de9e20_0, v000002bbd5de9e20_0, v000002bbd5de9e20_0, v000002bbd5de9e20_0;
LS_000002bbd5e72b50_0_16 .concat [ 1 1 1 1], v000002bbd5de9e20_0, v000002bbd5de9e20_0, v000002bbd5de9e20_0, v000002bbd5de9e20_0;
LS_000002bbd5e72b50_0_20 .concat [ 1 1 1 1], v000002bbd5de9e20_0, v000002bbd5de9e20_0, v000002bbd5de9e20_0, v000002bbd5de9e20_0;
LS_000002bbd5e72b50_0_24 .concat [ 1 1 1 1], v000002bbd5de9e20_0, v000002bbd5de9e20_0, v000002bbd5de9e20_0, v000002bbd5de9e20_0;
LS_000002bbd5e72b50_0_28 .concat [ 1 1 1 1], v000002bbd5de9e20_0, v000002bbd5de9e20_0, v000002bbd5de9e20_0, v000002bbd5de9e20_0;
LS_000002bbd5e72b50_1_0 .concat [ 4 4 4 4], LS_000002bbd5e72b50_0_0, LS_000002bbd5e72b50_0_4, LS_000002bbd5e72b50_0_8, LS_000002bbd5e72b50_0_12;
LS_000002bbd5e72b50_1_4 .concat [ 4 4 4 4], LS_000002bbd5e72b50_0_16, LS_000002bbd5e72b50_0_20, LS_000002bbd5e72b50_0_24, LS_000002bbd5e72b50_0_28;
L_000002bbd5e72b50 .concat [ 16 16 0 0], LS_000002bbd5e72b50_1_0, LS_000002bbd5e72b50_1_4;
LS_000002bbd5e73550_0_0 .concat [ 1 1 1 1], L_000002bbd5e1d220, L_000002bbd5e1d220, L_000002bbd5e1d220, L_000002bbd5e1d220;
LS_000002bbd5e73550_0_4 .concat [ 1 1 1 1], L_000002bbd5e1d220, L_000002bbd5e1d220, L_000002bbd5e1d220, L_000002bbd5e1d220;
LS_000002bbd5e73550_0_8 .concat [ 1 1 1 1], L_000002bbd5e1d220, L_000002bbd5e1d220, L_000002bbd5e1d220, L_000002bbd5e1d220;
LS_000002bbd5e73550_0_12 .concat [ 1 1 1 1], L_000002bbd5e1d220, L_000002bbd5e1d220, L_000002bbd5e1d220, L_000002bbd5e1d220;
LS_000002bbd5e73550_0_16 .concat [ 1 1 1 1], L_000002bbd5e1d220, L_000002bbd5e1d220, L_000002bbd5e1d220, L_000002bbd5e1d220;
LS_000002bbd5e73550_0_20 .concat [ 1 1 1 1], L_000002bbd5e1d220, L_000002bbd5e1d220, L_000002bbd5e1d220, L_000002bbd5e1d220;
LS_000002bbd5e73550_0_24 .concat [ 1 1 1 1], L_000002bbd5e1d220, L_000002bbd5e1d220, L_000002bbd5e1d220, L_000002bbd5e1d220;
LS_000002bbd5e73550_0_28 .concat [ 1 1 1 1], L_000002bbd5e1d220, L_000002bbd5e1d220, L_000002bbd5e1d220, L_000002bbd5e1d220;
LS_000002bbd5e73550_1_0 .concat [ 4 4 4 4], LS_000002bbd5e73550_0_0, LS_000002bbd5e73550_0_4, LS_000002bbd5e73550_0_8, LS_000002bbd5e73550_0_12;
LS_000002bbd5e73550_1_4 .concat [ 4 4 4 4], LS_000002bbd5e73550_0_16, LS_000002bbd5e73550_0_20, LS_000002bbd5e73550_0_24, LS_000002bbd5e73550_0_28;
L_000002bbd5e73550 .concat [ 16 16 0 0], LS_000002bbd5e73550_1_0, LS_000002bbd5e73550_1_4;
    .scope S_000002bbd5dcc170;
T_0 ;
    %wait E_000002bbd5d5b350;
    %load/vec4 v000002bbd5de8b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002bbd5de7c60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002bbd5de91a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002bbd5de8f20_0;
    %assign/vec4 v000002bbd5de7c60_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002bbd5dcbfe0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bbd5de6f40_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002bbd5de6f40_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002bbd5de6f40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5de7ee0, 0, 4;
    %load/vec4 v000002bbd5de6f40_0;
    %addi 1, 0, 32;
    %store/vec4 v000002bbd5de6f40_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5de7ee0, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5de7ee0, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5de7ee0, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5de7ee0, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5de7ee0, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5de7ee0, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5de7ee0, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5de7ee0, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5de7ee0, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5de7ee0, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5de7ee0, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5de7ee0, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5de7ee0, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5de7ee0, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5de7ee0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5de7ee0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5de7ee0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5de7ee0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5de7ee0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002bbd5dcd5c0;
T_2 ;
    %wait E_000002bbd5d5b0d0;
    %load/vec4 v000002bbd5de8fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dda090_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dd9f50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bbd5de9240_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bbd5de7120_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bbd5de8ac0_0, 0;
    %assign/vec4 v000002bbd5de6cc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002bbd5de8700_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002bbd5de76c0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dda090_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dd9f50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bbd5de9240_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bbd5de7120_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bbd5de8ac0_0, 0;
    %assign/vec4 v000002bbd5de6cc0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002bbd5de8700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002bbd5de8160_0;
    %assign/vec4 v000002bbd5dd9f50_0, 0;
    %load/vec4 v000002bbd5de7620_0;
    %assign/vec4 v000002bbd5dda090_0, 0;
    %load/vec4 v000002bbd5de8160_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002bbd5de7120_0, 0;
    %load/vec4 v000002bbd5de8160_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002bbd5de6cc0_0, 4, 5;
    %load/vec4 v000002bbd5de8160_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000002bbd5de8160_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002bbd5de6cc0_0, 4, 5;
    %load/vec4 v000002bbd5de8160_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002bbd5de8160_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002bbd5de8160_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002bbd5de8160_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000002bbd5de8160_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000002bbd5de8160_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000002bbd5de8ac0_0, 0;
    %load/vec4 v000002bbd5de8160_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002bbd5de8160_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002bbd5de9240_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002bbd5de8160_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002bbd5de9240_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002bbd5de8160_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002bbd5de9240_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002bbd5dccad0;
T_3 ;
    %wait E_000002bbd5d5b350;
    %load/vec4 v000002bbd5dd9a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bbd5dd9230_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002bbd5dd9230_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002bbd5dd9230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5dd92d0, 0, 4;
    %load/vec4 v000002bbd5dd9230_0;
    %addi 1, 0, 32;
    %store/vec4 v000002bbd5dd9230_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002bbd5dd9910_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000002bbd5dd97d0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002bbd5dd83d0_0;
    %load/vec4 v000002bbd5dd9910_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5dd92d0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5dd92d0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002bbd5dccad0;
T_4 ;
    %wait E_000002bbd5d5ad90;
    %load/vec4 v000002bbd5dd9910_0;
    %load/vec4 v000002bbd5dd7e30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000002bbd5dd9910_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002bbd5dd97d0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002bbd5dd83d0_0;
    %assign/vec4 v000002bbd5dd7570_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002bbd5dd7e30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002bbd5dd92d0, 4;
    %assign/vec4 v000002bbd5dd7570_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002bbd5dccad0;
T_5 ;
    %wait E_000002bbd5d5ad90;
    %load/vec4 v000002bbd5dd9910_0;
    %load/vec4 v000002bbd5dd9870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000002bbd5dd9910_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002bbd5dd97d0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002bbd5dd83d0_0;
    %assign/vec4 v000002bbd5dd77f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002bbd5dd9870_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002bbd5dd92d0, 4;
    %assign/vec4 v000002bbd5dd77f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002bbd5dccad0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002bbd5dcd430;
    %jmp t_0;
    .scope S_000002bbd5dcd430;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bbd5dd8330_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002bbd5dd8330_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000002bbd5dd8330_0;
    %ix/getv/s 4, v000002bbd5dd8330_0;
    %load/vec4a v000002bbd5dd92d0, 4;
    %ix/getv/s 4, v000002bbd5dd8330_0;
    %load/vec4a v000002bbd5dd92d0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002bbd5dd8330_0;
    %addi 1, 0, 32;
    %store/vec4 v000002bbd5dd8330_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002bbd5dccad0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002bbd5dccf80;
T_7 ;
    %wait E_000002bbd5d5aa50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bbd5dd6670_0, 0, 32;
    %load/vec4 v000002bbd5dd67b0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002bbd5dd67b0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002bbd5dd5090_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002bbd5dd6670_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002bbd5dd67b0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002bbd5dd67b0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002bbd5dd67b0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002bbd5dd5090_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002bbd5dd6670_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000002bbd5dd5090_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000002bbd5dd5090_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002bbd5dd6670_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002bbd5dcd750;
T_8 ;
    %wait E_000002bbd5d5b350;
    %load/vec4 v000002bbd5dd47d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002bbd5dd3830_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002bbd5dd4050_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002bbd5dd4050_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000002bbd5dd3830_0;
    %load/vec4 v000002bbd5dd4190_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002bbd5dd3830_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002bbd5dd3830_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002bbd5dd3830_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002bbd5dd3830_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002bbd5dd3830_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002bbd5dd3830_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002bbd5dcd750;
T_9 ;
    %wait E_000002bbd5d5b350;
    %load/vec4 v000002bbd5dd47d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bbd5dd3150_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002bbd5dd3650_0;
    %assign/vec4 v000002bbd5dd3150_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002bbd5dcbe50;
T_10 ;
    %wait E_000002bbd5d5b390;
    %load/vec4 v000002bbd5dd5310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bbd5dd5e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bbd5dd6990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bbd5dd6530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bbd5dd4550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bbd5dd31f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002bbd5dd2cf0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000002bbd5dd2750_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000002bbd5dd3bf0_0;
    %load/vec4 v000002bbd5dd35b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000002bbd5dd2930_0;
    %load/vec4 v000002bbd5dd35b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000002bbd5dd44b0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000002bbd5dd4b90_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000002bbd5dd3bf0_0;
    %load/vec4 v000002bbd5dd2ed0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000002bbd5dd2930_0;
    %load/vec4 v000002bbd5dd2ed0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bbd5dd5e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bbd5dd6990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bbd5dd6530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bbd5dd4550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bbd5dd31f0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000002bbd5dd24d0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bbd5dd5e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bbd5dd6990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bbd5dd6530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bbd5dd4550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bbd5dd31f0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bbd5dd5e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bbd5dd6990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bbd5dd6530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bbd5dd4550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bbd5dd31f0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002bbd5dcd2a0;
T_11 ;
    %wait E_000002bbd5d5acd0;
    %load/vec4 v000002bbd5dceb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dcdd80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dcd9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dcfae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dce500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dcdf60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dcedc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dcdc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dcf180_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dd0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dcfe00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dcdce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dcfb80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dcef00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dce3c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dcfc20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bbd5dce820_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bbd5dcf0e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bbd5dcde20_0, 0;
    %assign/vec4 v000002bbd5dcea00_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002bbd5dce0a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002bbd5dcff40_0;
    %assign/vec4 v000002bbd5dcea00_0, 0;
    %load/vec4 v000002bbd5dce640_0;
    %assign/vec4 v000002bbd5dcde20_0, 0;
    %load/vec4 v000002bbd5dceaa0_0;
    %assign/vec4 v000002bbd5dcf0e0_0, 0;
    %load/vec4 v000002bbd5dd0080_0;
    %assign/vec4 v000002bbd5dce820_0, 0;
    %load/vec4 v000002bbd5dcf7c0_0;
    %assign/vec4 v000002bbd5dcfc20_0, 0;
    %load/vec4 v000002bbd5dce5a0_0;
    %assign/vec4 v000002bbd5dce3c0_0, 0;
    %load/vec4 v000002bbd5dce780_0;
    %assign/vec4 v000002bbd5dcef00_0, 0;
    %load/vec4 v000002bbd5dcdba0_0;
    %assign/vec4 v000002bbd5dcfb80_0, 0;
    %load/vec4 v000002bbd5dcfd60_0;
    %assign/vec4 v000002bbd5dcdce0_0, 0;
    %load/vec4 v000002bbd5dcfcc0_0;
    %assign/vec4 v000002bbd5dcfe00_0, 0;
    %load/vec4 v000002bbd5dce960_0;
    %assign/vec4 v000002bbd5dd0120_0, 0;
    %load/vec4 v000002bbd5dcffe0_0;
    %assign/vec4 v000002bbd5dcf180_0, 0;
    %load/vec4 v000002bbd5dcdb00_0;
    %assign/vec4 v000002bbd5dcdc40_0, 0;
    %load/vec4 v000002bbd5dcf400_0;
    %assign/vec4 v000002bbd5dcedc0_0, 0;
    %load/vec4 v000002bbd5dce000_0;
    %assign/vec4 v000002bbd5dcdf60_0, 0;
    %load/vec4 v000002bbd5dce460_0;
    %assign/vec4 v000002bbd5dce500_0, 0;
    %load/vec4 v000002bbd5dce140_0;
    %assign/vec4 v000002bbd5dcfae0_0, 0;
    %load/vec4 v000002bbd5dcf5e0_0;
    %assign/vec4 v000002bbd5dcd9c0_0, 0;
    %load/vec4 v000002bbd5dcda60_0;
    %assign/vec4 v000002bbd5dcdd80_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dcdd80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dcd9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dcfae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dce500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dcdf60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dcedc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dcdc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dcf180_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dd0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dcfe00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dcdce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dcfb80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dcef00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dce3c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dcfc20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bbd5dce820_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bbd5dcf0e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bbd5dcde20_0, 0;
    %assign/vec4 v000002bbd5dcea00_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002bbd5dcd110;
T_12 ;
    %wait E_000002bbd5d5b550;
    %load/vec4 v000002bbd5dd45f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dd15c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dd0da0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dd0bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dd0ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dd0760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dd0300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dd1200_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dd0c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dd1020_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dd0d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dd1480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dd17a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dd03a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dd1840_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dd0620_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bbd5dd1520_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bbd5dd0260_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bbd5dd01c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002bbd5dd0f80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dd0a80_0, 0;
    %assign/vec4 v000002bbd5dd0940_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002bbd5dd36f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002bbd5dcf4a0_0;
    %assign/vec4 v000002bbd5dd0940_0, 0;
    %load/vec4 v000002bbd5dcebe0_0;
    %assign/vec4 v000002bbd5dd0a80_0, 0;
    %load/vec4 v000002bbd5dd06c0_0;
    %assign/vec4 v000002bbd5dd0f80_0, 0;
    %load/vec4 v000002bbd5dd10c0_0;
    %assign/vec4 v000002bbd5dd01c0_0, 0;
    %load/vec4 v000002bbd5dd04e0_0;
    %assign/vec4 v000002bbd5dd0260_0, 0;
    %load/vec4 v000002bbd5dd0e40_0;
    %assign/vec4 v000002bbd5dd1520_0, 0;
    %load/vec4 v000002bbd5dcf040_0;
    %assign/vec4 v000002bbd5dd0620_0, 0;
    %load/vec4 v000002bbd5dd0b20_0;
    %assign/vec4 v000002bbd5dd1840_0, 0;
    %load/vec4 v000002bbd5dd0580_0;
    %assign/vec4 v000002bbd5dd03a0_0, 0;
    %load/vec4 v000002bbd5dd1660_0;
    %assign/vec4 v000002bbd5dd17a0_0, 0;
    %load/vec4 v000002bbd5dd1700_0;
    %assign/vec4 v000002bbd5dd1480_0, 0;
    %load/vec4 v000002bbd5dd13e0_0;
    %assign/vec4 v000002bbd5dd0d00_0, 0;
    %load/vec4 v000002bbd5dd09e0_0;
    %assign/vec4 v000002bbd5dd1020_0, 0;
    %load/vec4 v000002bbd5dd1340_0;
    %assign/vec4 v000002bbd5dd0c60_0, 0;
    %load/vec4 v000002bbd5dd0440_0;
    %assign/vec4 v000002bbd5dd1200_0, 0;
    %load/vec4 v000002bbd5dd12a0_0;
    %assign/vec4 v000002bbd5dd0300_0, 0;
    %load/vec4 v000002bbd5dd08a0_0;
    %assign/vec4 v000002bbd5dd0760_0, 0;
    %load/vec4 v000002bbd5dd0800_0;
    %assign/vec4 v000002bbd5dd0ee0_0, 0;
    %load/vec4 v000002bbd5dcf680_0;
    %assign/vec4 v000002bbd5dd0bc0_0, 0;
    %load/vec4 v000002bbd5dcf540_0;
    %assign/vec4 v000002bbd5dd0da0_0, 0;
    %load/vec4 v000002bbd5dd1160_0;
    %assign/vec4 v000002bbd5dd15c0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dd15c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dd0da0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dd0bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dd0ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dd0760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dd0300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dd1200_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dd0c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dd1020_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dd0d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dd1480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dd17a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dd03a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dd1840_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dd0620_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bbd5dd1520_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bbd5dd0260_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bbd5dd01c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002bbd5dd0f80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dd0a80_0, 0;
    %assign/vec4 v000002bbd5dd0940_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002bbd5b88390;
T_13 ;
    %wait E_000002bbd5d5abd0;
    %load/vec4 v000002bbd5dc3090_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bbd5dc20f0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bbd5dc20f0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bbd5dc20f0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bbd5dc20f0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bbd5dc20f0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bbd5dc20f0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bbd5dc20f0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bbd5dc20f0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002bbd5dc20f0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002bbd5dc20f0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002bbd5dc20f0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002bbd5dc20f0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002bbd5dc20f0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002bbd5dc20f0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002bbd5dc20f0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002bbd5dc20f0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002bbd5dc20f0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002bbd5dc20f0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002bbd5dc20f0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002bbd5dc20f0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002bbd5dc20f0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002bbd5dc20f0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002bbd5b88200;
T_14 ;
    %wait E_000002bbd5d5a910;
    %load/vec4 v000002bbd5dc4210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000002bbd5dc2730_0;
    %pad/u 33;
    %load/vec4 v000002bbd5dc2910_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dc39f0_0, 0;
    %assign/vec4 v000002bbd5dc29b0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000002bbd5dc2730_0;
    %pad/u 33;
    %load/vec4 v000002bbd5dc2910_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dc39f0_0, 0;
    %assign/vec4 v000002bbd5dc29b0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000002bbd5dc2730_0;
    %pad/u 33;
    %load/vec4 v000002bbd5dc2910_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dc39f0_0, 0;
    %assign/vec4 v000002bbd5dc29b0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000002bbd5dc2730_0;
    %pad/u 33;
    %load/vec4 v000002bbd5dc2910_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dc39f0_0, 0;
    %assign/vec4 v000002bbd5dc29b0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000002bbd5dc2730_0;
    %pad/u 33;
    %load/vec4 v000002bbd5dc2910_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dc39f0_0, 0;
    %assign/vec4 v000002bbd5dc29b0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000002bbd5dc2730_0;
    %pad/u 33;
    %load/vec4 v000002bbd5dc2910_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dc39f0_0, 0;
    %assign/vec4 v000002bbd5dc29b0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000002bbd5dc2910_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000002bbd5dc29b0_0;
    %load/vec4 v000002bbd5dc2910_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002bbd5dc2730_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000002bbd5dc2910_0;
    %sub;
    %part/u 1;
    %load/vec4 v000002bbd5dc2910_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000002bbd5dc29b0_0, 0;
    %load/vec4 v000002bbd5dc2730_0;
    %ix/getv 4, v000002bbd5dc2910_0;
    %shiftl 4;
    %assign/vec4 v000002bbd5dc39f0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000002bbd5dc2910_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000002bbd5dc29b0_0;
    %load/vec4 v000002bbd5dc2910_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002bbd5dc2730_0;
    %load/vec4 v000002bbd5dc2910_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000002bbd5dc2910_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000002bbd5dc29b0_0, 0;
    %load/vec4 v000002bbd5dc2730_0;
    %ix/getv 4, v000002bbd5dc2910_0;
    %shiftr 4;
    %assign/vec4 v000002bbd5dc39f0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bbd5dc29b0_0, 0;
    %load/vec4 v000002bbd5dc2730_0;
    %load/vec4 v000002bbd5dc2910_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000002bbd5dc39f0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bbd5dc29b0_0, 0;
    %load/vec4 v000002bbd5dc2910_0;
    %load/vec4 v000002bbd5dc2730_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000002bbd5dc39f0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002bbd5b89aa0;
T_15 ;
    %wait E_000002bbd5d5add0;
    %load/vec4 v000002bbd5dc0ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dc08e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dc1740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dc0e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dc0ac0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002bbd5dc1240_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bbd5dc1a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5dc03e0_0, 0;
    %assign/vec4 v000002bbd5dc0480_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002bbd5ce3340_0;
    %assign/vec4 v000002bbd5dc0480_0, 0;
    %load/vec4 v000002bbd5dc1100_0;
    %assign/vec4 v000002bbd5dc03e0_0, 0;
    %load/vec4 v000002bbd5dc19c0_0;
    %assign/vec4 v000002bbd5dc1a60_0, 0;
    %load/vec4 v000002bbd5cbe000_0;
    %assign/vec4 v000002bbd5dc1240_0, 0;
    %load/vec4 v000002bbd5ce23a0_0;
    %assign/vec4 v000002bbd5dc0ac0_0, 0;
    %load/vec4 v000002bbd5cbdce0_0;
    %assign/vec4 v000002bbd5dc0e80_0, 0;
    %load/vec4 v000002bbd5dc1920_0;
    %assign/vec4 v000002bbd5dc1740_0, 0;
    %load/vec4 v000002bbd5dc16a0_0;
    %assign/vec4 v000002bbd5dc08e0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002bbd5dcc620;
T_16 ;
    %wait E_000002bbd5d5ad90;
    %load/vec4 v000002bbd5deb360_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002bbd5deb680_0;
    %load/vec4 v000002bbd5deb7c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5deb0e0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002bbd5dcc620;
T_17 ;
    %wait E_000002bbd5d5ad90;
    %load/vec4 v000002bbd5deb7c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002bbd5deb0e0, 4;
    %assign/vec4 v000002bbd5deb2c0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002bbd5dcc620;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bbd5deb400_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002bbd5deb400_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002bbd5deb400_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5deb0e0, 0, 4;
    %load/vec4 v000002bbd5deb400_0;
    %addi 1, 0, 32;
    %store/vec4 v000002bbd5deb400_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bbd5deb0e0, 0, 4;
    %end;
    .thread T_18;
    .scope S_000002bbd5dcc620;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bbd5deb400_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002bbd5deb400_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000002bbd5deb400_0;
    %load/vec4a v000002bbd5deb0e0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000002bbd5deb400_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002bbd5deb400_0;
    %addi 1, 0, 32;
    %store/vec4 v000002bbd5deb400_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002bbd5dcc7b0;
T_20 ;
    %wait E_000002bbd5d5b410;
    %load/vec4 v000002bbd5de9880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000002bbd5deaf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5de97e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5dead20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bbd5de9e20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bbd5de9600_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bbd5deabe0_0, 0;
    %assign/vec4 v000002bbd5de9560_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002bbd5deb860_0;
    %assign/vec4 v000002bbd5de9560_0, 0;
    %load/vec4 v000002bbd5de9c40_0;
    %assign/vec4 v000002bbd5deabe0_0, 0;
    %load/vec4 v000002bbd5deb720_0;
    %assign/vec4 v000002bbd5de9e20_0, 0;
    %load/vec4 v000002bbd5de9740_0;
    %assign/vec4 v000002bbd5de9600_0, 0;
    %load/vec4 v000002bbd5de94c0_0;
    %assign/vec4 v000002bbd5dead20_0, 0;
    %load/vec4 v000002bbd5deae60_0;
    %assign/vec4 v000002bbd5deaf00_0, 0;
    %load/vec4 v000002bbd5deaaa0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000002bbd5de97e0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002bbd5b1d800;
T_21 ;
    %wait E_000002bbd5d5b790;
    %load/vec4 v000002bbd5e04cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002bbd5e059f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002bbd5e059f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002bbd5e059f0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002bbd5b99f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bbd5e065d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bbd5e04d70_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000002bbd5b99f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000002bbd5e065d0_0;
    %inv;
    %assign/vec4 v000002bbd5e065d0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000002bbd5b99f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./DataManipulation/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bbd5e04d70_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bbd5e04d70_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000002bbd5e04550_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
