
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version J-2014.09-SP2 for RHEL64 -- Nov 25, 2014
               Copyright (c) 1988-2014 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
#########################################
# TCL script for Design Compiler        #
# MS 2015                               #
#########################################
#########################################
# READ Design and Library               #
#########################################
set top_level InputLayerControler
InputLayerControler
source -verbose "../common_script/common.tcl"
. /tools4/syn2007.12/libraries/syn/
dw_foundation.sldb
* /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db dw_foundation.sldb
/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
read_verilog {../../NeuralNetwork/$top_level.v}
Loading db file '/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/usr/cad/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/syn/libraries/syn/gtech.db'
Loading db file '/usr/cad/syn/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'gtech'
Loading verilog file '/homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputLayerControler.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/GlobalVariables.v
Opening include file /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputQueueRegister.v
Opening include file /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/GlobalVariables.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputLayerControler.v
Opening include file /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/GlobalVariables.v
Opening include file /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputQueueRegister.v
Opening include file /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/GlobalVariables.v
Warning:  /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputQueueRegister.v:31: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputQueueRegister.v:34: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputQueueRegister.v:37: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputQueueRegister.v:39: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputQueueRegister.v:40: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputQueueRegister.v:43: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputQueueRegister.v:44: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputLayerControler.v:25: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputLayerControler.v:28: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputLayerControler.v:31: Port indexOut is implicitly typed  (VER-987)
Warning:  /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputLayerControler.v:38: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputLayerControler.v:39: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputLayerControler.v:40: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputLayerControler.v:41: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputLayerControler.v:42: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)

Inferred memory devices in process
	in routine InputQueueRegister line 52 in file
		'/homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputQueueRegister.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| queueEndPointerBuffer_reg | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|  queueRegisterBuffer_reg  | Flip-flop |  70   |  Y  | N  | N  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine InputQueueRegister line 61 in file
		'/homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputQueueRegister.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  queueRegister_reg  | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|  queueRegister_reg  | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|  queueRegister_reg  | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|  queueRegister_reg  | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|  queueRegister_reg  | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|  queueRegister_reg  | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|  queueRegister_reg  | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
| queueEndPointer_reg | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine InputQueueRegister line 78 in file
		'/homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputQueueRegister.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  indexCounter_reg   | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine InputQueueRegister line 92 in file
		'/homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputQueueRegister.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    finished_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine InputQueueRegister line 104 in file
		'/homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputQueueRegister.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    indexOut_reg     | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine InputQueueRegister line 114 in file
		'/homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputQueueRegister.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| queueFrontPointerBuffer_reg | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================

Inferred memory devices in process
	in routine InputQueueRegister line 132 in file
		'/homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputQueueRegister.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   queueEmpty_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine InputLayerController line 58 in file
		'/homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputLayerControler.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   resetQueue_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine InputLayerController line 64 in file
		'/homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputLayerControler.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  outputsReady_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  queueBuffered_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| readyForInputs_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|  virginBuffer_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   writeBuffer_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   resetBuffer_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputQueueRegister.db:InputQueueRegister'
Loaded 2 designs.
Current design is 'InputQueueRegister'.
InputQueueRegister InputLayerController
set set_fix_multiple_port_nets "true"
true
list_designs
InputLayerController    InputQueueRegister (*)
1
if { [check_error -v] == 1 } { exit 1 }
#########################################
# Design Constranits                    #
#########################################
current_design $top_level
Error: Can't find design 'InputLayerControler'. (UID-109)
Current design is 'InputQueueRegister'.
{InputQueueRegister}
link

  Linking design 'InputQueueRegister'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputQueueRegister.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library) /usr/cad/syn/libraries/syn/dw_foundation.sldb

1
check_design
 
****************************************
check_design summary:
Version:     J-2014.09-SP2
Date:        Thu Dec 20 12:10:47 2018
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               3
    Cells do not drive (LINT-1)                                     3
--------------------------------------------------------------------------------

Warning: In design 'InputQueueRegister', cell 'C1040' does not drive any nets. (LINT-1)
Warning: In design 'InputQueueRegister', cell 'C1061' does not drive any nets. (LINT-1)
Warning: In design 'InputQueueRegister', cell 'C1075' does not drive any nets. (LINT-1)
1
source -verbose "./timing.tcl"
1.00
0
0.010
0.05
0.05
0.005
1
1
1
1
1
1
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
1
1
1
1
1
set_max_capacitance 0.005 [all_inputs]
1
set_max_fanout 4 $top_level
Warning: Can't find object 'InputLayerControler' in design 'InputQueueRegister'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_max_fanout 4 [all_inputs]
1
set_max_area 0 
1
set_fix_multiple_port_nets -all -buffer_constants
1
#########################################
# Compile                               #
#########################################
check_design
 
****************************************
check_design summary:
Version:     J-2014.09-SP2
Date:        Thu Dec 20 12:10:47 2018
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               3
    Cells do not drive (LINT-1)                                     3
--------------------------------------------------------------------------------

Warning: In design 'InputQueueRegister', cell 'C1040' does not drive any nets. (LINT-1)
Warning: In design 'InputQueueRegister', cell 'C1061' does not drive any nets. (LINT-1)
Warning: In design 'InputQueueRegister', cell 'C1075' does not drive any nets. (LINT-1)
1
#uniquify
current_design $top_level
Error: Can't find design 'InputLayerControler'. (UID-109)
Current design is 'InputQueueRegister'.
{InputQueueRegister}
link

  Linking design 'InputQueueRegister'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/InputQueueRegister.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /usr/cad/syn/libraries/syn/dw_foundation.sldb

1
compile_ultra
Information: Performing power optimization. (PWR-850)
Analyzing: "/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.2 |     *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 3 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'InputQueueRegister'
Information: Added key list 'DesignWare' to design 'InputQueueRegister'. (DDB-72)
 Implement Synthetic for 'InputQueueRegister'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                          
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:04   13158.7      1.29     180.2      16.4                           19916.5059      0.00  
    0:00:04   13076.6      1.44     193.7      16.4                           19765.1738      0.00  
    0:00:04   13076.6      1.44     193.7      16.4                           19765.1738      0.00  
    0:00:04   13046.4      1.43     186.4      16.4                           19721.9746      0.00  
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                          
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:05    8164.8      1.25     181.3      16.5                           10888.0137      0.00  
    0:00:05    8164.8      1.25     181.2      16.5                           10868.7939      0.00  
    0:00:06    8187.8      1.24     181.1      16.5                           10886.2061      0.00  
    0:00:06    8187.8      1.24     181.1      16.5                           10886.2061      0.00  
    0:00:06    8570.9      1.20     176.0      16.7                           11593.2617      0.00  
    0:00:06    8570.9      1.20     176.0      16.7                           11593.2617      0.00  
    0:00:06    8570.9      1.20     176.0      16.7                           11593.2617      0.00  
    0:00:06    8570.9      1.20     176.0      16.7                           11593.2617      0.00  
    0:00:07    9472.3      1.14     172.6      16.5                           13024.7529      0.00  
    0:00:07    9472.3      1.14     172.6      16.5                           13024.7529      0.00  
    0:00:07    9472.3      1.14     172.6      16.5                           13024.7529      0.00  

  Beginning Delay Optimization
  ----------------------------
    0:00:07    9789.1      1.14     175.3      16.5                           13617.6504      0.00  
    0:00:07    9789.1      1.14     175.3      16.5                           13626.2480      0.00  
    0:00:07    9789.1      1.14     175.3      16.5                           13626.2480      0.00  
    0:00:07    9789.1      1.14     175.3      16.5                           13626.2480      0.00  
    0:00:07    9789.1      1.14     175.3      16.5                           13626.2480      0.00  
    0:00:08    9789.1      1.14     175.3      16.5                           13626.2480      0.00  
    0:00:08    9789.1      1.14     175.3      16.5                           13626.2480      0.00  
    0:00:08    9789.1      1.14     175.3      16.5                           13626.2480      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                          
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:08    9789.1      1.14     175.3      16.5                           13626.2480      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:08    9813.6      1.13     173.5       0.0                           13648.7705      0.00  
    0:00:08    9866.9      1.13     174.4       0.0                           13738.7822      0.00  

                                  TOTAL                                                          
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:08    9866.9      1.13     174.4       0.0                           13738.7822      0.00  
    0:00:08    9923.0      1.14     179.0       0.2                           13768.4688      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                          
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:09    9963.4      1.14     179.1       0.2                           13864.1729      0.00  
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:00:09    9701.3      1.12     171.9       0.0                           13366.0928      0.00  
    0:00:09    9701.3      1.12     171.9       0.0                           13366.0928      0.00  
    0:00:10    9691.2      1.12     171.9       0.0                           13346.1621      0.00  
    0:00:10    9691.2      1.12     171.9       0.0                           13346.1621      0.00  
    0:00:10    9691.2      1.12     171.9       0.0                           13346.1621      0.00  
    0:00:10    9691.2      1.12     171.9       0.0                           13346.1621      0.00  
    0:00:10    9691.2      1.12     171.9       0.0                           13346.1621      0.00  
    0:00:10    9691.2      1.12     171.9       0.0                           13346.1621      0.00  
    0:00:10    9691.2      1.12     171.9       0.0                           13346.1621      0.00  
    0:00:10    9754.6      1.12     172.4       0.0                           13450.7900      0.00  
    0:00:10    9754.6      1.12     172.4       0.0                           13450.7900      0.00  
    0:00:10    9754.6      1.12     172.4       0.0                           13450.7900      0.00  
    0:00:10    9754.6      1.12     172.4       0.0                           13450.7900      0.00  
    0:00:10    9754.6      1.12     172.4       0.0                           13450.7900      0.00  
    0:00:10    9754.6      1.12     172.4       0.0                           13450.7900      0.00  
    0:00:10    9754.6      1.12     172.4       0.0                           13450.7900      0.00  
    0:00:10    9754.6      1.12     172.4       0.0                           13450.7900      0.00  
    0:00:10    9754.6      1.12     172.4       0.0                           13450.7900      0.00  
    0:00:10    9754.6      1.12     172.4       0.0                           13450.7900      0.00  
    0:00:10    9754.6      1.12     172.4       0.0                           13450.7900      0.00  

                                  TOTAL                                                          
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:10    9754.6      1.12     172.4       0.0                           13450.7900      0.00  
    0:00:10    9707.0      1.11     171.6       0.0                           13370.5596      0.00  
    0:00:10    9705.6      1.11     171.6       0.0                           13366.9150      0.00  
    0:00:11    9681.1      1.11     170.5       0.0                           13317.8809      0.00  
    0:00:11    9684.0      1.12     170.6       0.0                           13324.2061      0.00  
    0:00:11    9594.7      1.11     166.9       0.0                           13165.4131      0.00  
Loading db file '/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#########################################
# Optimize design                       #
# Some pointers for possible optimizatio# 
# Check the DC reference manual         #
#########################################
#set_transform_for_retiming {temp_reg[6] temp_reg[5] temp_reg[4] temp_reg[3] temp_reg[2] temp_reg[1] temp_reg[0]} dont_retime
#optimize_registers -clock clk -edge rise -justification_effort high 
#balance_registers
#source -verbose "../script/timing.1.2ns.tcl"
#pipeline_design -stages 8 -clock_port_name $clk_name -check_design -verbose -print_critical_loop
#set_max_capacitance 1 [all_inputs] 
#compile_ultra -no_autoungroup -no_boundary_optimization
#remove_clock -all
#pipeline_design -stages 8 -clock_port_name $clk_name -async_reset reset -check_design -verbose -minimum_period_only
#########################################
# Write outputs                         #
#########################################
source -verbose "../common_script/namingrules.tcl"
1

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
InputQueueRegister cell indexCounter_reg[6]     indexCounter_reg_6_
InputQueueRegister cell indexCounter_reg[7]     indexCounter_reg_7_
InputQueueRegister cell indexCounter_reg[8]     indexCounter_reg_8_
InputQueueRegister cell indexCounter_reg[5]     indexCounter_reg_5_
InputQueueRegister cell indexCounter_reg[2]     indexCounter_reg_2_
InputQueueRegister cell indexCounter_reg[3]     indexCounter_reg_3_
InputQueueRegister cell indexCounter_reg[9]     indexCounter_reg_9_
InputQueueRegister cell indexCounter_reg[4]     indexCounter_reg_4_
InputQueueRegister cell indexCounter_reg[1]     indexCounter_reg_1_
InputQueueRegister cell indexCounter_reg[0]     indexCounter_reg_0_
InputQueueRegister cell queueEndPointer_reg[1]  queueEndPointer_reg_1_
InputQueueRegister cell queueEndPointer_reg[7]  queueEndPointer_reg_7_
InputQueueRegister cell queueEndPointer_reg[3]  queueEndPointer_reg_3_
InputQueueRegister cell queueEndPointer_reg[9]  queueEndPointer_reg_9_
InputQueueRegister cell queueFrontPointerBuffer_reg[0] queueFrontPointerBuffer_reg_0_
InputQueueRegister cell queueFrontPointerBuffer_reg[5] queueFrontPointerBuffer_reg_5_
InputQueueRegister cell queueFrontPointerBuffer_reg[8] queueFrontPointerBuffer_reg_8_
InputQueueRegister cell queueFrontPointerBuffer_reg[7] queueFrontPointerBuffer_reg_7_
InputQueueRegister cell queueFrontPointerBuffer_reg[9] queueFrontPointerBuffer_reg_9_
InputQueueRegister cell queueFrontPointerBuffer_reg[3] queueFrontPointerBuffer_reg_3_
InputQueueRegister cell queueFrontPointerBuffer_reg[6] queueFrontPointerBuffer_reg_6_
InputQueueRegister cell queueFrontPointerBuffer_reg[4] queueFrontPointerBuffer_reg_4_
InputQueueRegister cell queueFrontPointerBuffer_reg[2] queueFrontPointerBuffer_reg_2_
InputQueueRegister cell queueRegisterBuffer_reg[5][9] queueRegisterBuffer_reg_5__9_
InputQueueRegister cell queueRegisterBuffer_reg[5][0] queueRegisterBuffer_reg_5__0_
InputQueueRegister cell queueRegisterBuffer_reg[5][1] queueRegisterBuffer_reg_5__1_
InputQueueRegister cell queueRegisterBuffer_reg[5][2] queueRegisterBuffer_reg_5__2_
InputQueueRegister cell queueRegisterBuffer_reg[5][3] queueRegisterBuffer_reg_5__3_
InputQueueRegister cell queueRegisterBuffer_reg[5][4] queueRegisterBuffer_reg_5__4_
InputQueueRegister cell queueRegisterBuffer_reg[5][5] queueRegisterBuffer_reg_5__5_
InputQueueRegister cell queueRegisterBuffer_reg[5][6] queueRegisterBuffer_reg_5__6_
InputQueueRegister cell queueRegisterBuffer_reg[5][7] queueRegisterBuffer_reg_5__7_
InputQueueRegister cell queueRegisterBuffer_reg[5][8] queueRegisterBuffer_reg_5__8_
InputQueueRegister cell queueRegisterBuffer_reg[4][9] queueRegisterBuffer_reg_4__9_
InputQueueRegister cell queueRegisterBuffer_reg[4][0] queueRegisterBuffer_reg_4__0_
InputQueueRegister cell queueRegisterBuffer_reg[4][1] queueRegisterBuffer_reg_4__1_
InputQueueRegister cell queueRegisterBuffer_reg[4][2] queueRegisterBuffer_reg_4__2_
InputQueueRegister cell queueRegisterBuffer_reg[4][3] queueRegisterBuffer_reg_4__3_
InputQueueRegister cell queueRegisterBuffer_reg[4][4] queueRegisterBuffer_reg_4__4_
InputQueueRegister cell queueRegisterBuffer_reg[4][5] queueRegisterBuffer_reg_4__5_
InputQueueRegister cell queueRegisterBuffer_reg[4][6] queueRegisterBuffer_reg_4__6_
InputQueueRegister cell queueRegisterBuffer_reg[4][7] queueRegisterBuffer_reg_4__7_
InputQueueRegister cell queueRegisterBuffer_reg[4][8] queueRegisterBuffer_reg_4__8_
InputQueueRegister cell queueRegisterBuffer_reg[1][9] queueRegisterBuffer_reg_1__9_
InputQueueRegister cell queueRegisterBuffer_reg[1][0] queueRegisterBuffer_reg_1__0_
InputQueueRegister cell queueRegisterBuffer_reg[1][1] queueRegisterBuffer_reg_1__1_
InputQueueRegister cell queueRegisterBuffer_reg[1][2] queueRegisterBuffer_reg_1__2_
InputQueueRegister cell queueRegisterBuffer_reg[1][3] queueRegisterBuffer_reg_1__3_
InputQueueRegister cell queueRegisterBuffer_reg[1][4] queueRegisterBuffer_reg_1__4_
InputQueueRegister cell queueRegisterBuffer_reg[1][5] queueRegisterBuffer_reg_1__5_
InputQueueRegister cell queueRegisterBuffer_reg[1][6] queueRegisterBuffer_reg_1__6_
InputQueueRegister cell queueRegisterBuffer_reg[1][7] queueRegisterBuffer_reg_1__7_
InputQueueRegister cell queueRegisterBuffer_reg[1][8] queueRegisterBuffer_reg_1__8_
InputQueueRegister cell queueRegisterBuffer_reg[0][9] queueRegisterBuffer_reg_0__9_
InputQueueRegister cell queueRegisterBuffer_reg[0][0] queueRegisterBuffer_reg_0__0_
InputQueueRegister cell queueRegisterBuffer_reg[0][1] queueRegisterBuffer_reg_0__1_
InputQueueRegister cell queueRegisterBuffer_reg[0][2] queueRegisterBuffer_reg_0__2_
InputQueueRegister cell queueRegisterBuffer_reg[0][3] queueRegisterBuffer_reg_0__3_
InputQueueRegister cell queueRegisterBuffer_reg[0][4] queueRegisterBuffer_reg_0__4_
InputQueueRegister cell queueRegisterBuffer_reg[0][5] queueRegisterBuffer_reg_0__5_
InputQueueRegister cell queueRegisterBuffer_reg[0][6] queueRegisterBuffer_reg_0__6_
InputQueueRegister cell queueRegisterBuffer_reg[0][7] queueRegisterBuffer_reg_0__7_
InputQueueRegister cell queueRegisterBuffer_reg[0][8] queueRegisterBuffer_reg_0__8_
InputQueueRegister cell queueRegisterBuffer_reg[3][9] queueRegisterBuffer_reg_3__9_
InputQueueRegister cell queueRegisterBuffer_reg[3][0] queueRegisterBuffer_reg_3__0_
InputQueueRegister cell queueRegisterBuffer_reg[3][1] queueRegisterBuffer_reg_3__1_
InputQueueRegister cell queueRegisterBuffer_reg[3][2] queueRegisterBuffer_reg_3__2_
InputQueueRegister cell queueRegisterBuffer_reg[3][3] queueRegisterBuffer_reg_3__3_
InputQueueRegister cell queueRegisterBuffer_reg[3][4] queueRegisterBuffer_reg_3__4_
InputQueueRegister cell queueRegisterBuffer_reg[3][5] queueRegisterBuffer_reg_3__5_
InputQueueRegister cell queueRegisterBuffer_reg[3][6] queueRegisterBuffer_reg_3__6_
InputQueueRegister cell queueRegisterBuffer_reg[3][7] queueRegisterBuffer_reg_3__7_
InputQueueRegister cell queueRegisterBuffer_reg[3][8] queueRegisterBuffer_reg_3__8_
InputQueueRegister cell queueRegisterBuffer_reg[2][9] queueRegisterBuffer_reg_2__9_
InputQueueRegister cell queueRegisterBuffer_reg[2][0] queueRegisterBuffer_reg_2__0_
InputQueueRegister cell queueRegisterBuffer_reg[2][1] queueRegisterBuffer_reg_2__1_
InputQueueRegister cell queueRegisterBuffer_reg[2][2] queueRegisterBuffer_reg_2__2_
InputQueueRegister cell queueRegisterBuffer_reg[2][3] queueRegisterBuffer_reg_2__3_
InputQueueRegister cell queueRegisterBuffer_reg[2][4] queueRegisterBuffer_reg_2__4_
InputQueueRegister cell queueRegisterBuffer_reg[2][5] queueRegisterBuffer_reg_2__5_
InputQueueRegister cell queueRegisterBuffer_reg[2][6] queueRegisterBuffer_reg_2__6_
InputQueueRegister cell queueRegisterBuffer_reg[2][7] queueRegisterBuffer_reg_2__7_
InputQueueRegister cell queueRegisterBuffer_reg[2][8] queueRegisterBuffer_reg_2__8_
InputQueueRegister cell queueRegisterBuffer_reg[6][9] queueRegisterBuffer_reg_6__9_
InputQueueRegister cell queueRegisterBuffer_reg[6][0] queueRegisterBuffer_reg_6__0_
InputQueueRegister cell queueRegisterBuffer_reg[6][1] queueRegisterBuffer_reg_6__1_
InputQueueRegister cell queueRegisterBuffer_reg[6][2] queueRegisterBuffer_reg_6__2_
InputQueueRegister cell queueRegisterBuffer_reg[6][3] queueRegisterBuffer_reg_6__3_
InputQueueRegister cell queueRegisterBuffer_reg[6][4] queueRegisterBuffer_reg_6__4_
InputQueueRegister cell queueRegisterBuffer_reg[6][5] queueRegisterBuffer_reg_6__5_
InputQueueRegister cell queueRegisterBuffer_reg[6][6] queueRegisterBuffer_reg_6__6_
InputQueueRegister cell queueRegisterBuffer_reg[6][7] queueRegisterBuffer_reg_6__7_
InputQueueRegister cell queueRegisterBuffer_reg[6][8] queueRegisterBuffer_reg_6__8_
InputQueueRegister cell queueEndPointerBuffer_reg[9] queueEndPointerBuffer_reg_9_
InputQueueRegister cell queueEndPointerBuffer_reg[0] queueEndPointerBuffer_reg_0_
InputQueueRegister cell queueEndPointerBuffer_reg[4] queueEndPointerBuffer_reg_4_
InputQueueRegister cell queueEndPointerBuffer_reg[1] queueEndPointerBuffer_reg_1_
InputQueueRegister cell queueEndPointerBuffer_reg[2] queueEndPointerBuffer_reg_2_
InputQueueRegister cell queueEndPointerBuffer_reg[3] queueEndPointerBuffer_reg_3_
InputQueueRegister cell queueEndPointerBuffer_reg[5] queueEndPointerBuffer_reg_5_
InputQueueRegister cell queueEndPointerBuffer_reg[6] queueEndPointerBuffer_reg_6_
InputQueueRegister cell queueEndPointerBuffer_reg[8] queueEndPointerBuffer_reg_8_
InputQueueRegister cell indexOut_reg[9]         indexOut_reg_9_
InputQueueRegister cell indexOut_reg[8]         indexOut_reg_8_
InputQueueRegister cell indexOut_reg[7]         indexOut_reg_7_
InputQueueRegister cell indexOut_reg[6]         indexOut_reg_6_
InputQueueRegister cell indexOut_reg[5]         indexOut_reg_5_
InputQueueRegister cell indexOut_reg[4]         indexOut_reg_4_
InputQueueRegister cell indexOut_reg[3]         indexOut_reg_3_
InputQueueRegister cell indexOut_reg[2]         indexOut_reg_2_
InputQueueRegister cell indexOut_reg[1]         indexOut_reg_1_
InputQueueRegister cell indexOut_reg[0]         indexOut_reg_0_
InputQueueRegister cell queueEndPointerBuffer_reg[7] queueEndPointerBuffer_reg_7_
InputQueueRegister cell queueRegister_reg[0][4] queueRegister_reg_0__4_
InputQueueRegister cell queueRegister_reg[0][6] queueRegister_reg_0__6_
InputQueueRegister cell queueRegister_reg[2][4] queueRegister_reg_2__4_
InputQueueRegister cell queueRegister_reg[2][6] queueRegister_reg_2__6_
InputQueueRegister cell queueRegister_reg[0][9] queueRegister_reg_0__9_
InputQueueRegister cell queueRegister_reg[0][2] queueRegister_reg_0__2_
InputQueueRegister cell queueRegister_reg[0][5] queueRegister_reg_0__5_
InputQueueRegister cell queueRegister_reg[2][9] queueRegister_reg_2__9_
InputQueueRegister cell queueRegister_reg[2][5] queueRegister_reg_2__5_
InputQueueRegister cell queueRegister_reg[3][0] queueRegister_reg_3__0_
InputQueueRegister cell queueRegister_reg[0][1] queueRegister_reg_0__1_
InputQueueRegister cell queueRegister_reg[0][7] queueRegister_reg_0__7_
InputQueueRegister cell queueRegister_reg[2][7] queueRegister_reg_2__7_
InputQueueRegister cell queueRegister_reg[2][8] queueRegister_reg_2__8_
InputQueueRegister cell queueRegister_reg[3][6] queueRegister_reg_3__6_
InputQueueRegister cell queueRegister_reg[3][3] queueRegister_reg_3__3_
InputQueueRegister cell queueRegister_reg[3][5] queueRegister_reg_3__5_
InputQueueRegister cell queueRegister_reg[3][7] queueRegister_reg_3__7_
InputQueueRegister cell queueRegister_reg[3][8] queueRegister_reg_3__8_
InputQueueRegister cell queueRegister_reg[3][1] queueRegister_reg_3__1_
InputQueueRegister cell queueRegister_reg[6][6] queueRegister_reg_6__6_
InputQueueRegister cell queueRegister_reg[6][3] queueRegister_reg_6__3_
InputQueueRegister cell queueRegister_reg[5][4] queueRegister_reg_5__4_
InputQueueRegister cell queueRegister_reg[5][6] queueRegister_reg_5__6_
InputQueueRegister cell queueRegister_reg[5][3] queueRegister_reg_5__3_
InputQueueRegister cell queueRegister_reg[5][5] queueRegister_reg_5__5_
InputQueueRegister cell queueRegister_reg[5][1] queueRegister_reg_5__1_
InputQueueRegister cell queueRegister_reg[5][7] queueRegister_reg_5__7_
InputQueueRegister cell queueRegister_reg[5][8] queueRegister_reg_5__8_
InputQueueRegister cell queueRegister_reg[0][3] queueRegister_reg_0__3_
InputQueueRegister cell queueRegister_reg[2][3] queueRegister_reg_2__3_
InputQueueRegister cell queueRegister_reg[1][3] queueRegister_reg_1__3_
InputQueueRegister cell queueRegister_reg[4][3] queueRegister_reg_4__3_
InputQueueRegister cell queueRegister_reg[1][2] queueRegister_reg_1__2_
InputQueueRegister cell queueRegister_reg[2][2] queueRegister_reg_2__2_
InputQueueRegister cell queueRegister_reg[5][0] queueRegister_reg_5__0_
InputQueueRegister cell queueRegister_reg[6][0] queueRegister_reg_6__0_
InputQueueRegister cell queueRegister_reg[2][0] queueRegister_reg_2__0_
InputQueueRegister cell queueRegister_reg[4][1] queueRegister_reg_4__1_
InputQueueRegister cell queueRegister_reg[1][5] queueRegister_reg_1__5_
InputQueueRegister cell queueRegister_reg[1][9] queueRegister_reg_1__9_
InputQueueRegister cell queueRegister_reg[4][6] queueRegister_reg_4__6_
InputQueueRegister cell queueRegister_reg[4][4] queueRegister_reg_4__4_
InputQueueRegister cell queueRegister_reg[1][6] queueRegister_reg_1__6_
InputQueueRegister cell queueRegister_reg[1][4] queueRegister_reg_1__4_
InputQueueRegister cell queueRegister_reg[4][8] queueRegister_reg_4__8_
InputQueueRegister cell queueRegister_reg[4][7] queueRegister_reg_4__7_
InputQueueRegister cell queueRegister_reg[4][2] queueRegister_reg_4__2_
InputQueueRegister cell queueRegister_reg[4][9] queueRegister_reg_4__9_
InputQueueRegister cell queueRegister_reg[1][1] queueRegister_reg_1__1_
InputQueueRegister cell queueRegister_reg[4][5] queueRegister_reg_4__5_
InputQueueRegister cell queueRegister_reg[1][7] queueRegister_reg_1__7_
InputQueueRegister cell queueRegister_reg[1][8] queueRegister_reg_1__8_
InputQueueRegister cell queueEndPointer_reg[8]  queueEndPointer_reg_8_
InputQueueRegister cell queueRegister_reg[6][8] queueRegister_reg_6__8_
InputQueueRegister cell queueRegister_reg[6][7] queueRegister_reg_6__7_
InputQueueRegister cell queueRegister_reg[6][5] queueRegister_reg_6__5_
InputQueueRegister cell queueRegister_reg[6][2] queueRegister_reg_6__2_
InputQueueRegister cell queueRegister_reg[6][1] queueRegister_reg_6__1_
InputQueueRegister cell queueRegister_reg[0][8] queueRegister_reg_0__8_
InputQueueRegister cell queueEndPointer_reg[5]  queueEndPointer_reg_5_
InputQueueRegister cell queueEndPointer_reg[2]  queueEndPointer_reg_2_
InputQueueRegister cell queueRegister_reg[4][0] queueRegister_reg_4__0_
InputQueueRegister cell queueRegister_reg[1][0] queueRegister_reg_1__0_
InputQueueRegister cell queueEndPointer_reg[0]  queueEndPointer_reg_0_
InputQueueRegister cell queueRegister_reg[3][9] queueRegister_reg_3__9_
InputQueueRegister cell queueRegister_reg[3][4] queueRegister_reg_3__4_
InputQueueRegister cell queueRegister_reg[3][2] queueRegister_reg_3__2_
InputQueueRegister cell queueRegister_reg[6][9] queueRegister_reg_6__9_
InputQueueRegister cell queueRegister_reg[5][9] queueRegister_reg_5__9_
InputQueueRegister cell queueRegister_reg[5][2] queueRegister_reg_5__2_
InputQueueRegister cell queueFrontPointerBuffer_reg[1] queueFrontPointerBuffer_reg_1_
InputQueueRegister cell queueRegister_reg[6][4] queueRegister_reg_6__4_
InputQueueRegister cell queueRegister_reg[0][0] queueRegister_reg_0__0_
InputQueueRegister cell queueRegister_reg[2][1] queueRegister_reg_2__1_
InputQueueRegister cell queueEndPointer_reg[6]  queueEndPointer_reg_6_
InputQueueRegister cell queueEndPointer_reg[4]  queueEndPointer_reg_4_
InputQueueRegister net  n89                     n890
InputQueueRegister net  n90                     n900
InputQueueRegister net  n98                     n980
InputQueueRegister net  n99                     n990
InputQueueRegister net  n100                    n1000
InputQueueRegister net  n101                    n1010
InputQueueRegister net  n102                    n1020
InputQueueRegister net  n103                    n1030
InputQueueRegister net  n104                    n1040
InputQueueRegister net  n105                    n1050
InputQueueRegister net  n106                    n1060
InputQueueRegister net  n107                    n1070
InputQueueRegister net  n126                    n1260
InputQueueRegister net  n127                    n1270
1
1
set verilogout_no_tri TRUE
TRUE
write -hierarchy -format verilog -output "${top_level}.nl.v"
Writing verilog file '/homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/Synthesis/InputLayerController/InputLayerControler.nl.v'.
1
#write_sdf -context verilog "${top_level}.temp.sdf"
write_sdc "${top_level}.syn.sdc" -version 1.7
1
write_sdf "${top_level}.syn.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/Synthesis/InputLayerController/InputLayerControler.syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
# Generate report file
set maxpaths 20
20
set rpt_file "${top_level}.dc.rpt"
InputLayerControler.dc.rpt
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs
report_timing -delay max -nworst 1 -max_paths 10000 -path full -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs.full
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_outputs] > ${top_level}.syn.critical_regs.output
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_registers -data_pins] > ${top_level}.syn.critical_regs.regs
report_timing -delay min -nworst 1 -max_paths 10000 -path short -nosplit -unique -sort_by slack > ${top_level}.syn.fast_path
quit

Thank you...
