/**
 * nv2a_backend_smoke: a GPU render backend against the CPU rasteriser, on a
 * POSIX host, frame by frame.
 *
 * The POSIX, backend-neutral successor of tests/d3d11_backend_smoke for the
 * scenes a backend draws first. Each scene is a hand-written method stream
 * (surface, clear, quads, FLIP_STALL) sent to nv2a_pb_exec_method() twice:
 * once with the CPU rasteriser, once with the backend under test. Both leave
 * the presented frame in guest memory -- the CPU path draws there, a GPU
 * backend writes its present surface back when asked (sync_guest, as the
 * executor's dumps ask) -- so the comparison is the same bytes RECOMP_FB_DUMP
 * reads.
 *
 * Then the write-back itself (Metal): nothing is written at a flip under the
 * default metal_writeback=lazy, sync_guest writes the frame once and a second
 * call finds it clean, render.scale 2 writes the box-filtered host pixels,
 * and metal_writeback=always writes at the flip as before. With the argument
 * "guard" it runs metal_fb_guard alone (the guard is decided at the first
 * flip, so it needs its own process): a read of the present surface after a
 * lazy flip switches the run to writing back at every flip.
 *
 * Then the clip extents (metal-present-mirror, D3D11's clip_cases), each on
 * the CPU path and on Metal, the whole frame compared: a clear bounded by its
 * clip, one bounded by SET_CLEAR_RECT, a target grown from 320x240 to
 * 640x480 (contents kept, margin seeded from the guest bytes, at scale 1 and
 * 2), a quad over the whole surface drawn under a 640x448 clip at y 16
 * (the clip scissors draws, as xemu's glScissor does), and a flip of a grown
 * target showing only the 320x240 frame. The CPU
 * halves of the first two also run before the backend check, for a Mac run
 * without the Metal backend; Proton's check is d3d11_backend_smoke's
 * cpu_clip_cases (this test builds on macOS only).
 *
 * Then render-target ownership (rt-stale-alias, Metal): a target the title
 * rewrote from the CPU samples the new texels and is not written back; one
 * left alone still samples its rendered image; a new target overlapping a
 * dirty one writes that one back first and seeds from it. With the argument
 * "noalias" the same cases run under rt_alias_check=0 and the first must
 * fail, which shows the cases catch the stale target.
 *
 * Scenes:
 *   clear_quad   colour clear + a solid quad (pre-transformed, INLINE_ARRAY)
 *   checker      + a swizzled A8R8G8B8 checker, stage 0, wrap addressing
 *   yuy2         + a linear YUY2 ramp (the movie texture's format), clamp
 *   blend        + an alpha-blended quad over the checker (SRC_ALPHA,
 *                  ONE_MINUS_SRC_ALPHA)
 *   bigidx       a grid of 1200 quads from vertex arrays in guest memory,
 *                indexed by 4800 ARRAY_ELEMENT16 indices in one batch: the
 *                quads from index 4096 on have their own colour
 *   elem32       a triangle list whose last (odd) index is an
 *                ARRAY_ELEMENT32
 *
 * Then a far quad (BO-43), on the CPU path before the backend check and on
 * the backend after: a vertex-program quad at z = zmax, LEQUAL against a
 * depth cleared to zmax, must cover every pixel (the XMV movie quad; the CPU
 * path's depth interpolation landed an ulp past the clear on a pixel grid).
 *
 * Then frames in flight (BO-57, Metal): eight frames of 1200 quads into the
 * two buffers in turn, flips that do not wait, each buffer then read back
 * with its last frame's colour.
 *
 * Then many surfaces (BO-49), CPU path: two back buffers in turn among 18
 * off-screen targets; the walker's pick stays the 640x480 buffer just
 * drawn (a 16-entry surface table flipped it between extents).
 *
 * Then the walker's index limit (overflow): a batch past NV_MAX_INDICES
 * warns, counts one overflowed batch and keeps the first NV_MAX_INDICES; with
 * one slot left an ARRAY_ELEMENT16 word still lands its first half; an
 * ARRAY_ELEMENT32 index past 0xFFFF is counted. Read back through
 * nv2a_pb_exec_idx_stats, the summary line's counters.
 *
 * The CPU and GPU paths both draw the walker's index list, so a batch the
 * walker cut short gives two identical, equally wrong frames. bigidx and
 * elem32 therefore also check the colour of a pixel inside a quad past
 * index 4096 and inside the last triangle, on both paths.
 *
 * Pass: per scene, an exact match. Every scene is screen-space with nearest
 * sampling, so the two paths compute the same bytes; the golden-limit
 * statistics (MAE per channel, share off by more than 8)
 * are printed alongside. The presented surface must also be the one drawn.
 *
 * Backend under test: RECOMP_SMOKE_BACKEND, default "metal" (the only one
 * that writes back on POSIX). RECOMP_SMOKE_DUMP=<prefix> writes
 * <prefix><scene>_{cpu,gpu}.bmp.
 */
#include <stdint.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <strings.h>
#include <unistd.h>

#include "d3d8_swizzle.h"
#include "nv2a_pb_state.h"
#include "xbox_memory_layout.h"
#include "nv2a_backend_common.h"
#include "recomp_env.h"

void nv2a_pb_exec_method(uint32_t subch, uint32_t method, uint32_t param);
#ifdef __APPLE__
const struct nv2a_pb_backend *nv2a_pb_metal_backend(void);
uint64_t nv2a_pb_metal_writebacks(void);
const uint8_t *nv2a_pb_metal_host_pixels(uint32_t offset, uint32_t *hw, uint32_t *hh);
int nv2a_pb_metal_shown(uint32_t offset, uint32_t *tw, uint32_t *th,
                        uint32_t *sw, uint32_t *sh);
#endif

/* The kernel library expects these from the title's generated code. */
typedef void (*recomp_func_t)(void);
recomp_func_t recomp_lookup(unsigned int va) { (void)va; return 0; }
recomp_func_t recomp_lookup_manual(unsigned int va) { (void)va; return 0; }

#define M(method, param) nv2a_pb_exec_method(0, (method), (param))

#define W 640u
#define H 480u
#define BUF0      0x01000000u
#define BUF1      0x0112C000u
#define BUF2      0x01258000u   /* the render.scale 2 case: a new target */
#define BUF3      0x01600000u   /* clip_cases' grow: clear of every other buffer */
#define BUF4      0x01740000u   /* and its render.scale 2 twin */
#define REPORT    0x00F00000u   /* occ_case's report: GET_REPORT takes 24 bits */
#define TEX_GUEST 0x02800000u   /* 64x64 swizzled A8R8G8B8, then YUY2 64x32 */
#define RTT0      0x01400000u   /* 64x64 render-to-texture targets, pitch 256 */
#define RTT1      0x01500000u
#define RTT2      0x01900000u   /* alias_cases' eviction: it and 40 more 64x64 */
#define TEX_LOG2  6
#define VB_GUEST  0x02000000u   /* bigidx and elem32 vertex arrays */

static uint8_t *guest(uint32_t va)
{
    return (uint8_t *)xbox_GetMemoryOffset() + va;
}

static uint32_t f2u(float f)
{
    uint32_t u;
    memcpy(&u, &f, 4);
    return u;
}

/* Inline vertex: attr0 float4 position (pixels), attr3 D3DCOLOR, and with
 * `uv`, attr9 float2 texture coordinate. */
static void vertex_uv(float x, float y, uint32_t argb, const float *uv)
{
    M(0x1818, f2u(x));
    M(0x1818, f2u(y));
    M(0x1818, f2u(0.0f));
    M(0x1818, f2u(1.0f));
    M(0x1818, argb);
    if (uv) {
        M(0x1818, f2u(uv[0]));
        M(0x1818, f2u(uv[1]));
    }
}

static void quad_uv(float x0, float y0, float x1, float y1, const uint32_t c[4],
                    const float uv[4][2])
{
    M(0x17FC, 8);                          /* BEGIN_END: QUADS */
    vertex_uv(x0, y0, c[0], uv ? uv[0] : NULL);
    vertex_uv(x1, y0, c[1], uv ? uv[1] : NULL);
    vertex_uv(x1, y1, c[2], uv ? uv[2] : NULL);
    vertex_uv(x0, y1, c[3], uv ? uv[3] : NULL);
    M(0x17FC, 0);
}

/* The swizzled checker (8x8-texel orange/blue squares, white top row, green
 * left column so orientation shows) and the YUY2 ramp after it: luma left
 * to right, Cr top to bottom. The same images as d3d11_backend_smoke. */
static void make_textures(void)
{
    uint32_t n = 1u << TEX_LOG2, x, y;
    uint32_t *p = (uint32_t *)guest(TEX_GUEST);
    uint8_t *y8 = guest(TEX_GUEST) + n * n * 4;

    for (y = 0; y < n; y++)
        for (x = 0; x < n; x++) {
            uint32_t c = (((x >> 3) ^ (y >> 3)) & 1) ? 0xFF2040FFu : 0xFFFF8000u;
            if (y == 0) c = 0xFFFFFFFFu;
            if (x == 0) c = 0xFF00FF00u;
            p[swizzle_offset(x, y, n, n)] = c;
        }
    for (y = 0; y < 32; y++)
        for (x = 0; x < 64; x += 2) {
            uint8_t *g = y8 + y * 128 + x * 2;
            g[0] = (uint8_t)(16 + x * 219 / 63);
            g[1] = 128;
            g[2] = (uint8_t)(16 + (x + 1) * 219 / 63);
            g[3] = (uint8_t)(128 + y * 3);
        }
}

enum { SC_CLEAR_QUAD, SC_CHECKER, SC_YUY2, SC_BLEND, SC_BIGIDX, SC_ELEM32, SC_COUNT };
static const char *const s_scene_name[SC_COUNT] = {"clear_quad", "checker", "yuy2", "blend",
                                                   "bigidx", "elem32"};

/* bigidx: 40 x 30 cells of 16 pixels, a 12-pixel quad in each, one batch. */
#define GRID_COLS  40u
#define GRID_QUADS 1200u
#define COL_LOW    0xFF2080E0u          /* quads before index 4096 */
#define COL_HIGH   0xFFE0C020u          /* quads from index 4096 on */
#define COL_TRI    0xFF40E040u          /* elem32's last triangle */

/* Pixels whose colour each path must show (x, y, expected X8R8G8B8). */
struct probe { uint32_t x, y, argb; };
static const struct probe s_probe_bigidx[] = {
    {20 * 16 + 8, 27 * 16 + 8, COL_HIGH},   /* quad 1100: index 4400 */
    {10 * 16 + 8,  0 * 16 + 8, COL_LOW},    /* quad 10 */
};
static const struct probe s_probe_elem32[] = {
    {470, 370, COL_TRI},                    /* the last triangle's corner */
    {150, 330, 0xFFE02020u},                /* the red rectangle */
};

/* Vertex arrays at VB_GUEST: attr0 float4 position (pixels, w 1) and attr3
 * D3DCOLOR, interleaved with a 20-byte stride. */
static void vb_vertex(uint32_t i, float x, float y, uint32_t argb)
{
    uint8_t *v = guest(VB_GUEST) + i * 20u;
    float p[4] = {x, y, 0.0f, 1.0f};
    memcpy(v, p, 16);
    memcpy(v + 16, &argb, 4);
}

static void vb_arrays(void)
{
    int a;
    for (a = 0; a < 16; a++)
        M(0x1760 + 4 * a, a == 0 ? (20u << 8) | 0x42u : a == 3 ? (20u << 8) | 0x40u : 0x02u);
    M(0x1720 + 4 * 0, VB_GUEST);           /* VERTEX_DATA_ARRAY_OFFSET */
    M(0x1720 + 4 * 3, VB_GUEST + 16u);
}

/* One quad list of GRID_QUADS * 4 indices, sent as ARRAY_ELEMENT16 pairs. */
static void scene_bigidx(void)
{
    uint32_t q, i;

    for (q = 0; q < GRID_QUADS; q++) {
        float x = (float)((q % GRID_COLS) * 16u + 2u), y = (float)((q / GRID_COLS) * 16u + 2u);
        uint32_t c = q * 4u >= 4096u ? COL_HIGH : COL_LOW;
        vb_vertex(q * 4u + 0u, x, y, c);
        vb_vertex(q * 4u + 1u, x + 12.0f, y, c);
        vb_vertex(q * 4u + 2u, x + 12.0f, y + 12.0f, c);
        vb_vertex(q * 4u + 3u, x, y + 12.0f, c);
    }
    vb_arrays();
    M(0x17FC, 8);                          /* BEGIN_END: QUADS */
    for (i = 0; i < GRID_QUADS * 4u; i += 2)
        M(0x1800, i | ((i + 1u) << 16));   /* ARRAY_ELEMENT16 */
    M(0x17FC, 0);
}

/* Five triangles, fifteen indices: two rectangles of two triangles each
 * and a degenerate one between them, so the count is odd and every visible
 * edge is axis-aligned (the paths agree exactly only there). Seven
 * ARRAY_ELEMENT16 words, then the fifteenth index as ARRAY_ELEMENT32, as
 * the XDK sends an odd count. Without it the green rectangle loses its
 * bottom-left half. */
static void scene_elem32(void)
{
    static const uint16_t list[15] = {0, 1, 2, 0, 2, 3, 4, 4, 4, 5, 6, 7, 5, 7, 8};
    uint32_t k;

    vb_vertex(0, 100, 280, 0xFFE02020u);   /* red rectangle */
    vb_vertex(1, 220, 280, 0xFFE02020u);
    vb_vertex(2, 220, 380, 0xFFE02020u);
    vb_vertex(3, 100, 380, 0xFFE02020u);
    vb_vertex(4, 300, 300, 0xFFE02020u);   /* the degenerate triangle */
    vb_vertex(5, 450, 280, COL_TRI);       /* green rectangle */
    vb_vertex(6, 570, 280, COL_TRI);
    vb_vertex(7, 570, 380, COL_TRI);
    vb_vertex(8, 450, 380, COL_TRI);
    vb_arrays();
    M(0x17FC, 5);                          /* BEGIN_END: TRIANGLES */
    for (k = 0; k < 14; k += 2)
        M(0x1800, list[k] | ((uint32_t)list[k + 1] << 16));
    M(0x1808, list[14]);                   /* ARRAY_ELEMENT32 */
    M(0x17FC, 0);
}

static void stage0_checker(void)
{
    M(0x1B00, TEX_GUEST);                  /* TEXTURE_OFFSET(0) */
    M(0x1B04, (0x06u << 8) | (TEX_LOG2 << 20) | (TEX_LOG2 << 24)
              | (1u << 4) | (2u << 0));    /* A8R8G8B8, 2D, 64x64 */
    M(0x1B08, 0x00000101u);                /* wrap u, wrap v */
    M(0x1B0C, 0x40000000u);                /* CONTROL0: enable */
}

/* One scene into the surface at `buf`, then the flip. */
static void scene(int sc, uint32_t buf, uint32_t other)
{
    /* One colour per quad: the CPU rasteriser's screen-space path shades
     * flat (the first vertex's colour), so a Gouraud quad would measure the
     * reference, not the backend. */
    static const uint32_t solid[4] = {0xFFFF0000u, 0xFFFF0000u, 0xFFFF0000u, 0xFFFF0000u};
    static const uint32_t white[4] = {0xFFFFFFFFu, 0xFFFFFFFFu, 0xFFFFFFFFu, 0xFFFFFFFFu};
    int a;

    M(0x0200, W << 16);                    /* SURFACE_CLIP_HORIZONTAL */
    M(0x0204, H << 16);                    /* SURFACE_CLIP_VERTICAL   */
    M(0x0208, 0x00000128u);                /* SURFACE_FORMAT: A8R8G8B8, Z24S8 */
    M(0x020C, W * 4u);                     /* SURFACE_PITCH           */
    M(0x0210, buf);                        /* SURFACE_COLOR_OFFSET    */
    M(0x0214, 0x02400000u);                /* SURFACE_ZETA_OFFSET     */
    M(0x1D90, 0xFF603010u);                /* COLOR_CLEAR_VALUE       */
    M(0x1D94, 0xF0);                       /* CLEAR_SURFACE: colour   */
    M(0x0304, 0);                          /* BLEND_ENABLE off        */
    M(0x1B0C, 0);                          /* stage 0 off */
    for (a = 0; a < 16; a++)               /* VERTEX_DATA_ARRAY_FORMAT */
        M(0x1760 + 4 * a, a == 0 ? 0x42u : a == 3 ? 0x40u : 0x02u);

    if (sc == SC_BIGIDX || sc == SC_ELEM32) {
        if (sc == SC_BIGIDX)
            scene_bigidx();
        else
            scene_elem32();
        for (a = 0; a < 16; a++)
            M(0x1760 + 4 * a, a == 0 ? 0x42u : a == 3 ? 0x40u : 0x02u);
        M(0x0210, other);
        M(0x0130, 0);
        return;
    }

    quad_uv(80.0f, 120.0f, 240.0f, 360.0f, solid, NULL);
    /* Fractional edges: a half-pixel offset in either rasteriser (pixel
     * centres at .5, the top-left rule) moves a whole row or column here. */
    {
        static const uint32_t green[4] = {0xFF00C040u, 0xFF00C040u, 0xFF00C040u, 0xFF00C040u};
        quad_uv(80.3f, 380.5f, 239.6f, 460.4f, green, NULL);
    }

    if (sc >= SC_CHECKER) {
        static const float uv[4][2] = {{0, 0}, {2, 0}, {2, 2}, {0, 2}};
        stage0_checker();
        M(0x1760 + 4 * 9, 0x22u);          /* attr9: float2 */
        quad_uv(440.0f, 40.0f, 620.0f, 220.0f, white, uv);
    }
    if (sc >= SC_YUY2) {
        static const float uv[4][2] = {{0, 0}, {64, 0}, {64, 32}, {0, 32}};
        M(0x1B00, TEX_GUEST + (4u << (2 * TEX_LOG2)));
        M(0x1B04, (0x24u << 8) | (1u << 4) | (2u << 0)); /* LC_CR8YB8CB8YA8 */
        M(0x1B08, 0x00000303u);            /* clamp */
        M(0x1B0C, 0x40000000u);
        M(0x1B10, 128u << 16);             /* CONTROL1: pitch */
        M(0x1B1C, (64u << 16) | 32u);      /* IMAGE_RECT */
        M(0x1760 + 4 * 9, 0x22u);
        quad_uv(440.0f, 260.0f, 620.0f, 350.0f, white, uv);
    }
    if (sc >= SC_BLEND) {
        /* A half-transparent quad (alpha 0x80) across the solid quad and
         * the background; untextured. */
        static const uint32_t c[4] = {0x8000FFFFu, 0x8000FFFFu, 0x8000FFFFu, 0x8000FFFFu};
        M(0x1B0C, 0);
        M(0x1760 + 4 * 9, 0x02u);
        M(0x0304, 1);                      /* BLEND_ENABLE */
        M(0x0344, 0x0302);                 /* SFACTOR: SRC_ALPHA */
        M(0x0348, 0x0303);                 /* DFACTOR: ONE_MINUS_SRC_ALPHA */
        M(0x0350, 0x8006);                 /* EQUATION: ADD */
        quad_uv(160.0f, 200.0f, 400.0f, 300.0f, c, NULL);
        M(0x0304, 0);
    }
    M(0x1760 + 4 * 9, 0x02u);
    M(0x1B0C, 0);

    M(0x0210, other);                      /* next buffer, as the XDK does */
    M(0x0130, 0);                          /* FLIP_STALL */
}

static void write_bmp(const char *path, const uint32_t *px)
{
    uint32_t row = W * 3, filesz = 54 + row * H, y, x;
    uint8_t hdr[54];
    FILE *f = fopen(path, "wb");
    if (!f)
        return;
    memset(hdr, 0, sizeof hdr);
    hdr[0] = 'B'; hdr[1] = 'M';
    memcpy(hdr + 2, &filesz, 4);
    hdr[10] = 54; hdr[14] = 40;
    { uint32_t w = W, h = H; memcpy(hdr + 18, &w, 4); memcpy(hdr + 22, &h, 4); }
    hdr[26] = 1; hdr[28] = 24;
    fwrite(hdr, 1, sizeof hdr, f);
    for (y = H; y-- > 0; )
        for (x = 0; x < W; x++) {
            uint32_t v = px[y * W + x];
            uint8_t bgr[3] = {(uint8_t)v, (uint8_t)(v >> 8), (uint8_t)(v >> 16)};
            fwrite(bgr, 1, 3, f);
        }
    fclose(f);
}

/* Run scene sc with backend b; its frame into out (W*H X8R8G8B8). The
 * surface is filled with a pattern first, so a backend that writes nothing
 * back cannot pass on the CPU path's leftovers. */
static int run(const struct nv2a_pb_backend *b, int sc, uint32_t *out, int k)
{
    uint32_t buf = (k & 1) ? BUF1 : BUF0, other = (k & 1) ? BUF0 : BUF1, i;
    uint32_t *g = (uint32_t *)guest(buf);
    const struct nv2a_pb_present *p;

    for (i = 0; i < W * H; i++)
        g[i] = 0xFFFF00FFu;
    nv2a_pb_set_backend(b);
    scene(sc, buf, other);
    p = nv2a_pb_present_state();
    if (p->offset != buf) {
        fprintf(stderr, "[backend-smoke] %s: flip presented 0x%08X, drew 0x%08X\n",
                s_scene_name[sc], p->offset, buf);
        return 0;
    }
    if (b->sync_guest)
        b->sync_guest(p->offset, p->pitch, p->w, p->h);
    memcpy(out, g, W * H * 4);
    return 1;
}

static int compare(const char *name, const uint32_t *a, const uint32_t *b)
{
    const int tol = 8;
    uint64_t sum[3] = {0, 0, 0};
    uint32_t bad = 0, i, maxd[3] = {0, 0, 0};
    double mae[3], bad_frac;
    int c, ok;

    for (i = 0; i < W * H; i++) {
        int off = 0;
        for (c = 0; c < 3; c++) {
            int d = (int)((a[i] >> (8 * c)) & 0xFF) - (int)((b[i] >> (8 * c)) & 0xFF);
            if (d < 0) d = -d;
            sum[c] += (uint64_t)d;
            if ((uint32_t)d > maxd[c]) maxd[c] = (uint32_t)d;
            if (d > tol) off = 1;
        }
        bad += (uint32_t)off;
    }
    for (c = 0; c < 3; c++)
        mae[c] = (double)sum[c] / (double)(W * H);
    bad_frac = (double)bad / (double)(W * H);
    ok = maxd[0] == 0 && maxd[1] == 0 && maxd[2] == 0;   /* exact */
    fprintf(stderr, "[backend-smoke] %-10s %s: mae b/g/r %.3f/%.3f/%.3f max %u/%u/%u"
            " bad %.4f%% at tol %d (exact match required)\n", name,
            ok ? "PASS" : "FAIL", mae[0], mae[1], mae[2], maxd[0], maxd[1], maxd[2],
            100.0 * bad_frac, tol);
    return ok;
}

#ifdef __APPLE__
static int all_pattern(const uint32_t *g)
{
    uint32_t i;
    for (i = 0; i < W * H; i++)
        if (g[i] != 0xFFFF00FFu)
            return 0;
    return 1;
}

static int check(int ok, const char *what)
{
    fprintf(stderr, "[backend-smoke] write-back: %-58s %s\n", what, ok ? "PASS" : "FAIL");
    return ok ? 0 : 1;
}

/* The write-back on demand (metal-zero-copy-present), with clear_quad. `ref`
 * is the CPU rasteriser's clear_quad frame. Returns the failures. */
static int writeback_cases(const struct nv2a_pb_backend *b, const uint32_t *ref,
                           uint32_t *tmp)
{
    const struct nv2a_pb_present *p;
    uint32_t *g;
    uint64_t n0;
    int f = 0;
    uint32_t i;

    nv2a_pb_set_backend(b);

    /* lazy: the flip leaves guest memory alone. */
    g = (uint32_t *)guest(BUF0);
    for (i = 0; i < W * H; i++)
        g[i] = 0xFFFF00FFu;
    n0 = nv2a_pb_metal_writebacks();
    scene(SC_CLEAR_QUAD, BUF0, BUF1);
    p = nv2a_pb_present_state();
    f += check(all_pattern(g) && nv2a_pb_metal_writebacks() == n0,
               "lazy flip: guest untouched, no write-back");
    b->sync_guest(p->offset, p->pitch, p->w, p->h);
    f += check(!memcmp(g, ref, W * H * 4) && nv2a_pb_metal_writebacks() == n0 + 1,
               "sync_guest: the CPU frame, one write-back");
    b->sync_guest(p->offset, p->pitch, p->w, p->h);
    f += check(nv2a_pb_metal_writebacks() == n0 + 1, "sync_guest again: clean, no write-back");

    /* always: written at the flip, before any sync. */
    recomp_env_set(RENV_METAL_WRITEBACK, "always");
    for (i = 0; i < W * H; i++)
        g[i] = 0xFFFF00FFu;
    scene(SC_CLEAR_QUAD, BUF0, BUF1);
    f += check(!memcmp(g, ref, W * H * 4), "metal_writeback=always: the CPU frame at the flip");
    recomp_env_set(RENV_METAL_WRITEBACK, NULL);

    /* render.scale 2 on a new target: the box filter of the host pixels. */
    {
        struct nv2a_host_opts o;
        const uint8_t *hp;
        uint32_t hw = 0, hh = 0;
        memset(&o, 0, sizeof o);
        o.render_scale = 2;
        nv2a_host_opts_set(&o);
        g = (uint32_t *)guest(BUF2);
        for (i = 0; i < W * H; i++)
            g[i] = 0xFFFF00FFu;
        scene(SC_CLEAR_QUAD, BUF2, BUF0);
        p = nv2a_pb_present_state();
        n0 = nv2a_pb_metal_writebacks();
        b->sync_guest(p->offset, p->pitch, p->w, p->h);
        hp = nv2a_pb_metal_host_pixels(BUF2, &hw, &hh);
        if (hp && hw == 2 * W && hh == 2 * H)
            nv2a_downscale_box32(hp, hw * 4u, W, H, 2, (uint8_t *)tmp, W * 4u);
        f += check(hp && hw == 2 * W && !memcmp(g, tmp, W * H * 4)
                   && nv2a_pb_metal_writebacks() == n0 + 1,
                   "render.scale 2: the box-filtered host pixels");
        memset(&o, 0, sizeof o);
        nv2a_host_opts_set(&o);
    }
    nv2a_pb_set_backend(NULL);
    return f;
}

/* A 32-bit surface at buf, w x h, pitch w * 4; with `clear`, cleared to argb. */
static void surf(uint32_t buf, uint32_t w, uint32_t h, int clear, uint32_t argb)
{
    M(0x0200, w << 16);
    M(0x0204, h << 16);
    M(0x0208, 0x00000128u);
    M(0x020C, w * 4u);
    M(0x0210, buf);
    M(0x0214, 0x02400000u);
    M(0x0304, 0);
    M(0x1B0C, 0);
    if (clear) {
        M(0x1D90, argb);
        M(0x1D94, 0xF0);
    }
}

/* The present surface drawn, then the flip: the flip count is what tells a
 * target drawn now from one drawn before. */
static void flip_buf0(void)
{
    surf(BUF0, W, H, 1, 0xFF000000u);
    M(0x0210, BUF1);
    M(0x0130, 0);
}

static uint32_t px_at(uint32_t buf, uint32_t pitch, uint32_t x, uint32_t y)
{
    return *(const uint32_t *)(guest(buf) + y * pitch + x * 4u) | 0xFF000000u;
}

/* BUF0 with a quad at (100,100)-(164,164) sampling the 64x64 linear
 * A8R8G8B8 texture at tex, then the flip; returns the quad's centre. */
static uint32_t sample_rtt(const struct nv2a_pb_backend *b, uint32_t tex)
{
    static const uint32_t white[4] = {0xFFFFFFFFu, 0xFFFFFFFFu, 0xFFFFFFFFu, 0xFFFFFFFFu};
    static const float uv[4][2] = {{0, 0}, {64, 0}, {64, 64}, {0, 64}};
    const struct nv2a_pb_present *p;
    int a;

    surf(BUF0, W, H, 1, 0xFF0000FFu);
    for (a = 0; a < 16; a++)
        M(0x1760 + 4 * a, a == 0 ? 0x42u : a == 3 ? 0x40u : a == 9 ? 0x22u : 0x02u);
    M(0x1B00, tex);
    M(0x1B04, (0x12u << 8) | (1u << 4) | (2u << 0));   /* linear A8R8G8B8 */
    M(0x1B08, 0x00000303u);
    M(0x1B0C, 0x40000000u);
    M(0x1B10, 256u << 16);
    M(0x1B1C, (64u << 16) | 64u);
    quad_uv(100.0f, 100.0f, 164.0f, 164.0f, white, uv);
    M(0x1B0C, 0);
    M(0x1760 + 4 * 9, 0x02u);
    M(0x0210, BUF1);
    M(0x0130, 0);
    p = nv2a_pb_present_state();
    b->sync_guest(p->offset, p->pitch, p->w, p->h);
    return px_at(BUF0, W * 4u, 132, 132);
}

/* Render-target ownership. Returns the failures. */
static int alias_cases(const struct nv2a_pb_backend *b)
{
    uint64_t n0;
    uint32_t i, c;
    int f = 0;

    nv2a_pb_set_backend(b);

    /* Drawn red, then the title writes green over its memory: the texture
     * is the green, and the red is never written back over it. */
    surf(RTT0, 64, 64, 1, 0xFFFF0000u);
    flip_buf0();
    for (i = 0; i < 64 * 64; i++)
        ((uint32_t *)guest(RTT0))[i] = 0xFF00FF00u;
    n0 = nv2a_pb_metal_writebacks();
    c = sample_rtt(b, RTT0);
    f += check(c == 0xFF00FF00u && px_at(RTT0, 256, 10, 10) == 0xFF00FF00u
               && nv2a_pb_metal_writebacks() == n0 + 1,
               "rewritten target: the title's texels, no write-back");

    /* Drawn red and left alone: render-to-texture as before. */
    surf(RTT1, 64, 64, 1, 0xFFFF0000u);
    flip_buf0();
    c = sample_rtt(b, RTT1);
    f += check(c == 0xFFFF0000u, "untouched target: its rendered image");

    /* A 64x32 target over the lower half of the dirty RTT1: RTT1 is written
     * back first, so the new target's seed is the red RTT1 drew. */
    surf(RTT1, 64, 64, 1, 0xFF00FFFFu);   /* dirty again, cyan, memory still red */
    n0 = nv2a_pb_metal_writebacks();
    {
        static const uint32_t blue[4] = {0xFF0000FFu, 0xFF0000FFu, 0xFF0000FFu, 0xFF0000FFu};
        int a;
        surf(RTT1 + 32u * 256u, 64, 32, 0, 0);
        for (a = 0; a < 16; a++)
            M(0x1760 + 4 * a, a == 0 ? 0x42u : a == 3 ? 0x40u : 0x02u);
        quad_uv(0.0f, 0.0f, 8.0f, 8.0f, blue, NULL);
    }
    flip_buf0();
    b->sync_guest(RTT1 + 32u * 256u, 256, 64, 32);
    f += check(px_at(RTT1, 256, 10, 10) == 0xFF00FFFFu
               && px_at(RTT1 + 32u * 256u, 256, 40, 20) == 0xFF00FFFFu
               && px_at(RTT1 + 32u * 256u, 256, 2, 2) == 0xFF0000FFu
               && nv2a_pb_metal_writebacks() == n0 + 2,
               "overlapping target: the old one written back, then seeded");

    /* Drawn red over green memory, then 40 other off-screen targets drawn
     * (more than the backend keeps): the texture is still the red. Burnout
     * 3 draws 14 targets a frame; with 8 slots its blur passes sampled
     * evicted targets and got the bytes from before (BO-47). */
    for (i = 0; i < 64 * 64; i++)
        ((uint32_t *)guest(RTT2))[i] = 0xFF00FF00u;
    surf(RTT2, 64, 64, 1, 0xFFFF0000u);
    for (i = 0; i < 40; i++)
        surf(RTT2 + 0x4000u * (i + 1), 64, 64, 1, 0xFF000080u + i);
    c = sample_rtt(b, RTT2);
    if (c != 0xFFFF0000u)
        fprintf(stderr, "[backend-smoke] target past 40 others: got 0x%08X\n", c);
    f += check(c == 0xFFFF0000u, "target past 40 others: its rendered image");
    nv2a_pb_set_backend(NULL);
    return f;
}

#endif

/* ---- clip extents (metal-present-mirror) ------------------------------------ */

#define PATTERN 0xFFFF00FFu

/* A 32-bit surface at buf with a w x h clip and the 640-pixel pitch every
 * clip case keeps (another pitch is another surface). */
static void surf_clip(uint32_t buf, uint32_t x, uint32_t y, uint32_t w, uint32_t h)
{
    M(0x0200, (w << 16) | x);
    M(0x0204, (h << 16) | y);
    M(0x0208, 0x00000128u);
    M(0x020C, W * 4u);
    M(0x0210, buf);
    M(0x0214, 0x02400000u);
    M(0x0304, 0);
    M(0x1B0C, 0);
}

static void clear_to(uint32_t argb)
{
    M(0x1D90, argb);
    M(0x1D94, 0xF0);
}

/* SET_CLEAR_RECT (x0, y0)-(x1, y1), both inclusive. */
static void clear_rect(uint32_t x0, uint32_t y0, uint32_t x1, uint32_t y1)
{
    M(0x1D98, (x1 << 16) | x0);
    M(0x1D9C, (y1 << 16) | y0);
}

enum { CC_CLIP, CC_RECT, CC_GROW, CC_GROW2, CC_DRAW };

static void clip_stream(int cc)
{
    switch (cc) {
    case CC_CLIP:   /* red over 640x480, then a 160x120 clip at (100,100) blue */
        surf_clip(BUF0, 0, 0, W, H);
        clear_to(0xFFFF0000u);
        surf_clip(BUF0, 100, 100, 160, 120);
        clear_to(0xFF0000FFu);
        break;
    case CC_RECT:   /* red, then the whole clip with a clear rect, green */
        surf_clip(BUF0, 0, 0, W, H);
        clear_to(0xFFFF0000u);
        clear_rect(300, 300, 339, 339);
        clear_to(0xFF00FF00u);
        clear_rect(0, 0, W - 1, H - 1);
        break;
    case CC_DRAW: { /* red over 640x480, then a 640x448 clip at y 16 and a
                     * blue quad over the whole surface: the clip is a
                     * scissor (xemu glScissor), the bands keep their red */
        static const uint32_t blue[4] = {0xFF0000FFu, 0xFF0000FFu, 0xFF0000FFu, 0xFF0000FFu};
        int a;
        surf_clip(BUF0, 0, 0, W, H);
        clear_to(0xFFFF0000u);
        surf_clip(BUF0, 0, 16, W, 448);
        for (a = 0; a < 16; a++)
            M(0x1760 + 4 * a, a == 0 ? 0x42u : a == 3 ? 0x40u : 0x02u);
        quad_uv(0.0f, 0.0f, (float)W, (float)H, blue, NULL);
        break;
    }
    default: {      /* 320x240 red, then 640x480 with its lower right green */
        uint32_t buf = cc == CC_GROW ? BUF3 : BUF4;
        surf_clip(buf, 0, 0, 320, 240);
        clear_to(0xFFFF0000u);
        surf_clip(buf, 0, 0, W, H);
        clear_rect(320, 240, W - 1, H - 1);
        clear_to(0xFF00FF00u);
        clear_rect(0, 0, W - 1, H - 1);
        break;
    }
    }
}

static void fill(uint32_t buf, uint32_t argb)
{
    uint32_t *g = (uint32_t *)guest(buf), i;
    for (i = 0; i < W * H; i++)
        g[i] = argb;
}

/* The pixels each clip case must show, on both paths. */
/* The clear rect's (339,339) and (340,339) pin its inclusive max edge. */
static const struct probe s_clip_probe[5][6] = {
    {{50, 50, 0xFFFF0000u}, {150, 150, 0xFF0000FFu}, {300, 300, 0xFFFF0000u}, {0}},
    {{320, 320, 0xFF00FF00u}, {350, 350, 0xFFFF0000u}, {299, 320, 0xFFFF0000u},
     {339, 339, 0xFF00FF00u}, {340, 339, 0xFFFF0000u}, {0}},
    {{100, 100, 0xFFFF0000u}, {400, 300, 0xFF00FF00u}, {400, 100, PATTERN}, {100, 300, PATTERN}},
    {{100, 100, 0xFFFF0000u}, {400, 300, 0xFF00FF00u}, {400, 100, PATTERN}, {100, 300, PATTERN}},
    {{100, 15, 0xFFFF0000u}, {100, 16, 0xFF0000FFu}, {100, 463, 0xFF0000FFu},
     {100, 464, 0xFFFF0000u}, {0}},
};
static const char *const s_clip_name[5] = {"clip clear", "clear rect", "grow", "grow x2",
                                           "clip draw"};

static int clip_probes(int cc, const char *path, const uint32_t *px)
{
    int k, ok = 1;
    for (k = 0; k < 6 && s_clip_probe[cc][k].argb; k++) {
        const struct probe *p = &s_clip_probe[cc][k];
        uint32_t got = px[p->y * W + p->x] | 0xFF000000u;
        int hit = got == p->argb;
        fprintf(stderr, "[backend-smoke] %-10s %s pixel (%u,%u) 0x%08X want 0x%08X %s\n",
                s_clip_name[cc], path, p->x, p->y, got, p->argb, hit ? "PASS" : "FAIL");
        ok &= hit;
    }
    return ok;
}

/* The CPU halves of the clip clear and clear rect cases, before the backend
 * check: the CPU path's clear box (nv2a_clear_box) needs no GPU, so a Mac run
 * without the Metal backend still checks it. On a Metal run clip_cases
 * repeats them. Proton never builds this test; its check is
 * d3d11_backend_smoke's cpu_clip_cases. Returns the failures. */
static int clip_cpu_cases(void)
{
    static uint32_t px[W * H];
    int cc, f = 0;

    nv2a_pb_set_backend(nv2a_pb_cpu_backend());
    for (cc = CC_CLIP; cc <= CC_RECT; cc++) {
        fill(BUF0, PATTERN);
        clip_stream(cc);
        memcpy(px, guest(BUF0), W * H * 4);
        f += !clip_probes(cc, "cpu", px);
    }
    surf_clip(BUF0, 0, 0, W, H);
    nv2a_pb_set_backend(NULL);
    return f;
}

/* far quad (BO-43): a vertex-program quad at z = zmax, tilted so its edges
 * cross pixels at every fraction, depth-tested LEQUAL against a depth
 * cleared to 0xFFFFFF with depth writes off -- Burnout 3's XMV movie quad.
 * The NV2A compares integer depth, so every pixel the quad covers passes.
 * The CPU rasteriser used to weight the three vertex depths separately and
 * land an ulp above 1.0 on a regular grid of pixels, which failed the test
 * and left the clear colour there: black dots over every movie. Counted in
 * an inner box well inside all four edges. Returns the failures. */
static void far_vertex(float x, float y, uint32_t argb)
{
    M(0x1818, f2u(x));
    M(0x1818, f2u(y));
    M(0x1818, f2u(16777215.0f));
    M(0x1818, f2u(0.1f));
    M(0x1818, argb);
}

/* frames in flight (BO-57, Metal): eight frames into BUF0/BUF1 in turn,
 * each 1200 quads of its own colour from vertex arrays (a ring's worth of
 * vertices a frame) and a flip that does not wait. Then each buffer, read
 * back, holds its last frame's colour in every quad: a slot reused before
 * its frame finished would have fed the GPU the next frame's vertices.
 * Returns the failures. */
static int inflight_case(const struct nv2a_pb_backend *b)
{
    static const uint32_t col[8] = {0xFFE02020u, 0xFF20E020u, 0xFF2020E0u, 0xFFE0E020u,
                                    0xFF20E0E0u, 0xFFE020E0u, 0xFF808080u, 0xFFFFFFFFu};
    int k, bad = 0;
    uint32_t q, i;

    nv2a_pb_set_backend(b);
    for (k = 0; k < 8; k++) {
        uint32_t buf = (k & 1) ? BUF1 : BUF0;
        surf(buf, W, H, 1, 0xFF000000u);
        for (q = 0; q < GRID_QUADS; q++) {
            float x = (float)((q % GRID_COLS) * 16u + 2u), y = (float)((q / GRID_COLS) * 16u + 2u);
            vb_vertex(q * 4u + 0u, x, y, col[k]);
            vb_vertex(q * 4u + 1u, x + 12.0f, y, col[k]);
            vb_vertex(q * 4u + 2u, x + 12.0f, y + 12.0f, col[k]);
            vb_vertex(q * 4u + 3u, x, y + 12.0f, col[k]);
        }
        vb_arrays();
        M(0x17FC, 8);                          /* BEGIN_END: QUADS */
        for (i = 0; i < GRID_QUADS * 4u; i += 2)
            M(0x1800, i | ((i + 1u) << 16));
        M(0x17FC, 0);
        M(0x0210, (k & 1) ? BUF0 : BUF1);
        M(0x012C, 0);                          /* FLIP_INCREMENT_WRITE */
        M(0x0130, 0);                          /* FLIP_STALL */
    }
    for (k = 6; k < 8; k++) {
        uint32_t buf = (k & 1) ? BUF1 : BUF0;
        b->sync_guest(buf, W * 4u, W, H);
        for (q = 0; q < GRID_QUADS; q += 37)
            bad += px_at(buf, W * 4u, (q % GRID_COLS) * 16u + 8u, (q / GRID_COLS) * 16u + 8u)
                   != col[k];
    }
    for (i = 0; i < 16; i++)
        M(0x1760 + 4 * i, i == 0 ? 0x42u : i == 3 ? 0x40u : 0x02u);
    nv2a_pb_set_backend(NULL);
    fprintf(stderr, "[backend-smoke] frames in flight: %d quads off their frame's colour %s\n",
            bad, bad ? "FAIL" : "PASS");
    return bad != 0;
}

/* polygon offset (BO-10, Metal): a red quad at z 8e6 written LEQUAL, then
 * a blue one at the same z tested LESS with POLY_OFFSET_FILL and bias -64
 * (depth units): the offset pulls it in front, so it draws; without the
 * offset it is equal and fails. Pre-transformed quads (vs_pass). The CPU
 * path does not apply polygon offset yet. Returns the failures. */
static void z_vertex(float x, float y, float z, uint32_t argb)
{
    M(0x1818, f2u(x));
    M(0x1818, f2u(y));
    M(0x1818, f2u(z));
    M(0x1818, f2u(1.0f));
    M(0x1818, argb);
}

/* swizzled target (BO-24, Metal): a 64x64 surface of format type 2 cleared
 * blue with a red quad over its top left, then written back: the guest
 * bytes are the CPU path's, Z order and all. Returns the failures. */
static void swz_stream(void)
{
    static const uint32_t red[4] = {0xFFFF0000u, 0xFFFF0000u, 0xFFFF0000u, 0xFFFF0000u};
    int a;
    M(0x0200, 64u << 16);
    M(0x0204, 64u << 16);
    M(0x0208, 0x06060228u);                /* A8R8G8B8, swizzled, 64x64 */
    M(0x020C, 256u);
    M(0x0210, RTT2);
    M(0x0214, 0x02400000u);
    M(0x0304, 0);
    M(0x1B0C, 0);
    M(0x1D90, 0xFF0000FFu);
    M(0x1D94, 0xF0);
    for (a = 0; a < 16; a++)
        M(0x1760 + 4 * a, a == 0 ? 0x42u : a == 3 ? 0x40u : 0x02u);
    quad_uv(0.0f, 0.0f, 24.0f, 40.0f, red, NULL);
}

static int swizzled_case(const struct nv2a_pb_backend *b)
{
    static uint8_t cpu[64 * 64 * 4];
    int diff = 0, i;

    memset(guest(RTT2), 0x55, sizeof cpu);
    nv2a_pb_set_backend(nv2a_pb_cpu_backend());
    swz_stream();
    memcpy(cpu, guest(RTT2), sizeof cpu);
    memset(guest(RTT2), 0x55, sizeof cpu);
    nv2a_pb_set_backend(b);
    swz_stream();
    b->sync_guest(RTT2, 256, 64, 64);
    for (i = 0; i < 64 * 64; i++)
        diff += (((const uint32_t *)guest(RTT2))[i] | 0xFF000000u)
                != (((const uint32_t *)cpu)[i] | 0xFF000000u);
    nv2a_pb_set_backend(NULL);
    surf_clip(BUF0, 0, 0, W, H);
    fprintf(stderr, "[backend-smoke] swizzled target: %d of 4096 texels differ from the"
            " CPU path's %s\n", diff, diff ? "FAIL" : "PASS");
    return diff != 0;
}

static int poly_offset_case(const struct nv2a_pb_backend *b)
{
    static const uint32_t col[2] = {0xFFFF0000u, 0xFF0000FFu};
    uint32_t got;
    int a, k;

    nv2a_pb_set_backend(b);
    surf_clip(BUF0, 0, 0, W, H);
    M(0x1D8C, 0xFFFFFF00u);
    M(0x1D90, 0xFF000000u);
    M(0x1D94, 0xF3);
    for (a = 0; a < 16; a++)
        M(0x1760 + 4 * a, a == 0 ? 0x42u : a == 3 ? 0x40u : 0x02u);
    M(0x030C, 1);                          /* DEPTH_TEST_ENABLE */
    M(0x035C, 1);                          /* DEPTH_MASK */
    for (k = 0; k < 2; k++) {
        M(0x0354, k ? 0x201 : 0x203);      /* LESS, then LEQUAL first */
        M(0x0338, k ? 1u : 0u);            /* POLY_OFFSET_FILL_ENABLE */
        M(0x0384, f2u(0.0f));              /* factor */
        M(0x0388, f2u(k ? -64.0f : 0.0f)); /* bias, depth units */
        M(0x17FC, 8);
        z_vertex(100.0f, 100.0f, 8.0e6f, col[k]);
        z_vertex(300.0f, 100.0f, 8.0e6f, col[k]);
        z_vertex(300.0f, 300.0f, 8.0e6f, col[k]);
        z_vertex(100.0f, 300.0f, 8.0e6f, col[k]);
        M(0x17FC, 0);
    }
    M(0x0338, 0);
    M(0x0388, 0);
    M(0x030C, 0);
    M(0x0210, BUF1);
    M(0x0130, 0);
    b->sync_guest(BUF0, W * 4u, W, H);
    got = px_at(BUF0, W * 4u, 200, 200);
    nv2a_pb_set_backend(NULL);
    fprintf(stderr, "[backend-smoke] polygon offset: 0x%08X (want 0x%08X) %s\n",
            got, col[1], got == col[1] ? "PASS" : "FAIL");
    return got != col[1];
}

static int far_quad_case(const struct nv2a_pb_backend *b, const char *path)
{
    const uint32_t *px = (const uint32_t *)guest(BUF0);
    uint32_t x, y, holes = 0;
    int a, k;

    nv2a_pb_set_backend(b);
    surf_clip(BUF0, 0, 0, W, H);
    M(0x1D8C, 0xFFFFFF00u);                /* ZSTENCIL_CLEAR_VALUE: zmax, 0 */
    M(0x1D90, 0xFF000000u);
    M(0x1D94, 0xF3);                       /* CLEAR_SURFACE: colour, Z, S */
    M(0x030C, 1);                          /* DEPTH_TEST_ENABLE */
    M(0x0354, 0x203);                      /* DEPTH_FUNC: LEQUAL */
    M(0x035C, 0);                          /* DEPTH_MASK: no writes */
    for (a = 0; a < 16; a++)
        M(0x1760 + 4 * a, a == 0 ? 0x42u : a == 3 ? 0x40u : 0x02u);
    M(0x1E9C, 0);                          /* PROGRAM_LOAD: slot 0 */
    for (k = 0; k < 2; k++) {              /* mov oPos, v0; mov oD0, v3 */
        uint32_t o = k ? 3u : 0u;
        M(0x0B00 + 16 * k + 0, 0);
        M(0x0B00 + 16 * k + 4, (1u << 21) | (o << 9) | 0x1Bu);
        M(0x0B00 + 16 * k + 8, 2u << 26);
        M(0x0B00 + 16 * k + 12, (0xFu << 12) | (1u << 11) | (o << 3) | (k == 1 ? 1u : 0u));
    }
    M(0x1EA0, 0);                          /* PROGRAM_START */
    M(0x1E94, 2);                          /* EXECUTION_MODE: program */
    M(0x17FC, 8);                          /* BEGIN_END: QUADS */
    far_vertex(37.3f, 21.7f, 0xFF4080C0u);
    far_vertex(610.9f, 30.2f, 0xFF4080C0u);
    far_vertex(590.1f, 455.6f, 0xFF4080C0u);
    far_vertex(20.4f, 440.8f, 0xFF4080C0u);
    M(0x17FC, 0);
    M(0x1E94, 0);                          /* fixed function again */
    M(0x030C, 0);
#ifdef __APPLE__
    if (b != nv2a_pb_cpu_backend()) {
        uint32_t hw = 0, hh = 0;
        px = (const uint32_t *)nv2a_pb_metal_host_pixels(BUF0, &hw, &hh);
        if (!px || hw != W || hh != H) {
            fprintf(stderr, "[backend-smoke] far quad: no %ux%u %s target FAIL\n", W, H, path);
            nv2a_pb_set_backend(NULL);
            return 1;
        }
    }
#endif
    for (y = 60; y < 420; y++)
        for (x = 60; x < 580; x++)
            holes += (px[y * W + x] & 0x00FFFFFFu) == 0;
    nv2a_pb_set_backend(NULL);
    fprintf(stderr, "[backend-smoke] far quad: %s %u of %u pixels left at the clear colour %s\n",
            path, holes, 360u * 520u, holes ? "FAIL" : "PASS");
    return holes != 0;
}

/* many surfaces (BO-49): two back buffers flipped in turn, the display at
 * the first, each frame a 640x480 clear of its buffer, 18 off-screen 64x64
 * targets, then a draw under a 640x448 clip at y 16 (extent 640x464): 22
 * surface/extent pairs, Burnout 3's Crash mode has 19. The walker's pick
 * must stay at the largest extent, 640x480, on the buffer just drawn. With
 * a 16-entry table the LRU dropped the 640x480 entries and the size went
 * by whichever buffer's entries survived: in the game 640x480 and 640x464
 * on alternate flips, a jumping picture. Walker only, so the CPU path.
 * Returns the failures. */
static int many_surfaces_case(void)
{
    static const uint32_t grey[4] = {0xFF808080u, 0xFF808080u, 0xFF808080u, 0xFF808080u};
    uint32_t disp_pitch = 0, disp = xbox_GetDisplayFramebuffer(&disp_pitch);
    int k, a, bad = 0;

    nv2a_pb_set_backend(nv2a_pb_cpu_backend());
    xbox_SetDisplayFramebuffer(BUF0, W * 4u);
    for (k = 0; k < 6; k++) {
        uint32_t buf = (k & 1) ? BUF1 : BUF0, i;
        const struct nv2a_pb_present *p;
        surf_clip(buf, 0, 0, W, H);
        clear_to(0xFF000000u);
        for (i = 0; i < 18; i++) {
            surf(RTT2 + 0x4000u * (i + 1), 64, 64, 1, 0xFF000080u + i);
        }
        surf_clip(buf, 0, 16, W, 448);
        for (a = 0; a < 16; a++)
            M(0x1760 + 4 * a, a == 0 ? 0x42u : a == 3 ? 0x40u : 0x02u);
        quad_uv(100.0f, 100.0f, 200.0f, 200.0f, grey, NULL);
        M(0x012C, 0);                          /* FLIP_INCREMENT_WRITE */
        M(0x0130, 0);                          /* FLIP_STALL */
        p = nv2a_pb_present_state();
        if (p->offset != buf || p->w != W || p->h != H) {
            fprintf(stderr, "[backend-smoke] many surfaces: frame %d presents 0x%08X"
                    " %ux%u (want 0x%08X %ux%u)\n", k, p->offset, p->w, p->h, buf, W, H);
            bad++;
        }
    }
    xbox_SetDisplayFramebuffer(disp, disp_pitch);
    surf_clip(BUF0, 0, 0, W, H);
    nv2a_pb_set_backend(NULL);
    fprintf(stderr, "[backend-smoke] many surfaces: %d of 6 flips off the 640x480 back"
            " buffer just drawn %s\n", bad, bad ? "FAIL" : "PASS");
    return bad != 0;
}

#ifdef __APPLE__
/* Each case's stream on the CPU path (guest memory) and on Metal (its host
 * pixels, box-filtered at scale 2; no flip, so nothing is written back),
 * compared whole. The grow cases' guest bytes are the pattern before each
 * run, so Metal's seed reads the pattern, not the CPU frame. Then the crop.
 * Returns the failures. */
static int clip_cases(const struct nv2a_pb_backend *b, uint32_t *cpu, uint32_t *gpu)
{
    uint32_t tw = 0, th = 0, sw = 0, sh = 0;
    int cc, f = 0, k;

    for (cc = CC_CLIP; cc <= CC_DRAW; cc++) {
        uint32_t buf = cc == CC_GROW ? BUF3 : cc == CC_GROW2 ? BUF4 : BUF0;
        const uint8_t *hp;
        uint32_t hw = 0, hh = 0;
        unsigned n = cc == CC_GROW2 ? 2u : 1u;
        int ok;

        fill(buf, PATTERN);
        nv2a_pb_set_backend(nv2a_pb_cpu_backend());
        clip_stream(cc);
        memcpy(cpu, guest(buf), W * H * 4);
        fill(buf, PATTERN);
        nv2a_pb_set_backend(b);
        if (n > 1) {
            struct nv2a_host_opts o;
            memset(&o, 0, sizeof o);
            o.render_scale = n;
            nv2a_host_opts_set(&o);
        }
        clip_stream(cc);
        if (n > 1) {
            struct nv2a_host_opts o;
            memset(&o, 0, sizeof o);
            nv2a_host_opts_set(&o);
        }
        hp = nv2a_pb_metal_host_pixels(buf, &hw, &hh);
        ok = hp && hw == W * n && hh == H * n;
        if (ok && n == 1)
            memcpy(gpu, hp, W * H * 4);
        else if (ok)
            nv2a_downscale_box32(hp, hw * 4u, W, H, n, (uint8_t *)gpu, W * 4u);
        if (!ok) {
            fprintf(stderr, "[backend-smoke] %s: Metal target %ux%u (want %ux%u) FAIL\n",
                    s_clip_name[cc], hw, hh, W * n, H * n);
            f++;
            continue;
        }
        ok = compare(s_clip_name[cc], cpu, gpu);
        ok &= clip_probes(cc, "cpu", cpu);
        ok &= clip_probes(cc, "gpu", gpu);
        if (!nv2a_pb_metal_shown(buf, &tw, &th, &sw, &sh) || tw != W || th != H) {
            fprintf(stderr, "[backend-smoke] %s: one target of %ux%u (want %ux%u) FAIL\n",
                    s_clip_name[cc], tw, th, W, H);
            ok = 0;
        }
        f += !ok;
    }

    /* The frame is 320x240 of BUF0's 640x480 target: the flip shows
     * 320x240. The walker presents the largest fresh surface, so the 640x480
     * entries must first go stale: more than PRESENT_STALE_FLIPS (120)
     * flips drawing only the 320x240 clip. The walker counts a flip at
     * FLIP_INCREMENT_WRITE, as the XDK's swap pushes it, not at FLIP_STALL
     * alone. Metal first (the CPU path's clears would rewrite BUF0 and make
     * Metal's target stale), then the CPU path, whose present state is the
     * cross-check. */
    for (k = 0; k < 2; k++) {
        const struct nv2a_pb_present *p;
        int i;
        nv2a_pb_set_backend(k ? nv2a_pb_cpu_backend() : b);
        surf_clip(BUF0, 0, 0, 320, 240);
        for (i = 0; i < 122; i++) {
            clear_to(0xFF000000u);
            M(0x012C, 0);                       /* FLIP_INCREMENT_WRITE */
            M(0x0130, 0);                       /* FLIP_STALL */
        }
        p = nv2a_pb_present_state();
        if (k) {
            int ok = p->offset == BUF0 && p->w == 320 && p->h == 240;
            fprintf(stderr, "[backend-smoke] crop: cpu present 0x%08X %ux%u (want 0x%08X"
                    " 320x240) %s\n", p->offset, p->w, p->h, BUF0, ok ? "PASS" : "FAIL");
            f += !ok;
        } else if (!nv2a_pb_metal_shown(BUF0, &tw, &th, &sw, &sh) || tw != W || th != H
                   || sw != 320 || sh != 240) {
            fprintf(stderr, "[backend-smoke] crop: target %ux%u, shown %ux%u (want 640x480,"
                    " 320x240) FAIL\n", tw, th, sw, sh);
            f++;
        } else {
            fprintf(stderr, "[backend-smoke] crop: target 640x480, shown 320x240 PASS\n");
        }
    }
    surf_clip(BUF0, 0, 0, W, H);
    nv2a_pb_set_backend(NULL);
    return f;
}

/* A visibility test spanning a partial clear: two 100x100 quads counted,
 * a 50x50 clip cleared between them. Metal sets a visibility offset once per
 * pass, so the clear ends the counting pass and the second quad counts in a
 * new one (metal_on_clear); the clear itself is not a sample. Metal must
 * count the 20000 pixels the quads cover. The CPU walker's count is printed,
 * not checked: it counts 101 rows a quad (20200), a fidelity gap of its own
 * (TASKS: occlusion count semantics). Returns the failures. */
static int occ_case(const struct nv2a_pb_backend *b)
{
    static const uint32_t white[4] = {0xFFFFFFFFu, 0xFFFFFFFFu, 0xFFFFFFFFu, 0xFFFFFFFFu};
    volatile uint32_t *r = (volatile uint32_t *)guest(REPORT);
    uint32_t count[2] = {0, 0};
    int k, a, f = 0;

    for (k = 0; k < 2; k++) {
        const struct nv2a_pb_backend *cur = k ? b : nv2a_pb_cpu_backend();
        nv2a_pb_set_backend(cur);
        surf_clip(BUF0, 0, 0, W, H);
        clear_to(0xFF000000u);
        for (a = 0; a < 16; a++)
            M(0x1760 + 4 * a, a == 0 ? 0x42u : a == 3 ? 0x40u : 0x02u);
        r[3] = 0xFFFFFFFFu;
        M(0x17C8, 1);                          /* CLEAR_REPORT_VALUE */
        M(0x17CC, 1);                          /* ZPASS_PIXEL_COUNT_ENABLE */
        quad_uv(100.0f, 100.0f, 200.0f, 200.0f, white, NULL);
        surf_clip(BUF0, 300, 300, 50, 50);
        clear_to(0xFF0000FFu);
        surf_clip(BUF0, 0, 0, W, H);
        quad_uv(400.0f, 100.0f, 500.0f, 200.0f, white, NULL);
        M(0x17CC, 0);
        M(0x17D0, (1u << 24) | REPORT);        /* GET_REPORT */
        M(0x0210, BUF1);
        M(0x0130, 0);                          /* FLIP_STALL: the GPU done */
        for (a = 0; a < 2000 && r[3]; a++) {   /* at most 2 s */
            if (cur->on_poll)
                cur->on_poll();
            if (r[3])
                usleep(1000);
        }
        count[k] = r[3] ? 0xFFFFFFFFu : r[2];
    }
    nv2a_pb_set_backend(NULL);
    f = count[1] != 20000u;
    fprintf(stderr, "[backend-smoke] occlusion across a partial clear: gpu %u (want 20000)"
            " %s; cpu %u\n", count[1], f ? "FAIL" : "PASS", count[0]);
    return f;
}

/* metal_fb_guard: the surface is PROT_NONE after a lazy flip; a read faults,
 * the next flip reports it and switches to always, and the flip after that
 * writes back. Returns the failures. */
static int guard_case(const struct nv2a_pb_backend *b, const uint32_t *ref)
{
    volatile uint32_t *g = (volatile uint32_t *)guest(BUF0);
    uint32_t i, v;
    int f = 0;

    nv2a_pb_set_backend(b);
    for (i = 0; i < W * H; i++)
        g[i] = 0xFFFF00FFu;
    scene(SC_CLEAR_QUAD, BUF0, BUF1);   /* armed after this flip */
    v = g[0];                           /* the title read: faults once */
    f += check(v == 0xFFFF00FFu, "fb_guard: the read proceeds (stale seed)");
    for (i = 0; i < W * H; i++)
        g[i] = 0xFFFF00FFu;
    scene(SC_CLEAR_QUAD, BUF0, BUF1);   /* reports the read, switches */
    for (i = 0; i < W * H; i++)
        g[i] = 0xFFFF00FFu;
    scene(SC_CLEAR_QUAD, BUF0, BUF1);   /* written back at the flip */
    f += check(!memcmp((const void *)g, ref, W * H * 4),
               "fb_guard: after a read, the CPU frame at the flip");
    nv2a_pb_set_backend(NULL);
    return f;
}
#endif

static void build_xbe(uint8_t *xbe, size_t n)
{
    uint32_t v;
    memset(xbe, 0, n);
    memcpy(xbe, "XBEH", 4);
    v = 0x00010000u; memcpy(xbe + 0x104, &v, 4);   /* base address */
    v = (uint32_t)n; memcpy(xbe + 0x108, &v, 4);    /* header size */
    v = 0;           memcpy(xbe + 0x11C, &v, 4);    /* no sections */
    v = 0x00010200u; memcpy(xbe + 0x120, &v, 4);    /* section headers */
    v = 0x00010800u ^ 0x5B6D40B6u; memcpy(xbe + 0x158, &v, 4); /* empty thunks */
}

/* The index limit, on the CPU path: every index is vertex 0, so the
 * 0x80000-index batches are degenerate triangles and rasterise nothing.
 * Returns the failures. */
static int overflow_case(void)
{
    uint32_t max0, ov0, ff0, max, ov, ff, i, n;
    int f = 0;

    nv2a_pb_set_backend(nv2a_pb_cpu_backend());
    vb_vertex(0, 10.0f, 10.0f, 0xFFFFFFFFu);
    vb_arrays();
    nv2a_pb_exec_idx_stats(&max0, &ov0, &ff0);

    /* One word past the cap: NV_MAX_INDICES / 2 + 1 ARRAY_ELEMENT16 words. */
    M(0x17FC, 5);                          /* TRIANGLES */
    for (i = 0; i < NV_MAX_INDICES / 2u + 1u; i++)
        M(0x1800, 0);
    n = nv2a_pb_gpu_state()->idx_count;
    M(0x17FC, 0);
    nv2a_pb_exec_idx_stats(&max, &ov, &ff);
    fprintf(stderr, "[backend-smoke] overflow: batch past the cap keeps %u, max %u,"
            " %u overflowed (want %u, %u, %u) %s\n", n, max, ov - ov0,
            (unsigned)NV_MAX_INDICES, (unsigned)NV_MAX_INDICES, 1u,
            n == NV_MAX_INDICES && max == NV_MAX_INDICES && ov - ov0 == 1u ? "PASS" : "FAIL");
    f += !(n == NV_MAX_INDICES && max == NV_MAX_INDICES && ov - ov0 == 1u);

    /* One slot left: an odd count from ARRAY_ELEMENT32, then 16-bit pairs. */
    M(0x17FC, 5);
    M(0x1808, 0);
    for (i = 0; i < NV_MAX_INDICES / 2u; i++)
        M(0x1800, 0);
    n = nv2a_pb_gpu_state()->idx_count;
    M(0x17FC, 0);
    nv2a_pb_exec_idx_stats(NULL, &ov, NULL);
    fprintf(stderr, "[backend-smoke] overflow: one slot left keeps the first half: %u"
            " indices, %u overflowed (want %u, %u) %s\n", n, ov - ov0,
            (unsigned)NV_MAX_INDICES, 2u,
            n == NV_MAX_INDICES && ov - ov0 == 2u ? "PASS" : "FAIL");
    f += !(n == NV_MAX_INDICES && ov - ov0 == 2u);

    /* A 32-bit index past 0xFFFF: counted, the batch not overflowed. */
    M(0x17FC, 5);
    M(0x1800, 0);
    M(0x1808, 0x00010000u);
    M(0x17FC, 0);
    nv2a_pb_exec_idx_stats(NULL, &ov, &ff);
    fprintf(stderr, "[backend-smoke] overflow: ARRAY_ELEMENT32 0x10000 counts %u over"
            " 0xFFFF, %u overflowed (want 1, 2) %s\n", ff - ff0, ov - ov0,
            ff - ff0 == 1u && ov - ov0 == 2u ? "PASS" : "FAIL");
    f += !(ff - ff0 == 1u && ov - ov0 == 2u);

    {
        int a;
        for (a = 0; a < 16; a++)
            M(0x1760 + 4 * a, a == 0 ? 0x42u : a == 3 ? 0x40u : 0x02u);
    }
    return f;
}

/* The absolute checks of bigidx and elem32, on one path's frame. */
static int probes_ok(int sc, const char *path, const uint32_t *px)
{
    const struct probe *p = sc == SC_BIGIDX ? s_probe_bigidx : s_probe_elem32;
    uint32_t n = sc == SC_BIGIDX ? sizeof s_probe_bigidx / sizeof *p
                                 : sizeof s_probe_elem32 / sizeof *p, i;
    int ok = 1;

    if (sc != SC_BIGIDX && sc != SC_ELEM32)
        return 1;
    for (i = 0; i < n; i++) {
        uint32_t got = px[p[i].y * W + p[i].x] & 0x00FFFFFFu;
        int hit = got == (p[i].argb & 0x00FFFFFFu);
        fprintf(stderr, "[backend-smoke] %-10s %s pixel (%u,%u) %06X want %06X %s\n",
                s_scene_name[sc], path, p[i].x, p[i].y, got, p[i].argb & 0x00FFFFFFu,
                hit ? "PASS" : "FAIL");
        ok &= hit;
    }
    return ok;
}

int main(int argc, char **argv)
{
    static uint8_t xbe[0x1000];
    const char *which = getenv("RECOMP_SMOKE_BACKEND");
    const char *dump = getenv("RECOMP_SMOKE_DUMP");
    const struct nv2a_pb_backend *gpu = NULL;
    uint32_t *cpu_px, *gpu_px;
    int sc, k = 0, failures = 0;
    int guard = argc > 1 && !strcmp(argv[1], "guard");
    int noalias = argc > 1 && !strcmp(argv[1], "noalias");

    setvbuf(stderr, NULL, _IONBF, 0);
    {
        /* No pipeline cache on disk: the Metal backend reads it once, at
         * its first frame. */
        struct nv2a_host_opts o;
        memset(&o, 0, sizeof o);
        o.shader_cache = "none";
        nv2a_host_opts_set(&o);
    }
    if (!which)
        which = "metal";
    build_xbe(xbe, sizeof xbe);
    if (!xbox_MemoryLayoutInit(xbe, sizeof xbe)) {
        fprintf(stderr, "[backend-smoke] FAIL: guest memory init\n");
        return 1;
    }
    /* The index limit is the walker's alone (CPU path), so it runs before
     * the backend check: a host without a GPU backend still checks it. */
    if (!guard && !noalias && overflow_case()) {
        fprintf(stderr, "[backend-smoke] FAIL: index limit\n");
        failures++;
    }
    /* So is the CPU clear box. */
    if (!guard && !noalias && clip_cpu_cases()) {
        fprintf(stderr, "[backend-smoke] FAIL: CPU clip clear or clear rect\n");
        failures++;
    }
    /* And the depth of a quad at the far plane. */
    if (!guard && !noalias)
        failures += far_quad_case(nv2a_pb_cpu_backend(), "cpu");
    /* And the walker's present pick under many surfaces. */
    if (!guard && !noalias)
        failures += many_surfaces_case();
#ifdef __APPLE__
    if (!strcasecmp(which, "metal"))
        gpu = nv2a_pb_metal_backend();
#endif
    if (!gpu) {
        fprintf(stderr, "[backend-smoke] no backend '%s' on this host: GPU scenes"
                " skipped\n", which);
        return failures ? 1 : 77;
    }
    cpu_px = (uint32_t *)malloc(W * H * 4);
    gpu_px = (uint32_t *)malloc(W * H * 4);
    if (!cpu_px || !gpu_px)
        return 1;
    make_textures();
#ifdef __APPLE__
    if (guard) {
        recomp_env_set(RENV_METAL_FB_GUARD, "1");
        if (!run(nv2a_pb_cpu_backend(), SC_CLEAR_QUAD, cpu_px, 0))
            return 1;
        failures = guard_case(gpu, cpu_px);
        fprintf(stderr, "[backend-smoke] %s: fb_guard\n", failures ? "FAIL" : "done");
        return failures ? 1 : 0;
    }
    if (noalias) {
        /* The cases without the check: the rewritten target must fail. */
        recomp_env_set(RENV_RT_ALIAS_CHECK, "0");
        failures = alias_cases(gpu);
        fprintf(stderr, "[backend-smoke] rt_alias_check=0: %d case(s) fail, as expected"
                " when at least 1\n", failures);
        return failures ? 0 : 1;
    }
#else
    (void)guard;
    (void)noalias;
#endif

    for (sc = 0; sc < SC_COUNT; sc++) {
        char path[512];
        if (!run(nv2a_pb_cpu_backend(), sc, cpu_px, k++)
                || !run(gpu, sc, gpu_px, k++)) {
            failures++;
            continue;
        }
        if (dump) {
            snprintf(path, sizeof path, "%s%s_cpu.bmp", dump, s_scene_name[sc]);
            write_bmp(path, cpu_px);
            snprintf(path, sizeof path, "%s%s_gpu.bmp", dump, s_scene_name[sc]);
            write_bmp(path, gpu_px);
        }
        {
            int same = compare(s_scene_name[sc], cpu_px, gpu_px);
            int pc = probes_ok(sc, "cpu", cpu_px), pg = probes_ok(sc, "gpu", gpu_px);
            if (!same || !pc || !pg)
                failures++;
        }
    }
    nv2a_pb_set_backend(NULL);
#ifdef __APPLE__
    if (gpu == nv2a_pb_metal_backend()) {
        int f = clip_cases(gpu, cpu_px, gpu_px);
        if (f)
            fprintf(stderr, "[backend-smoke] FAIL: %d clip-extent cases\n", f);
        failures += f;
        failures += occ_case(gpu);
    }
    if (gpu == nv2a_pb_metal_backend() && run(nv2a_pb_cpu_backend(), SC_CLEAR_QUAD, cpu_px, 0)) {
        int f = writeback_cases(gpu, cpu_px, gpu_px);
        if (f)
            fprintf(stderr, "[backend-smoke] FAIL: %d write-back checks\n", f);
        failures += f;
        f = alias_cases(gpu);
        if (f)
            fprintf(stderr, "[backend-smoke] FAIL: %d render-target ownership checks\n", f);
        failures += f;
    }
    if (gpu == nv2a_pb_metal_backend())
        failures += far_quad_case(gpu, "gpu");
    if (gpu == nv2a_pb_metal_backend())
        failures += inflight_case(gpu);
    if (gpu == nv2a_pb_metal_backend())
        failures += poly_offset_case(gpu);
    if (gpu == nv2a_pb_metal_backend())
        failures += swizzled_case(gpu);
#endif
    if (failures) {
        fprintf(stderr, "[backend-smoke] FAIL: %d of %d scenes\n", failures, SC_COUNT);
        return 1;
    }
    fprintf(stderr, "[backend-smoke] done: %d scenes identical on both paths\n", SC_COUNT);
    return 0;
}
