0.6
2019.1
May 24 2019
15:06:07
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab3/lab3_1_2/decoder_74138_dataflow_tb.v,1646116370,verilog,,,,decoder_74138_dataflow_tb,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab3/lab3_1_2/lab3_1_2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab3/lab3_1_2/lab3_1_2.srcs/sources_1/new/decoder_74138.v,1646116267,verilog,,C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab3/lab3_1_2/decoder_74138_dataflow_tb.v,,decoder_3to8;decoder_74138,,,,,,,,
