// Seed: 736233985
module module_0 ();
  initial if ((1'h0)) @(*) id_1 <= (1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri1 id_4 = 0, id_5;
  assign id_4 = !id_4;
  wire id_6;
  module_0();
endmodule
module module_2 (
    output tri0 id_0,
    output wire id_1
);
  wire id_3;
  wor  id_4;
  module_0();
  always @(posedge id_4 or 1) begin
    id_1 = 1;
  end
endmodule
