// Seed: 1268696800
module module_0;
  wire id_2;
  assign id_1 = id_1;
endmodule
module module_1 (
    input tri0 id_0
    , id_24,
    output supply1 id_1,
    output tri1 id_2,
    input wand id_3
    , id_25,
    output wire id_4,
    output logic id_5,
    input uwire id_6,
    input uwire id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input supply0 id_11,
    output supply1 id_12,
    input supply0 id_13,
    input supply0 id_14,
    input supply0 id_15,
    input uwire id_16,
    output wor id_17,
    input tri0 id_18,
    output tri1 id_19,
    input wand id_20,
    input tri0 id_21,
    input tri0 id_22
);
  assign id_24 = (1);
  id_26 :
  assert property (@(negedge id_7) 1)
  else id_5 <= 1 - 1;
  module_0();
endmodule
