Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec  5 01:55:23 2025
| Host         : HXI-CENTRE running 64-bit major release  (build 9200)
| Command      : report_methodology -file Lab7_Top_Level_methodology_drc_routed.rpt -pb Lab7_Top_Level_methodology_drc_routed.pb -rpx Lab7_Top_Level_methodology_drc_routed.rpx
| Design       : Lab7_Top_Level
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 1
+--------+----------+--------------------------------------------------------+--------+
| Rule   | Severity | Description                                            | Checks |
+--------+----------+--------------------------------------------------------+--------+
| XDCC-7 | Warning  | Scoped Clock constraint overwritten on the same source | 1      |
+--------+----------+--------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name clk100 [get_ports clk] (Source: C:/git/ENEL-453-Final-Project/Basys3_Lab_7.xdc (Line: 10))
Previous: create_clock -period 10.000 [get_ports clk] (Source: c:/git/ENEL-453-Final-Project/ENEL 453 Final Project/ENEL 453 Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 53))
Related violations: <none>


