{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637669608886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637669608887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 23 21:13:28 2021 " "Processing started: Tue Nov 23 21:13:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637669608887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669608887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalW -c DigitalW " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalW -c DigitalW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669608887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637669610505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637669610505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitalw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalW-rtl " "Found design unit 1: DigitalW-rtl" {  } { { "DigitalW.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/DigitalW.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627031 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalW " "Found entity 1: DigitalW" {  } { { "DigitalW.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/DigitalW.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator-comparison " "Found design unit 1: Comparator-comparison" {  } { { "Comparator.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Comparator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627034 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulse_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_generator-cntpulse " "Found design unit 1: pulse_generator-cntpulse" {  } { { "pulse_generator.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/pulse_generator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627037 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_generator " "Found entity 1: pulse_generator" {  } { { "pulse_generator.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/pulse_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DeBounce-DFF " "Found design unit 1: DeBounce-DFF" {  } { { "DeBounce.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/DeBounce.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627040 ""} { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/DeBounce.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clk_gen-Generator " "Found design unit 1: Clk_gen-Generator" {  } { { "Clk_gen.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Clk_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627043 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clk_gen " "Found entity 1: Clk_gen" {  } { { "Clk_gen.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Clk_gen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_gen_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLk_Gen_tb-tb " "Found design unit 1: CLk_Gen_tb-tb" {  } { { "Clk_gen_tb.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Clk_gen_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627045 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLk_Gen_tb " "Found entity 1: CLk_Gen_tb" {  } { { "Clk_gen_tb.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Clk_gen_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627045 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mode.vhd " "Can't analyze file -- file Mode.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1637669627054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder2to4-decode " "Found design unit 1: decoder2to4-decode" {  } { { "decoder2to4.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/decoder2to4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627057 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Found entity 1: decoder2to4" {  } { { "decoder2to4.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/decoder2to4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627057 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "decoderNtoM.vhd " "Can't analyze file -- file decoderNtoM.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1637669627064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_Block-Decoder " "Found design unit 1: Decoder_Block-Decoder" {  } { { "Decoder_Block.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Decoder_Block.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627067 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_Block " "Found entity 1: Decoder_Block" {  } { { "Decoder_Block.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Decoder_Block.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment_7-seg " "Found design unit 1: segment_7-seg" {  } { { "segment_7.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/segment_7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627070 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment_7 " "Found entity 1: segment_7" {  } { { "segment_7.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/segment_7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_seq_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_seq_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Key_Seq_Gen-set " "Found design unit 1: Key_Seq_Gen-set" {  } { { "Key_Seq_Gen.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Key_Seq_Gen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627072 ""} { "Info" "ISGN_ENTITY_NAME" "1 Key_Seq_Gen " "Found entity 1: Key_Seq_Gen" {  } { { "Key_Seq_Gen.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Key_Seq_Gen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_Nbit-reg " "Found design unit 1: register_Nbit-reg" {  } { { "register_Nbit.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/register_Nbit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627075 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_Nbit " "Found entity 1: register_Nbit" {  } { { "register_Nbit.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/register_Nbit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file watch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 watch-wtc " "Found design unit 1: watch-wtc" {  } { { "Watch.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Watch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627078 ""} { "Info" "ISGN_ENTITY_NAME" "1 watch " "Found entity 1: watch" {  } { { "Watch.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Watch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxnto1_kbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxnto1_kbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXNto1_Kbits-sel " "Found design unit 1: MUXNto1_Kbits-sel" {  } { { "MUXNto1_Kbits.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/MUXNto1_Kbits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627080 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUXNto1_Kbits " "Found entity 1: MUXNto1_Kbits" {  } { { "MUXNto1_Kbits.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/MUXNto1_Kbits.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2to1_Nbits-sel " "Found design unit 1: MUX2to1_Nbits-sel" {  } { { "MUX2to1_Nbits.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/MUX2to1_Nbits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627083 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1_Nbits " "Found entity 1: MUX2to1_Nbits" {  } { { "MUX2to1_Nbits.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/MUX2to1_Nbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file watch_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 watch_tb-tb " "Found design unit 1: watch_tb-tb" {  } { { "Watch_tb.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Watch_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627086 ""} { "Info" "ISGN_ENTITY_NAME" "1 watch_tb " "Found entity 1: watch_tb" {  } { { "Watch_tb.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Watch_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tbb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tbb-tb " "Found design unit 1: tbb-tb" {  } { { "tbb.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/tbb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627089 ""} { "Info" "ISGN_ENTITY_NAME" "1 tbb " "Found entity 1: tbb" {  } { { "tbb.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/tbb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627089 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Watch_Set.vhd " "Can't analyze file -- file Watch_Set.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1637669627097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbits_mode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbits_mode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nbits_Mode-sel " "Found design unit 1: Nbits_Mode-sel" {  } { { "Nbits_Mode.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Nbits_Mode.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627100 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nbits_Mode " "Found entity 1: Nbits_Mode" {  } { { "Nbits_Mode.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Nbits_Mode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Set_Time-set " "Found design unit 1: Set_Time-set" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627103 ""} { "Info" "ISGN_ENTITY_NAME" "1 Set_Time " "Found entity 1: Set_Time" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stop_watch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stop_watch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stop_Watch-STW " "Found design unit 1: stop_Watch-STW" {  } { { "stop_Watch.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/stop_Watch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627106 ""} { "Info" "ISGN_ENTITY_NAME" "1 stop_Watch " "Found entity 1: stop_Watch" {  } { { "stop_Watch.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/stop_Watch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_24bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1_24bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4to1_24bit-selec " "Found design unit 1: MUX_4to1_24bit-selec" {  } { { "MUX4to1_24bit.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/MUX4to1_24bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627110 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4to1_24bit " "Found entity 1: MUX_4to1_24bit" {  } { { "MUX4to1_24bit.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/MUX4to1_24bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dwatch_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file dwatch_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dWatch_components " "Found design unit 1: dWatch_components" {  } { { "dWatch_components.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/dWatch_components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dwatch_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dwatch_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dWatch_tb-tb " "Found design unit 1: dWatch_tb-tb" {  } { { "dwatch_tb.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/dwatch_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627116 ""} { "Info" "ISGN_ENTITY_NAME" "1 dWatch_tb " "Found entity 1: dWatch_tb" {  } { { "dwatch_tb.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/dwatch_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669627116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627116 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalW " "Elaborating entity \"DigitalW\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637669627335 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BuzzOn DigitalW.vhd(19) " "Verilog HDL or VHDL warning at DigitalW.vhd(19): object \"BuzzOn\" assigned a value but never read" {  } { { "DigitalW.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/DigitalW.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637669627337 "|DigitalW"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_gen Clk_gen:pulse " "Elaborating entity \"Clk_gen\" for hierarchy \"Clk_gen:pulse\"" {  } { { "DigitalW.vhd" "pulse" { Text "C:/Users/dnf12/Desktop/dWatchProject/DigitalW.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637669627361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_generator Clk_gen:pulse\|pulse_generator:PUL1 " "Elaborating entity \"pulse_generator\" for hierarchy \"Clk_gen:pulse\|pulse_generator:PUL1\"" {  } { { "Clk_gen.vhd" "PUL1" { Text "C:/Users/dnf12/Desktop/dWatchProject/Clk_gen.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637669627370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_generator Clk_gen:pulse\|pulse_generator:PUL2 " "Elaborating entity \"pulse_generator\" for hierarchy \"Clk_gen:pulse\|pulse_generator:PUL2\"" {  } { { "Clk_gen.vhd" "PUL2" { Text "C:/Users/dnf12/Desktop/dWatchProject/Clk_gen.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637669627388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_generator Clk_gen:pulse\|pulse_generator:PUL3 " "Elaborating entity \"pulse_generator\" for hierarchy \"Clk_gen:pulse\|pulse_generator:PUL3\"" {  } { { "Clk_gen.vhd" "PUL3" { Text "C:/Users/dnf12/Desktop/dWatchProject/Clk_gen.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637669627400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:DeB " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:DeB\"" {  } { { "DigitalW.vhd" "DeB" { Text "C:/Users/dnf12/Desktop/dWatchProject/DigitalW.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637669627413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbits_Mode Nbits_Mode:Md " "Elaborating entity \"Nbits_Mode\" for hierarchy \"Nbits_Mode:Md\"" {  } { { "DigitalW.vhd" "Md" { Text "C:/Users/dnf12/Desktop/dWatchProject/DigitalW.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637669627426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 decoder2to4:selEn " "Elaborating entity \"decoder2to4\" for hierarchy \"decoder2to4:selEn\"" {  } { { "DigitalW.vhd" "selEn" { Text "C:/Users/dnf12/Desktop/dWatchProject/DigitalW.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637669627436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:comp " "Elaborating entity \"Comparator\" for hierarchy \"Comparator:comp\"" {  } { { "DigitalW.vhd" "comp" { Text "C:/Users/dnf12/Desktop/dWatchProject/DigitalW.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637669627451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watch watch:WCH " "Elaborating entity \"watch\" for hierarchy \"watch:WCH\"" {  } { { "DigitalW.vhd" "WCH" { Text "C:/Users/dnf12/Desktop/dWatchProject/DigitalW.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637669627460 ""}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "Watch.vhd(92) " "VHDL warning at Watch.vhd(92): synthesis ignores all but the first waveform" {  } { { "Watch.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Watch.vhd" 92 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Analysis & Synthesis" 0 -1 1637669627463 "|DigitalW|watch:WCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1_Nbits watch:WCH\|MUX2to1_Nbits:MUX " "Elaborating entity \"MUX2to1_Nbits\" for hierarchy \"watch:WCH\|MUX2to1_Nbits:MUX\"" {  } { { "Watch.vhd" "MUX" { Text "C:/Users/dnf12/Desktop/dWatchProject/Watch.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637669627475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Set_Time Set_Time:WCH_Set " "Elaborating entity \"Set_Time\" for hierarchy \"Set_Time:WCH_Set\"" {  } { { "DigitalW.vhd" "WCH_Set" { Text "C:/Users/dnf12/Desktop/dWatchProject/DigitalW.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637669627487 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en Set_Time.vhd(66) " "VHDL Process Statement warning at Set_Time.vhd(66): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637669627487 "|DigitalW|Set_Time:WCH_Set"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HM Set_Time.vhd(92) " "VHDL Process Statement warning at Set_Time.vhd(92): signal \"HM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637669627489 "|DigitalW|Set_Time:WCH_Set"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en Set_Time.vhd(96) " "VHDL Process Statement warning at Set_Time.vhd(96): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637669627489 "|DigitalW|Set_Time:WCH_Set"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHM Set_Time.vhd(97) " "VHDL Process Statement warning at Set_Time.vhd(97): signal \"SHM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637669627489 "|DigitalW|Set_Time:WCH_Set"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHM Set_Time.vhd(98) " "VHDL Process Statement warning at Set_Time.vhd(98): signal \"SHM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637669627489 "|DigitalW|Set_Time:WCH_Set"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHM Set_Time.vhd(99) " "VHDL Process Statement warning at Set_Time.vhd(99): signal \"SHM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637669627489 "|DigitalW|Set_Time:WCH_Set"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHM Set_Time.vhd(100) " "VHDL Process Statement warning at Set_Time.vhd(100): signal \"SHM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637669627489 "|DigitalW|Set_Time:WCH_Set"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHM Set_Time.vhd(101) " "VHDL Process Statement warning at Set_Time.vhd(101): signal \"SHM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637669627489 "|DigitalW|Set_Time:WCH_Set"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SHM Set_Time.vhd(62) " "VHDL Process Statement warning at Set_Time.vhd(62): inferring latch(es) for signal or variable \"SHM\", which holds its previous value in one or more paths through the process" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637669627489 "|DigitalW|Set_Time:WCH_Set"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHM\[0\] Set_Time.vhd(62) " "Inferred latch for \"SHM\[0\]\" at Set_Time.vhd(62)" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627490 "|DigitalW|Set_Time:WCH_Set"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHM\[1\] Set_Time.vhd(62) " "Inferred latch for \"SHM\[1\]\" at Set_Time.vhd(62)" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627490 "|DigitalW|Set_Time:WCH_Set"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHM\[2\] Set_Time.vhd(62) " "Inferred latch for \"SHM\[2\]\" at Set_Time.vhd(62)" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627490 "|DigitalW|Set_Time:WCH_Set"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHM\[3\] Set_Time.vhd(62) " "Inferred latch for \"SHM\[3\]\" at Set_Time.vhd(62)" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627490 "|DigitalW|Set_Time:WCH_Set"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHM\[4\] Set_Time.vhd(62) " "Inferred latch for \"SHM\[4\]\" at Set_Time.vhd(62)" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627490 "|DigitalW|Set_Time:WCH_Set"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHM\[5\] Set_Time.vhd(62) " "Inferred latch for \"SHM\[5\]\" at Set_Time.vhd(62)" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627491 "|DigitalW|Set_Time:WCH_Set"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHM\[6\] Set_Time.vhd(62) " "Inferred latch for \"SHM\[6\]\" at Set_Time.vhd(62)" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627491 "|DigitalW|Set_Time:WCH_Set"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHM\[7\] Set_Time.vhd(62) " "Inferred latch for \"SHM\[7\]\" at Set_Time.vhd(62)" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627491 "|DigitalW|Set_Time:WCH_Set"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHM\[8\] Set_Time.vhd(62) " "Inferred latch for \"SHM\[8\]\" at Set_Time.vhd(62)" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627491 "|DigitalW|Set_Time:WCH_Set"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHM\[9\] Set_Time.vhd(62) " "Inferred latch for \"SHM\[9\]\" at Set_Time.vhd(62)" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627491 "|DigitalW|Set_Time:WCH_Set"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHM\[10\] Set_Time.vhd(62) " "Inferred latch for \"SHM\[10\]\" at Set_Time.vhd(62)" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627491 "|DigitalW|Set_Time:WCH_Set"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHM\[11\] Set_Time.vhd(62) " "Inferred latch for \"SHM\[11\]\" at Set_Time.vhd(62)" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627491 "|DigitalW|Set_Time:WCH_Set"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHM\[12\] Set_Time.vhd(62) " "Inferred latch for \"SHM\[12\]\" at Set_Time.vhd(62)" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627491 "|DigitalW|Set_Time:WCH_Set"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHM\[13\] Set_Time.vhd(62) " "Inferred latch for \"SHM\[13\]\" at Set_Time.vhd(62)" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627491 "|DigitalW|Set_Time:WCH_Set"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHM\[14\] Set_Time.vhd(62) " "Inferred latch for \"SHM\[14\]\" at Set_Time.vhd(62)" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627491 "|DigitalW|Set_Time:WCH_Set"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHM\[15\] Set_Time.vhd(62) " "Inferred latch for \"SHM\[15\]\" at Set_Time.vhd(62)" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669627491 "|DigitalW|Set_Time:WCH_Set"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Key_Seq_Gen Set_Time:WCH_Set\|Key_Seq_Gen:KSG " "Elaborating entity \"Key_Seq_Gen\" for hierarchy \"Set_Time:WCH_Set\|Key_Seq_Gen:KSG\"" {  } { { "Set_Time.vhd" "KSG" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637669627503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1_Nbits Set_Time:WCH_Set\|MUX2to1_Nbits:Toggle " "Elaborating entity \"MUX2to1_Nbits\" for hierarchy \"Set_Time:WCH_Set\|MUX2to1_Nbits:Toggle\"" {  } { { "Set_Time.vhd" "Toggle" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637669627517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbits_Mode Set_Time:WCH_Set\|Nbits_Mode:selHM " "Elaborating entity \"Nbits_Mode\" for hierarchy \"Set_Time:WCH_Set\|Nbits_Mode:selHM\"" {  } { { "Set_Time.vhd" "selHM" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637669627526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stop_Watch stop_Watch:SWCH " "Elaborating entity \"stop_Watch\" for hierarchy \"stop_Watch:SWCH\"" {  } { { "DigitalW.vhd" "SWCH" { Text "C:/Users/dnf12/Desktop/dWatchProject/DigitalW.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637669627536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4to1_24bit MUX_4to1_24bit:MUX " "Elaborating entity \"MUX_4to1_24bit\" for hierarchy \"MUX_4to1_24bit:MUX\"" {  } { { "DigitalW.vhd" "MUX" { Text "C:/Users/dnf12/Desktop/dWatchProject/DigitalW.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637669627554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_Block Decoder_Block:Decoder " "Elaborating entity \"Decoder_Block\" for hierarchy \"Decoder_Block:Decoder\"" {  } { { "DigitalW.vhd" "Decoder" { Text "C:/Users/dnf12/Desktop/dWatchProject/DigitalW.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637669627568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_7 Decoder_Block:Decoder\|segment_7:O5 " "Elaborating entity \"segment_7\" for hierarchy \"Decoder_Block:Decoder\|segment_7:O5\"" {  } { { "Decoder_Block.vhd" "O5" { Text "C:/Users/dnf12/Desktop/dWatchProject/Decoder_Block.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637669627580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1_Nbits MUX2to1_Nbits:Blink5 " "Elaborating entity \"MUX2to1_Nbits\" for hierarchy \"MUX2to1_Nbits:Blink5\"" {  } { { "DigitalW.vhd" "Blink5" { Text "C:/Users/dnf12/Desktop/dWatchProject/DigitalW.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637669627590 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Set_Time:ALM_Set\|MUX2to1_Nbits:Toggle\|Data_out\[0\] " "Found clock multiplexer Set_Time:ALM_Set\|MUX2to1_Nbits:Toggle\|Data_out\[0\]" {  } { { "MUX2to1_Nbits.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/MUX2to1_Nbits.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1637669628013 "|DigitalW|Set_Time:ALM_Set|MUX2to1_Nbits:Toggle|Data_out[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Set_Time:WCH_Set\|MUX2to1_Nbits:Toggle\|Data_out\[0\] " "Found clock multiplexer Set_Time:WCH_Set\|MUX2to1_Nbits:Toggle\|Data_out\[0\]" {  } { { "MUX2to1_Nbits.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/MUX2to1_Nbits.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1637669628013 "|DigitalW|Set_Time:WCH_Set|MUX2to1_Nbits:Toggle|Data_out[0]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1637669628013 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clk_gen:pulse\|pulse_generator:PUL1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clk_gen:pulse\|pulse_generator:PUL1\|Mod0\"" {  } { { "pulse_generator.vhd" "Mod0" { Text "C:/Users/dnf12/Desktop/dWatchProject/pulse_generator.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637669628384 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clk_gen:pulse\|pulse_generator:PUL2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clk_gen:pulse\|pulse_generator:PUL2\|Mod0\"" {  } { { "pulse_generator.vhd" "Mod0" { Text "C:/Users/dnf12/Desktop/dWatchProject/pulse_generator.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637669628384 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clk_gen:pulse\|pulse_generator:PUL3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clk_gen:pulse\|pulse_generator:PUL3\|Mod0\"" {  } { { "pulse_generator.vhd" "Mod0" { Text "C:/Users/dnf12/Desktop/dWatchProject/pulse_generator.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637669628384 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1637669628384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clk_gen:pulse\|pulse_generator:PUL1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Clk_gen:pulse\|pulse_generator:PUL1\|lpm_divide:Mod0\"" {  } { { "pulse_generator.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/pulse_generator.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637669628610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clk_gen:pulse\|pulse_generator:PUL1\|lpm_divide:Mod0 " "Instantiated megafunction \"Clk_gen:pulse\|pulse_generator:PUL1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637669628610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637669628610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637669628610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637669628610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637669628610 ""}  } { { "pulse_generator.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/pulse_generator.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637669628610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/db/lpm_divide_cqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669628698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669628698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669628737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669628737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669628848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669628848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669628945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669628945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669629016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669629016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637669629048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669629048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clk_gen:pulse\|pulse_generator:PUL2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Clk_gen:pulse\|pulse_generator:PUL2\|lpm_divide:Mod0\"" {  } { { "pulse_generator.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/pulse_generator.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637669629101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clk_gen:pulse\|pulse_generator:PUL2\|lpm_divide:Mod0 " "Instantiated megafunction \"Clk_gen:pulse\|pulse_generator:PUL2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637669629101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637669629101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637669629101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637669629101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637669629101 ""}  } { { "pulse_generator.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/pulse_generator.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637669629101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clk_gen:pulse\|pulse_generator:PUL3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Clk_gen:pulse\|pulse_generator:PUL3\|lpm_divide:Mod0\"" {  } { { "pulse_generator.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/pulse_generator.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637669629125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clk_gen:pulse\|pulse_generator:PUL3\|lpm_divide:Mod0 " "Instantiated megafunction \"Clk_gen:pulse\|pulse_generator:PUL3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637669629125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637669629125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637669629125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637669629125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637669629125 ""}  } { { "pulse_generator.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/pulse_generator.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637669629125 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "93 " "Ignored 93 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "93 " "Ignored 93 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1637669629993 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1637669629993 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:ALM_Set\|HM\[12\] Set_Time:ALM_Set\|HM\[12\]~_emulated Set_Time:ALM_Set\|HM\[12\]~1 " "Register \"Set_Time:ALM_Set\|HM\[12\]\" is converted into an equivalent circuit using register \"Set_Time:ALM_Set\|HM\[12\]~_emulated\" and latch \"Set_Time:ALM_Set\|HM\[12\]~1\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:ALM_Set|HM[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:WCH_Set\|HM\[12\] Set_Time:WCH_Set\|HM\[12\]~_emulated Set_Time:WCH_Set\|HM\[12\]~1 " "Register \"Set_Time:WCH_Set\|HM\[12\]\" is converted into an equivalent circuit using register \"Set_Time:WCH_Set\|HM\[12\]~_emulated\" and latch \"Set_Time:WCH_Set\|HM\[12\]~1\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:WCH_Set|HM[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:ALM_Set\|HM\[13\] Set_Time:ALM_Set\|HM\[13\]~_emulated Set_Time:ALM_Set\|HM\[13\]~5 " "Register \"Set_Time:ALM_Set\|HM\[13\]\" is converted into an equivalent circuit using register \"Set_Time:ALM_Set\|HM\[13\]~_emulated\" and latch \"Set_Time:ALM_Set\|HM\[13\]~5\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:ALM_Set|HM[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:WCH_Set\|HM\[13\] Set_Time:WCH_Set\|HM\[13\]~_emulated Set_Time:WCH_Set\|HM\[13\]~5 " "Register \"Set_Time:WCH_Set\|HM\[13\]\" is converted into an equivalent circuit using register \"Set_Time:WCH_Set\|HM\[13\]~_emulated\" and latch \"Set_Time:WCH_Set\|HM\[13\]~5\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:WCH_Set|HM[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:ALM_Set\|HM\[14\] Set_Time:ALM_Set\|HM\[14\]~_emulated Set_Time:ALM_Set\|HM\[14\]~9 " "Register \"Set_Time:ALM_Set\|HM\[14\]\" is converted into an equivalent circuit using register \"Set_Time:ALM_Set\|HM\[14\]~_emulated\" and latch \"Set_Time:ALM_Set\|HM\[14\]~9\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:ALM_Set|HM[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:WCH_Set\|HM\[14\] Set_Time:WCH_Set\|HM\[14\]~_emulated Set_Time:WCH_Set\|HM\[14\]~9 " "Register \"Set_Time:WCH_Set\|HM\[14\]\" is converted into an equivalent circuit using register \"Set_Time:WCH_Set\|HM\[14\]~_emulated\" and latch \"Set_Time:WCH_Set\|HM\[14\]~9\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:WCH_Set|HM[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:ALM_Set\|HM\[15\] Set_Time:ALM_Set\|HM\[15\]~_emulated Set_Time:ALM_Set\|HM\[15\]~13 " "Register \"Set_Time:ALM_Set\|HM\[15\]\" is converted into an equivalent circuit using register \"Set_Time:ALM_Set\|HM\[15\]~_emulated\" and latch \"Set_Time:ALM_Set\|HM\[15\]~13\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:ALM_Set|HM[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:WCH_Set\|HM\[15\] Set_Time:WCH_Set\|HM\[15\]~_emulated Set_Time:WCH_Set\|HM\[15\]~13 " "Register \"Set_Time:WCH_Set\|HM\[15\]\" is converted into an equivalent circuit using register \"Set_Time:WCH_Set\|HM\[15\]~_emulated\" and latch \"Set_Time:WCH_Set\|HM\[15\]~13\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:WCH_Set|HM[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:ALM_Set\|HM\[8\] Set_Time:ALM_Set\|HM\[8\]~_emulated Set_Time:ALM_Set\|HM\[8\]~17 " "Register \"Set_Time:ALM_Set\|HM\[8\]\" is converted into an equivalent circuit using register \"Set_Time:ALM_Set\|HM\[8\]~_emulated\" and latch \"Set_Time:ALM_Set\|HM\[8\]~17\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:ALM_Set|HM[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:WCH_Set\|HM\[8\] Set_Time:WCH_Set\|HM\[8\]~_emulated Set_Time:WCH_Set\|HM\[8\]~17 " "Register \"Set_Time:WCH_Set\|HM\[8\]\" is converted into an equivalent circuit using register \"Set_Time:WCH_Set\|HM\[8\]~_emulated\" and latch \"Set_Time:WCH_Set\|HM\[8\]~17\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:WCH_Set|HM[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:ALM_Set\|HM\[9\] Set_Time:ALM_Set\|HM\[9\]~_emulated Set_Time:ALM_Set\|HM\[9\]~21 " "Register \"Set_Time:ALM_Set\|HM\[9\]\" is converted into an equivalent circuit using register \"Set_Time:ALM_Set\|HM\[9\]~_emulated\" and latch \"Set_Time:ALM_Set\|HM\[9\]~21\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:ALM_Set|HM[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:WCH_Set\|HM\[9\] Set_Time:WCH_Set\|HM\[9\]~_emulated Set_Time:WCH_Set\|HM\[9\]~21 " "Register \"Set_Time:WCH_Set\|HM\[9\]\" is converted into an equivalent circuit using register \"Set_Time:WCH_Set\|HM\[9\]~_emulated\" and latch \"Set_Time:WCH_Set\|HM\[9\]~21\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:WCH_Set|HM[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:ALM_Set\|HM\[10\] Set_Time:ALM_Set\|HM\[10\]~_emulated Set_Time:ALM_Set\|HM\[10\]~25 " "Register \"Set_Time:ALM_Set\|HM\[10\]\" is converted into an equivalent circuit using register \"Set_Time:ALM_Set\|HM\[10\]~_emulated\" and latch \"Set_Time:ALM_Set\|HM\[10\]~25\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:ALM_Set|HM[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:WCH_Set\|HM\[10\] Set_Time:WCH_Set\|HM\[10\]~_emulated Set_Time:WCH_Set\|HM\[10\]~25 " "Register \"Set_Time:WCH_Set\|HM\[10\]\" is converted into an equivalent circuit using register \"Set_Time:WCH_Set\|HM\[10\]~_emulated\" and latch \"Set_Time:WCH_Set\|HM\[10\]~25\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:WCH_Set|HM[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:ALM_Set\|HM\[11\] Set_Time:ALM_Set\|HM\[11\]~_emulated Set_Time:ALM_Set\|HM\[11\]~29 " "Register \"Set_Time:ALM_Set\|HM\[11\]\" is converted into an equivalent circuit using register \"Set_Time:ALM_Set\|HM\[11\]~_emulated\" and latch \"Set_Time:ALM_Set\|HM\[11\]~29\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:ALM_Set|HM[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:WCH_Set\|HM\[11\] Set_Time:WCH_Set\|HM\[11\]~_emulated Set_Time:WCH_Set\|HM\[11\]~29 " "Register \"Set_Time:WCH_Set\|HM\[11\]\" is converted into an equivalent circuit using register \"Set_Time:WCH_Set\|HM\[11\]~_emulated\" and latch \"Set_Time:WCH_Set\|HM\[11\]~29\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:WCH_Set|HM[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:ALM_Set\|HM\[4\] Set_Time:ALM_Set\|HM\[4\]~_emulated Set_Time:ALM_Set\|HM\[4\]~33 " "Register \"Set_Time:ALM_Set\|HM\[4\]\" is converted into an equivalent circuit using register \"Set_Time:ALM_Set\|HM\[4\]~_emulated\" and latch \"Set_Time:ALM_Set\|HM\[4\]~33\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:ALM_Set|HM[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:WCH_Set\|HM\[4\] Set_Time:WCH_Set\|HM\[4\]~_emulated Set_Time:WCH_Set\|HM\[4\]~33 " "Register \"Set_Time:WCH_Set\|HM\[4\]\" is converted into an equivalent circuit using register \"Set_Time:WCH_Set\|HM\[4\]~_emulated\" and latch \"Set_Time:WCH_Set\|HM\[4\]~33\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:WCH_Set|HM[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:ALM_Set\|HM\[5\] Set_Time:ALM_Set\|HM\[5\]~_emulated Set_Time:ALM_Set\|HM\[5\]~37 " "Register \"Set_Time:ALM_Set\|HM\[5\]\" is converted into an equivalent circuit using register \"Set_Time:ALM_Set\|HM\[5\]~_emulated\" and latch \"Set_Time:ALM_Set\|HM\[5\]~37\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:ALM_Set|HM[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:WCH_Set\|HM\[5\] Set_Time:WCH_Set\|HM\[5\]~_emulated Set_Time:WCH_Set\|HM\[5\]~37 " "Register \"Set_Time:WCH_Set\|HM\[5\]\" is converted into an equivalent circuit using register \"Set_Time:WCH_Set\|HM\[5\]~_emulated\" and latch \"Set_Time:WCH_Set\|HM\[5\]~37\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:WCH_Set|HM[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:ALM_Set\|HM\[6\] Set_Time:ALM_Set\|HM\[6\]~_emulated Set_Time:ALM_Set\|HM\[6\]~41 " "Register \"Set_Time:ALM_Set\|HM\[6\]\" is converted into an equivalent circuit using register \"Set_Time:ALM_Set\|HM\[6\]~_emulated\" and latch \"Set_Time:ALM_Set\|HM\[6\]~41\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:ALM_Set|HM[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:WCH_Set\|HM\[6\] Set_Time:WCH_Set\|HM\[6\]~_emulated Set_Time:WCH_Set\|HM\[6\]~41 " "Register \"Set_Time:WCH_Set\|HM\[6\]\" is converted into an equivalent circuit using register \"Set_Time:WCH_Set\|HM\[6\]~_emulated\" and latch \"Set_Time:WCH_Set\|HM\[6\]~41\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:WCH_Set|HM[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:ALM_Set\|HM\[7\] Set_Time:ALM_Set\|HM\[7\]~_emulated Set_Time:ALM_Set\|HM\[7\]~45 " "Register \"Set_Time:ALM_Set\|HM\[7\]\" is converted into an equivalent circuit using register \"Set_Time:ALM_Set\|HM\[7\]~_emulated\" and latch \"Set_Time:ALM_Set\|HM\[7\]~45\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:ALM_Set|HM[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:WCH_Set\|HM\[7\] Set_Time:WCH_Set\|HM\[7\]~_emulated Set_Time:WCH_Set\|HM\[7\]~45 " "Register \"Set_Time:WCH_Set\|HM\[7\]\" is converted into an equivalent circuit using register \"Set_Time:WCH_Set\|HM\[7\]~_emulated\" and latch \"Set_Time:WCH_Set\|HM\[7\]~45\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:WCH_Set|HM[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:ALM_Set\|HM\[0\] Set_Time:ALM_Set\|HM\[0\]~_emulated Set_Time:ALM_Set\|HM\[0\]~49 " "Register \"Set_Time:ALM_Set\|HM\[0\]\" is converted into an equivalent circuit using register \"Set_Time:ALM_Set\|HM\[0\]~_emulated\" and latch \"Set_Time:ALM_Set\|HM\[0\]~49\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:ALM_Set|HM[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:WCH_Set\|HM\[0\] Set_Time:WCH_Set\|HM\[0\]~_emulated Set_Time:WCH_Set\|HM\[0\]~49 " "Register \"Set_Time:WCH_Set\|HM\[0\]\" is converted into an equivalent circuit using register \"Set_Time:WCH_Set\|HM\[0\]~_emulated\" and latch \"Set_Time:WCH_Set\|HM\[0\]~49\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:WCH_Set|HM[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:ALM_Set\|HM\[1\] Set_Time:ALM_Set\|HM\[1\]~_emulated Set_Time:ALM_Set\|HM\[1\]~53 " "Register \"Set_Time:ALM_Set\|HM\[1\]\" is converted into an equivalent circuit using register \"Set_Time:ALM_Set\|HM\[1\]~_emulated\" and latch \"Set_Time:ALM_Set\|HM\[1\]~53\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:ALM_Set|HM[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:WCH_Set\|HM\[1\] Set_Time:WCH_Set\|HM\[1\]~_emulated Set_Time:WCH_Set\|HM\[1\]~53 " "Register \"Set_Time:WCH_Set\|HM\[1\]\" is converted into an equivalent circuit using register \"Set_Time:WCH_Set\|HM\[1\]~_emulated\" and latch \"Set_Time:WCH_Set\|HM\[1\]~53\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:WCH_Set|HM[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:ALM_Set\|HM\[2\] Set_Time:ALM_Set\|HM\[2\]~_emulated Set_Time:ALM_Set\|HM\[2\]~57 " "Register \"Set_Time:ALM_Set\|HM\[2\]\" is converted into an equivalent circuit using register \"Set_Time:ALM_Set\|HM\[2\]~_emulated\" and latch \"Set_Time:ALM_Set\|HM\[2\]~57\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:ALM_Set|HM[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:WCH_Set\|HM\[2\] Set_Time:WCH_Set\|HM\[2\]~_emulated Set_Time:WCH_Set\|HM\[2\]~57 " "Register \"Set_Time:WCH_Set\|HM\[2\]\" is converted into an equivalent circuit using register \"Set_Time:WCH_Set\|HM\[2\]~_emulated\" and latch \"Set_Time:WCH_Set\|HM\[2\]~57\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:WCH_Set|HM[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:ALM_Set\|HM\[3\] Set_Time:ALM_Set\|HM\[3\]~_emulated Set_Time:ALM_Set\|HM\[3\]~61 " "Register \"Set_Time:ALM_Set\|HM\[3\]\" is converted into an equivalent circuit using register \"Set_Time:ALM_Set\|HM\[3\]~_emulated\" and latch \"Set_Time:ALM_Set\|HM\[3\]~61\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:ALM_Set|HM[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Set_Time:WCH_Set\|HM\[3\] Set_Time:WCH_Set\|HM\[3\]~_emulated Set_Time:WCH_Set\|HM\[3\]~61 " "Register \"Set_Time:WCH_Set\|HM\[3\]\" is converted into an equivalent circuit using register \"Set_Time:WCH_Set\|HM\[3\]~_emulated\" and latch \"Set_Time:WCH_Set\|HM\[3\]~61\"" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637669630035 "|DigitalW|Set_Time:WCH_Set|HM[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1637669630035 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637669633636 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637669636090 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637669636090 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5714 " "Implemented 5714 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637669636520 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637669636520 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5667 " "Implemented 5667 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637669636520 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637669636520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637669636553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 23 21:13:56 2021 " "Processing ended: Tue Nov 23 21:13:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637669636553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637669636553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637669636553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637669636553 ""}
