{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588247269143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588247269149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 13:47:49 2020 " "Processing started: Thu Apr 30 13:47:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588247269149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247269149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LomeregnerV2 -c LomeregnerV2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LomeregnerV2 -c LomeregnerV2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247269149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588247269858 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588247269858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBench-sim " "Found design unit 1: TestBench-sim" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588247279380 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588247279380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Programcode-rtl " "Found design unit 1: Programcode-rtl" {  } { { "ProgramCode.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ProgramCode.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588247279385 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCode " "Found entity 1: ProgramCode" {  } { { "ProgramCode.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ProgramCode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588247279385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numpad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file numpad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Numpad-sim " "Found design unit 1: Numpad-sim" {  } { { "Numpad.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/Numpad.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588247279390 ""} { "Info" "ISGN_ENTITY_NAME" "1 Numpad " "Found entity 1: Numpad" {  } { { "Numpad.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/Numpad.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588247279390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-rtl " "Found design unit 1: Memory-rtl" {  } { { "Memory.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/Memory.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588247279395 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588247279395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_programcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io_programcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_Programcode-rtl " "Found design unit 1: IO_Programcode-rtl" {  } { { "IO_ProgramCode.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ProgramCode.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588247279400 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_ProgramCode " "Found entity 1: IO_ProgramCode" {  } { { "IO_ProgramCode.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ProgramCode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588247279400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_CU-rtl " "Found design unit 1: IO_CU-rtl" {  } { { "IO_CU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_CU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588247279405 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_CU " "Found entity 1: IO_CU" {  } { { "IO_CU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_CU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588247279405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_ALU-rtl " "Found design unit 1: IO_ALU-rtl" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588247279409 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_ALU " "Found entity 1: IO_ALU" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588247279409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-sim " "Found design unit 1: Display-sim" {  } { { "Display.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/Display.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588247279414 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/Display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588247279414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-rtl " "Found design unit 1: CU-rtl" {  } { { "CU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/CU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588247279419 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/CU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588247279419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdividermodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdividermodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDividerModule-sim " "Found design unit 1: ClockDividerModule-sim" {  } { { "ClockDividerModule.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ClockDividerModule.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588247279424 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDividerModule " "Found entity 1: ClockDividerModule" {  } { { "ClockDividerModule.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ClockDividerModule.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588247279424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarytobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryToBCD-sim " "Found design unit 1: BinaryToBCD-sim" {  } { { "BinaryToBCD.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/BinaryToBCD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588247279429 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/BinaryToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588247279429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588247279433 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588247279433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279433 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TestBench " "Elaborating entity \"TestBench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588247279559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD BinaryToBCD:i_BCD " "Elaborating entity \"BinaryToBCD\" for hierarchy \"BinaryToBCD:i_BCD\"" {  } { { "TestBench.vhd" "i_BCD" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588247279563 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CurrentValue BinaryToBCD.vhd(134) " "VHDL Process Statement warning at BinaryToBCD.vhd(134): signal \"CurrentValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCD.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/BinaryToBCD.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279567 "|TestBench|BinaryToBCD:i_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Waiting BinaryToBCD.vhd(134) " "VHDL Process Statement warning at BinaryToBCD.vhd(134): signal \"Waiting\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCD.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/BinaryToBCD.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279567 "|TestBench|BinaryToBCD:i_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CurrentValue BinaryToBCD.vhd(149) " "VHDL Process Statement warning at BinaryToBCD.vhd(149): signal \"CurrentValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCD.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/BinaryToBCD.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279567 "|TestBench|BinaryToBCD:i_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Decimal BinaryToBCD.vhd(163) " "VHDL Process Statement warning at BinaryToBCD.vhd(163): signal \"Decimal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCD.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/BinaryToBCD.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279567 "|TestBench|BinaryToBCD:i_BCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:i_Display " "Elaborating entity \"Display\" for hierarchy \"Display:i_Display\"" {  } { { "TestBench.vhd" "i_Display" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588247279568 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Digit Display.vhd(43) " "VHDL Process Statement warning at Display.vhd(43): signal \"Digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/Display.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279570 "|TestBench|Display:i_Display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DisplayRAM Display.vhd(65) " "VHDL Process Statement warning at Display.vhd(65): signal \"DisplayRAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/Display.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279570 "|TestBench|Display:i_Display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Numpad Numpad:i_Numpad " "Elaborating entity \"Numpad\" for hierarchy \"Numpad:i_Numpad\"" {  } { { "TestBench.vhd" "i_Numpad" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588247279572 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Binary Numpad.vhd(11) " "VHDL Signal Declaration warning at Numpad.vhd(11): used implicit default value for signal \"Binary\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Numpad.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/Numpad.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588247279573 "|TestBench|Numpad:i_Numpad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_ALU IO_ALU:i_IO_ALU " "Elaborating entity \"IO_ALU\" for hierarchy \"IO_ALU:i_IO_ALU\"" {  } { { "TestBench.vhd" "i_IO_ALU" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588247279575 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCycle IO_ALU.vhd(31) " "VHDL Process Statement warning at IO_ALU.vhd(31): signal \"ClockCycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279576 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_ConBusALU IO_ALU.vhd(33) " "VHDL Process Statement warning at IO_ALU.vhd(33): signal \"IO_ConBusALU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279576 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InputValueOne IO_ALU.vhd(40) " "VHDL Process Statement warning at IO_ALU.vhd(40): signal \"InputValueOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279576 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InputValueTwo IO_ALU.vhd(43) " "VHDL Process Statement warning at IO_ALU.vhd(43): signal \"InputValueTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_DataBusReg IO_ALU.vhd(46) " "VHDL Process Statement warning at IO_ALU.vhd(46): signal \"IO_DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ActionJackson IO_ALU.vhd(49) " "VHDL Process Statement warning at IO_ALU.vhd(49): signal \"ActionJackson\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_DataBusReg IO_ALU.vhd(52) " "VHDL Process Statement warning at IO_ALU.vhd(52): signal \"IO_DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IO_NSelOut IO_ALU.vhd(29) " "VHDL Process Statement warning at IO_ALU.vhd(29): inferring latch(es) for signal or variable \"IO_NSelOut\", which holds its previous value in one or more paths through the process" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IO_DataBusMemOutput IO_ALU.vhd(29) " "VHDL Process Statement warning at IO_ALU.vhd(29): inferring latch(es) for signal or variable \"IO_DataBusMemOutput\", which holds its previous value in one or more paths through the process" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Result IO_ALU.vhd(29) " "VHDL Process Statement warning at IO_ALU.vhd(29): inferring latch(es) for signal or variable \"Result\", which holds its previous value in one or more paths through the process" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IO_TBR IO_ALU.vhd(29) " "VHDL Process Statement warning at IO_ALU.vhd(29): inferring latch(es) for signal or variable \"IO_TBR\", which holds its previous value in one or more paths through the process" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_TBR IO_ALU.vhd(29) " "Inferred latch for \"IO_TBR\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] IO_ALU.vhd(29) " "Inferred latch for \"Result\[0\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] IO_ALU.vhd(29) " "Inferred latch for \"Result\[1\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] IO_ALU.vhd(29) " "Inferred latch for \"Result\[2\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] IO_ALU.vhd(29) " "Inferred latch for \"Result\[3\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] IO_ALU.vhd(29) " "Inferred latch for \"Result\[4\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] IO_ALU.vhd(29) " "Inferred latch for \"Result\[5\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] IO_ALU.vhd(29) " "Inferred latch for \"Result\[6\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] IO_ALU.vhd(29) " "Inferred latch for \"Result\[7\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[0\] IO_ALU.vhd(29) " "Inferred latch for \"IO_DataBusMemOutput\[0\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[1\] IO_ALU.vhd(29) " "Inferred latch for \"IO_DataBusMemOutput\[1\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[2\] IO_ALU.vhd(29) " "Inferred latch for \"IO_DataBusMemOutput\[2\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[3\] IO_ALU.vhd(29) " "Inferred latch for \"IO_DataBusMemOutput\[3\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[4\] IO_ALU.vhd(29) " "Inferred latch for \"IO_DataBusMemOutput\[4\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[5\] IO_ALU.vhd(29) " "Inferred latch for \"IO_DataBusMemOutput\[5\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[6\] IO_ALU.vhd(29) " "Inferred latch for \"IO_DataBusMemOutput\[6\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[7\] IO_ALU.vhd(29) " "Inferred latch for \"IO_DataBusMemOutput\[7\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_NSelOut IO_ALU.vhd(29) " "Inferred latch for \"IO_NSelOut\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279577 "|TestBench|IO_ALU:i_IO_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_CU IO_CU:i_IO_CU " "Elaborating entity \"IO_CU\" for hierarchy \"IO_CU:i_IO_CU\"" {  } { { "TestBench.vhd" "i_IO_CU" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588247279580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_ProgramCode IO_ProgramCode:i_IO_ProgramCode " "Elaborating entity \"IO_ProgramCode\" for hierarchy \"IO_ProgramCode:i_IO_ProgramCode\"" {  } { { "TestBench.vhd" "i_IO_ProgramCode" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588247279583 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCycle IO_ProgramCode.vhd(37) " "VHDL Process Statement warning at IO_ProgramCode.vhd(37): signal \"ClockCycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ProgramCode.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/IO_ProgramCode.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279584 "|TestBench|IO_ProgramCode:i_IO_ProgramCode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:i_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:i_ALU\"" {  } { { "TestBench.vhd" "i_ALU" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588247279586 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCycle ALU.vhd(51) " "VHDL Process Statement warning at ALU.vhd(51): signal \"ClockCycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279589 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ConBusALU ALU.vhd(55) " "VHDL Process Statement warning at ALU.vhd(55): signal \"ConBusALU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279589 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(61) " "VHDL Process Statement warning at ALU.vhd(61): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279589 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(64) " "VHDL Process Statement warning at ALU.vhd(64): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279589 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrBusMemInput ALU.vhd(67) " "VHDL Process Statement warning at ALU.vhd(67): signal \"AddrBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279589 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(71) " "VHDL Process Statement warning at ALU.vhd(71): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279589 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(71) " "VHDL Process Statement warning at ALU.vhd(71): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279589 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(79) " "VHDL Process Statement warning at ALU.vhd(79): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279589 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(79) " "VHDL Process Statement warning at ALU.vhd(79): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279589 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(87) " "VHDL Process Statement warning at ALU.vhd(87): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279589 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrBusMemInput ALU.vhd(87) " "VHDL Process Statement warning at ALU.vhd(87): signal \"AddrBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279589 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(93) " "VHDL Process Statement warning at ALU.vhd(93): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279589 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrBusMemInput ALU.vhd(93) " "VHDL Process Statement warning at ALU.vhd(93): signal \"AddrBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279589 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(99) " "VHDL Process Statement warning at ALU.vhd(99): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(99) " "VHDL Process Statement warning at ALU.vhd(99): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiReg ALU.vhd(101) " "VHDL Process Statement warning at ALU.vhd(101): signal \"multiReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(104) " "VHDL Process Statement warning at ALU.vhd(104): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrBusMemInput ALU.vhd(104) " "VHDL Process Statement warning at ALU.vhd(104): signal \"AddrBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiReg ALU.vhd(106) " "VHDL Process Statement warning at ALU.vhd(106): signal \"multiReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(109) " "VHDL Process Statement warning at ALU.vhd(109): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(109) " "VHDL Process Statement warning at ALU.vhd(109): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiReg ALU.vhd(111) " "VHDL Process Statement warning at ALU.vhd(111): signal \"multiReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(114) " "VHDL Process Statement warning at ALU.vhd(114): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrBusMemInput ALU.vhd(114) " "VHDL Process Statement warning at ALU.vhd(114): signal \"AddrBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiReg ALU.vhd(116) " "VHDL Process Statement warning at ALU.vhd(116): signal \"multiReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(119) " "VHDL Process Statement warning at ALU.vhd(119): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(119) " "VHDL Process Statement warning at ALU.vhd(119): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiReg ALU.vhd(121) " "VHDL Process Statement warning at ALU.vhd(121): signal \"multiReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(124) " "VHDL Process Statement warning at ALU.vhd(124): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(128) " "VHDL Process Statement warning at ALU.vhd(128): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(128) " "VHDL Process Statement warning at ALU.vhd(128): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divideReg ALU.vhd(129) " "VHDL Process Statement warning at ALU.vhd(129): signal \"divideReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(132) " "VHDL Process Statement warning at ALU.vhd(132): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(132) " "VHDL Process Statement warning at ALU.vhd(132): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(135) " "VHDL Process Statement warning at ALU.vhd(135): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(135) " "VHDL Process Statement warning at ALU.vhd(135): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(138) " "VHDL Process Statement warning at ALU.vhd(138): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(141) " "VHDL Process Statement warning at ALU.vhd(141): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(141) " "VHDL Process Statement warning at ALU.vhd(141): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NSelOut ALU.vhd(49) " "VHDL Process Statement warning at ALU.vhd(49): inferring latch(es) for signal or variable \"NSelOut\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SkipProgram ALU.vhd(49) " "VHDL Process Statement warning at ALU.vhd(49): inferring latch(es) for signal or variable \"SkipProgram\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588247279590 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "multiReg ALU.vhd(49) " "VHDL Process Statement warning at ALU.vhd(49): inferring latch(es) for signal or variable \"multiReg\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataBusMemOutput ALU.vhd(49) " "VHDL Process Statement warning at ALU.vhd(49): inferring latch(es) for signal or variable \"DataBusMemOutput\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TooBigResult ALU.vhd(49) " "VHDL Process Statement warning at ALU.vhd(49): inferring latch(es) for signal or variable \"TooBigResult\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "divideReg ALU.vhd(49) " "VHDL Process Statement warning at ALU.vhd(49): inferring latch(es) for signal or variable \"divideReg\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[0\] ALU.vhd(49) " "Inferred latch for \"divideReg\[0\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[1\] ALU.vhd(49) " "Inferred latch for \"divideReg\[1\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[2\] ALU.vhd(49) " "Inferred latch for \"divideReg\[2\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[3\] ALU.vhd(49) " "Inferred latch for \"divideReg\[3\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[4\] ALU.vhd(49) " "Inferred latch for \"divideReg\[4\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[5\] ALU.vhd(49) " "Inferred latch for \"divideReg\[5\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[6\] ALU.vhd(49) " "Inferred latch for \"divideReg\[6\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[7\] ALU.vhd(49) " "Inferred latch for \"divideReg\[7\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TooBigResult ALU.vhd(49) " "Inferred latch for \"TooBigResult\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[0\] ALU.vhd(49) " "Inferred latch for \"DataBusMemOutput\[0\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[1\] ALU.vhd(49) " "Inferred latch for \"DataBusMemOutput\[1\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[2\] ALU.vhd(49) " "Inferred latch for \"DataBusMemOutput\[2\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[3\] ALU.vhd(49) " "Inferred latch for \"DataBusMemOutput\[3\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[4\] ALU.vhd(49) " "Inferred latch for \"DataBusMemOutput\[4\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[5\] ALU.vhd(49) " "Inferred latch for \"DataBusMemOutput\[5\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[6\] ALU.vhd(49) " "Inferred latch for \"DataBusMemOutput\[6\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[7\] ALU.vhd(49) " "Inferred latch for \"DataBusMemOutput\[7\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[0\] ALU.vhd(49) " "Inferred latch for \"multiReg\[0\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[1\] ALU.vhd(49) " "Inferred latch for \"multiReg\[1\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[2\] ALU.vhd(49) " "Inferred latch for \"multiReg\[2\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[3\] ALU.vhd(49) " "Inferred latch for \"multiReg\[3\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[4\] ALU.vhd(49) " "Inferred latch for \"multiReg\[4\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[5\] ALU.vhd(49) " "Inferred latch for \"multiReg\[5\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[6\] ALU.vhd(49) " "Inferred latch for \"multiReg\[6\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[7\] ALU.vhd(49) " "Inferred latch for \"multiReg\[7\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279591 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[8\] ALU.vhd(49) " "Inferred latch for \"multiReg\[8\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279592 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[9\] ALU.vhd(49) " "Inferred latch for \"multiReg\[9\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279592 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[10\] ALU.vhd(49) " "Inferred latch for \"multiReg\[10\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279592 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[11\] ALU.vhd(49) " "Inferred latch for \"multiReg\[11\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279592 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[12\] ALU.vhd(49) " "Inferred latch for \"multiReg\[12\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279592 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[13\] ALU.vhd(49) " "Inferred latch for \"multiReg\[13\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279592 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[14\] ALU.vhd(49) " "Inferred latch for \"multiReg\[14\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279592 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[15\] ALU.vhd(49) " "Inferred latch for \"multiReg\[15\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279592 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SkipProgram ALU.vhd(49) " "Inferred latch for \"SkipProgram\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279592 "|TestBench|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NSelOut ALU.vhd(49) " "Inferred latch for \"NSelOut\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247279592 "|TestBench|ALU:i_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:i_CU " "Elaborating entity \"CU\" for hierarchy \"CU:i_CU\"" {  } { { "TestBench.vhd" "i_CU" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588247279594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCode ProgramCode:i_ProgramCode " "Elaborating entity \"ProgramCode\" for hierarchy \"ProgramCode:i_ProgramCode\"" {  } { { "TestBench.vhd" "i_ProgramCode" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588247279598 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCycle ProgramCode.vhd(95) " "VHDL Process Statement warning at ProgramCode.vhd(95): signal \"ClockCycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProgramCode.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/ProgramCode.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588247279600 "|TestBench|ProgramCode:i_ProgramCode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:i_Memory " "Elaborating entity \"Memory\" for hierarchy \"Memory:i_Memory\"" {  } { { "TestBench.vhd" "i_Memory" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588247279601 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[0\] VCC " "Pin \"DisplayOutput\[0\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[1\] GND " "Pin \"DisplayOutput\[1\]\" is stuck at GND" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[2\] GND " "Pin \"DisplayOutput\[2\]\" is stuck at GND" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[3\] GND " "Pin \"DisplayOutput\[3\]\" is stuck at GND" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[4\] GND " "Pin \"DisplayOutput\[4\]\" is stuck at GND" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[5\] GND " "Pin \"DisplayOutput\[5\]\" is stuck at GND" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[6\] GND " "Pin \"DisplayOutput\[6\]\" is stuck at GND" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[7\] VCC " "Pin \"DisplayOutput\[7\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[8\] VCC " "Pin \"DisplayOutput\[8\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[9\] VCC " "Pin \"DisplayOutput\[9\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[10\] VCC " "Pin \"DisplayOutput\[10\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[11\] VCC " "Pin \"DisplayOutput\[11\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[12\] VCC " "Pin \"DisplayOutput\[12\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[13\] VCC " "Pin \"DisplayOutput\[13\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[14\] VCC " "Pin \"DisplayOutput\[14\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[15\] VCC " "Pin \"DisplayOutput\[15\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[16\] VCC " "Pin \"DisplayOutput\[16\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[17\] VCC " "Pin \"DisplayOutput\[17\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[18\] VCC " "Pin \"DisplayOutput\[18\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[19\] VCC " "Pin \"DisplayOutput\[19\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[20\] VCC " "Pin \"DisplayOutput\[20\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[21\] VCC " "Pin \"DisplayOutput\[21\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[22\] VCC " "Pin \"DisplayOutput\[22\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[23\] VCC " "Pin \"DisplayOutput\[23\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[24\] VCC " "Pin \"DisplayOutput\[24\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[25\] VCC " "Pin \"DisplayOutput\[25\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[26\] VCC " "Pin \"DisplayOutput\[26\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[27\] VCC " "Pin \"DisplayOutput\[27\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[28\] VCC " "Pin \"DisplayOutput\[28\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[29\] VCC " "Pin \"DisplayOutput\[29\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[30\] VCC " "Pin \"DisplayOutput\[30\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[31\] VCC " "Pin \"DisplayOutput\[31\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[32\] VCC " "Pin \"DisplayOutput\[32\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[33\] VCC " "Pin \"DisplayOutput\[33\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[34\] VCC " "Pin \"DisplayOutput\[34\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[35\] VCC " "Pin \"DisplayOutput\[35\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[36\] VCC " "Pin \"DisplayOutput\[36\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[37\] VCC " "Pin \"DisplayOutput\[37\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[38\] VCC " "Pin \"DisplayOutput\[38\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[39\] VCC " "Pin \"DisplayOutput\[39\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[40\] VCC " "Pin \"DisplayOutput\[40\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[41\] VCC " "Pin \"DisplayOutput\[41\]\" is stuck at VCC" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588247280323 "|TestBench|DisplayOutput[41]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588247280323 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588247280334 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588247280513 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588247280513 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY0 " "No output dependent on input pin \"KEY0\"" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588247280575 "|TestBench|KEY0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588247280575 "|TestBench|KEY1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY2 " "No output dependent on input pin \"KEY2\"" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588247280575 "|TestBench|KEY2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588247280575 "|TestBench|KEY3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk " "No output dependent on input pin \"Clk\"" {  } { { "TestBench.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/TestBench.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588247280575 "|TestBench|Clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588247280575 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588247280575 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588247280575 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588247280575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 115 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588247280643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 13:48:00 2020 " "Processing ended: Thu Apr 30 13:48:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588247280643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588247280643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588247280643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588247280643 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1588247281925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588247281931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 13:48:01 2020 " "Processing started: Thu Apr 30 13:48:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588247281931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1588247281931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LomeregnerV2 -c LomeregnerV2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LomeregnerV2 -c LomeregnerV2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1588247281932 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1588247282086 ""}
{ "Info" "0" "" "Project  = LomeregnerV2" {  } {  } 0 0 "Project  = LomeregnerV2" 0 0 "Fitter" 0 0 1588247282087 ""}
{ "Info" "0" "" "Revision = LomeregnerV2" {  } {  } 0 0 "Revision = LomeregnerV2" 0 0 "Fitter" 0 0 1588247282087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1588247282215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1588247282216 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LomeregnerV2 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"LomeregnerV2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1588247282224 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588247282267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588247282267 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1588247282586 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1588247282612 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1588247282922 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1588247287219 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588247287258 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1588247287261 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588247287261 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588247287261 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1588247287262 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1588247287262 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1588247287262 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1588247287262 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1588247287263 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588247287263 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588247287295 ""}
{ "Info" "ISTA_SDC_FOUND" "LomeregnerV2.sdc " "Reading SDC File: 'LomeregnerV2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1588247290424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock LomeregnerV2.sdc 1 Time value \"10000000\" is not valid " "Ignored create_clock at LomeregnerV2.sdc(1): Time value \"10000000\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 10000000 -name Clk -waveform \{0.000 5000000\} \[get_ports clk\] " "create_clock -period 10000000 -name Clk -waveform \{0.000 5000000\} \[get_ports clk\]" {  } { { "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/LomeregnerV2.sdc" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/LomeregnerV2.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588247290426 ""}  } { { "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/LomeregnerV2.sdc" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/LomeregnerV2.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588247290426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock LomeregnerV2.sdc 1 Option -period: Invalid clock period " "Ignored create_clock at LomeregnerV2.sdc(1): Option -period: Invalid clock period" {  } { { "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/LomeregnerV2.sdc" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/LomeregnerV2.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588247290427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock LomeregnerV2.sdc 1 Time value \"5000000\" is not valid " "Ignored create_clock at LomeregnerV2.sdc(1): Time value \"5000000\" is not valid" {  } { { "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/LomeregnerV2.sdc" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/LomeregnerV2.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588247290427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock LomeregnerV2.sdc 1 Option -waveform: Invalid waveform definition " "Ignored create_clock at LomeregnerV2.sdc(1): Option -waveform: Invalid waveform definition" {  } { { "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/LomeregnerV2.sdc" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/LomeregnerV2.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588247290427 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1588247290428 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1588247290428 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1588247290428 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1588247290429 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1588247290429 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1588247290429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588247290431 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1588247290502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588247290829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1588247291098 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1588247291195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588247291195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1588247292267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y33 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33" {  } { { "loc" "" { Generic "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33"} { { 12 { 0 ""} 0 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1588247294538 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1588247294538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1588247294626 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1588247294626 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1588247294626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588247294630 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1588247295876 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588247295890 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588247296278 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588247296279 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588247296650 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588247298859 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/output_files/LomeregnerV2.fit.smsg " "Generated suppressed messages file C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/output_files/LomeregnerV2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588247299089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6220 " "Peak virtual memory: 6220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588247299645 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 13:48:19 2020 " "Processing ended: Thu Apr 30 13:48:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588247299645 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588247299645 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588247299645 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588247299645 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1588247300784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588247300790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 13:48:20 2020 " "Processing started: Thu Apr 30 13:48:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588247300790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1588247300790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LomeregnerV2 -c LomeregnerV2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LomeregnerV2 -c LomeregnerV2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1588247300790 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1588247301636 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1588247304387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588247304637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 13:48:24 2020 " "Processing ended: Thu Apr 30 13:48:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588247304637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588247304637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588247304637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1588247304637 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1588247305299 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1588247305932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588247305938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 13:48:25 2020 " "Processing started: Thu Apr 30 13:48:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588247305938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1588247305938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LomeregnerV2 -c LomeregnerV2 " "Command: quartus_sta LomeregnerV2 -c LomeregnerV2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1588247305938 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1588247306092 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1588247306977 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1588247306977 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588247307018 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588247307018 ""}
{ "Info" "ISTA_SDC_FOUND" "LomeregnerV2.sdc " "Reading SDC File: 'LomeregnerV2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1588247307368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock LomeregnerV2.sdc 1 Time value \"10000000\" is not valid " "Ignored create_clock at LomeregnerV2.sdc(1): Time value \"10000000\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 10000000 -name Clk -waveform \{0.000 5000000\} \[get_ports clk\] " "create_clock -period 10000000 -name Clk -waveform \{0.000 5000000\} \[get_ports clk\]" {  } { { "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/LomeregnerV2.sdc" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/LomeregnerV2.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588247307371 ""}  } { { "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/LomeregnerV2.sdc" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/LomeregnerV2.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588247307371 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock LomeregnerV2.sdc 1 Option -period: Invalid clock period " "Ignored create_clock at LomeregnerV2.sdc(1): Option -period: Invalid clock period" {  } { { "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/LomeregnerV2.sdc" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/LomeregnerV2.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588247307372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock LomeregnerV2.sdc 1 Time value \"5000000\" is not valid " "Ignored create_clock at LomeregnerV2.sdc(1): Time value \"5000000\" is not valid" {  } { { "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/LomeregnerV2.sdc" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/LomeregnerV2.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588247307372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock LomeregnerV2.sdc 1 Option -waveform: Invalid waveform definition " "Ignored create_clock at LomeregnerV2.sdc(1): Option -waveform: Invalid waveform definition" {  } { { "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/LomeregnerV2.sdc" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV2/LomeregnerV2.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588247307372 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588247307379 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1588247307379 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1588247307380 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1588247307380 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1588247307380 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1588247307381 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1588247307386 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1588247307393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588247307395 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588247307417 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588247307424 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588247307431 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588247307437 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588247307443 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588247307451 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588247307483 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588247308227 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588247308282 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1588247308282 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1588247308282 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1588247308282 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588247308283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588247308296 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588247308302 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588247308309 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588247308315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588247308321 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1588247308328 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588247308492 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588247309117 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588247309169 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1588247309169 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1588247309170 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1588247309170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588247309182 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588247309190 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588247309197 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588247309204 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588247309221 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588247309230 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588247309387 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1588247309387 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1588247309387 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1588247309388 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588247309404 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588247309411 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588247309420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588247309428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588247309435 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588247311187 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588247311187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5045 " "Peak virtual memory: 5045 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588247311272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 13:48:31 2020 " "Processing ended: Thu Apr 30 13:48:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588247311272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588247311272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588247311272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588247311272 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 133 s " "Quartus Prime Full Compilation was successful. 0 errors, 133 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588247311987 ""}
