// Seed: 2783076641
module module_0 (
    input tri1 id_0,
    output supply1 id_1
);
  wire id_3;
  wire id_5;
  wire id_6;
  assign id_4 = id_3;
  tri1 id_7 = 1;
  id_8(
      .id_0(1),
      .id_1(1),
      .id_2(id_4),
      .id_3(1),
      .id_4(id_5),
      .id_5(id_7),
      .id_6(1'b0),
      .id_7(id_6),
      .id_8(1)
  );
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input wand id_2,
    input wire id_3,
    input tri0 id_4,
    input tri id_5,
    input wand id_6,
    output tri0 id_7,
    output supply0 id_8
);
  wire id_10;
  module_0(
      id_6, id_7
  );
  wire id_11, id_12, id_13;
  wire id_14;
  tri1 id_15 = 1;
endmodule
