# Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 
# do {UserFPGA_Top_TestBench_vhdl.fdo} 
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package ibus_addressmap
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Compiling package ibus_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling package usermodule_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_fifo_core
# -- Compiling architecture usermodule_fifo_core_a of usermodule_fifo_core
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdramstate
# -- Compiling architecture statemachine of spw_sdramstate
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdraminit
# -- Compiling architecture sdram_init of spw_sdraminit
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_adrmpx
# -- Compiling architecture mpx_address of spw_adrmpx
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity ibus_fifo
# -- Compiling architecture ibus_fifo_a of ibus_fifo
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_ram_core
# -- Compiling architecture usermodule_ram_core_a of usermodule_ram_core
# -- Loading package textio
# -- Loading package ul_utils
# -- Loading package mem_init_file_pack_v6_2
# -- Loading package iputils_conv
# -- Loading package blkmemsp_pkg_v6_2
# -- Loading entity blkmemsp_v6_2
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_fifo
# -- Compiling architecture behavioral of usermodule_fifo
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay
# -- Compiling entity usermodule_chmodule_delay_1clk_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay_1clk_delay
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vcomponents
# -- Compiling entity spw_sdram_top
# -- Compiling architecture sdramcont of spw_sdram_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busiflite
# -- Compiling architecture behavioral of ibus_busiflite
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busif
# -- Compiling architecture behavioral of ibus_busif
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_ram
# -- Compiling architecture behavioral of usermodule_ram
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_eventmgrmodule
# -- Compiling architecture behavioral of usermodule_eventmgrmodule
# -- Compiling entity usermodule_eventmgrmodule_selector
# -- Compiling architecture behavioral of usermodule_eventmgrmodule_selector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_trigger
# -- Compiling architecture behavioral of usermodule_chmodule_trigger
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_buffer
# -- Compiling architecture behavioral of usermodule_chmodule_buffer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_adc
# -- Compiling architecture behavioral of usermodule_chmodule_adc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmgr
# -- Compiling architecture behavioral of usermodule_chmgr
# ** Warning: UserModule_ChMgr.vhdl(287): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(291): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(297): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(299): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(301): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(303): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(343): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(345): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(347): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(349): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(351): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(353): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(355): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(357): Case choice must be a locally static expression.
# -- Compiling entity usermodule_chmgr_timer
# -- Compiling architecture behavioral of usermodule_chmgr_timer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_e2iconnector
# -- Compiling architecture behavioral of ibus_e2iconnector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_buscontroller
# -- Compiling architecture behavioral of ibus_buscontroller
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_sdramc
# -- Compiling architecture behavioral of usermodule_sdramc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity usermodule_led
# -- Compiling architecture behavioral of usermodule_led
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermodule_calculator_maxvalue_psd
# -- Compiling architecture behavioral of usermodule_consumermodule_calculator_maxvalue_psd
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermgr
# -- Compiling architecture behavioral of usermodule_consumermgr
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule
# -- Compiling architecture behavioral of usermodule_chmodule
# ** Warning: UserModule_ChModule.vhdl(310): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(312): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(314): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(316): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(318): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(320): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(361): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(363): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(365): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(367): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(369): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(371): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(373): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(375): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(377): Case choice must be a locally static expression.
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity userfpga_dcm_core
# -- Compiling architecture behavioral of userfpga_dcm_core
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_dcm
# -- Compiling architecture behavioral of userfpga_dcm
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Loading package vcomponents
# -- Compiling entity userfpga
# -- Compiling architecture behavioral of userfpga
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity user_top
# -- Compiling architecture structural of user_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_top_testbench_vhdl
# -- Compiling architecture behavior of userfpga_top_testbench_vhdl
# ** Error: UserFPGA_Top_TestBench.vhdl(244): Illegal target for signal assignment.
# ** Error: UserFPGA_Top_TestBench.vhdl(244): (vcom-1136) Unknown identifier "globalreset".
# ** Error: UserFPGA_Top_TestBench.vhdl(247): VHDL Compiler exiting
# ** Error: C:/Modeltech_xe_starter/win32xoem/vcom failed.
# Error in macro ./UserFPGA_Top_TestBench_vhdl.fdo line 36
# C:/Modeltech_xe_starter/win32xoem/vcom failed.
#     while executing
# "vcom -explicit  -93 "UserFPGA_Top_TestBench.vhdl""
do {UserFPGA_Top_TestBench_vhdl.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package ibus_addressmap
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Compiling package ibus_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling package usermodule_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_fifo_core
# -- Compiling architecture usermodule_fifo_core_a of usermodule_fifo_core
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdramstate
# -- Compiling architecture statemachine of spw_sdramstate
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdraminit
# -- Compiling architecture sdram_init of spw_sdraminit
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_adrmpx
# -- Compiling architecture mpx_address of spw_adrmpx
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity ibus_fifo
# -- Compiling architecture ibus_fifo_a of ibus_fifo
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_ram_core
# -- Compiling architecture usermodule_ram_core_a of usermodule_ram_core
# -- Loading package textio
# -- Loading package ul_utils
# -- Loading package mem_init_file_pack_v6_2
# -- Loading package iputils_conv
# -- Loading package blkmemsp_pkg_v6_2
# -- Loading entity blkmemsp_v6_2
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_fifo
# -- Compiling architecture behavioral of usermodule_fifo
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay
# -- Compiling entity usermodule_chmodule_delay_1clk_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay_1clk_delay
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vcomponents
# -- Compiling entity spw_sdram_top
# -- Compiling architecture sdramcont of spw_sdram_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busiflite
# -- Compiling architecture behavioral of ibus_busiflite
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busif
# -- Compiling architecture behavioral of ibus_busif
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_ram
# -- Compiling architecture behavioral of usermodule_ram
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_eventmgrmodule
# -- Compiling architecture behavioral of usermodule_eventmgrmodule
# -- Compiling entity usermodule_eventmgrmodule_selector
# -- Compiling architecture behavioral of usermodule_eventmgrmodule_selector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_trigger
# -- Compiling architecture behavioral of usermodule_chmodule_trigger
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_buffer
# -- Compiling architecture behavioral of usermodule_chmodule_buffer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_adc
# -- Compiling architecture behavioral of usermodule_chmodule_adc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmgr
# -- Compiling architecture behavioral of usermodule_chmgr
# ** Warning: UserModule_ChMgr.vhdl(287): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(291): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(297): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(299): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(301): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(303): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(343): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(345): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(347): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(349): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(351): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(353): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(355): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(357): Case choice must be a locally static expression.
# -- Compiling entity usermodule_chmgr_timer
# -- Compiling architecture behavioral of usermodule_chmgr_timer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_e2iconnector
# -- Compiling architecture behavioral of ibus_e2iconnector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_buscontroller
# -- Compiling architecture behavioral of ibus_buscontroller
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_sdramc
# -- Compiling architecture behavioral of usermodule_sdramc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity usermodule_led
# -- Compiling architecture behavioral of usermodule_led
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermodule_calculator_maxvalue_psd
# -- Compiling architecture behavioral of usermodule_consumermodule_calculator_maxvalue_psd
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermgr
# -- Compiling architecture behavioral of usermodule_consumermgr
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule
# -- Compiling architecture behavioral of usermodule_chmodule
# ** Warning: UserModule_ChModule.vhdl(310): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(312): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(314): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(316): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(318): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(320): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(361): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(363): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(365): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(367): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(369): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(371): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(373): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(375): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(377): Case choice must be a locally static expression.
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity userfpga_dcm_core
# -- Compiling architecture behavioral of userfpga_dcm_core
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_dcm
# -- Compiling architecture behavioral of userfpga_dcm
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Loading package vcomponents
# -- Compiling entity userfpga
# -- Compiling architecture behavioral of userfpga
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity user_top
# -- Compiling architecture structural of user_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_top_testbench_vhdl
# -- Compiling architecture behavior of userfpga_top_testbench_vhdl
# vsim -lib work -t 1ps UserFPGA_Top_TestBench_vhdl 
# ** Error: License checkout has been disallowed because
# only one session is allowed to run on an uncounted nodelock
# license and an instance of ModelSim is already running with a
# nodelocked license on this machine.
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./UserFPGA_Top_TestBench_vhdl.fdo PAUSED at line 37
do {UserFPGA_Top_TestBench_vhdl.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package ibus_addressmap
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Compiling package ibus_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling package usermodule_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_fifo_core
# -- Compiling architecture usermodule_fifo_core_a of usermodule_fifo_core
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdramstate
# -- Compiling architecture statemachine of spw_sdramstate
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdraminit
# -- Compiling architecture sdram_init of spw_sdraminit
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_adrmpx
# -- Compiling architecture mpx_address of spw_adrmpx
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity ibus_fifo
# -- Compiling architecture ibus_fifo_a of ibus_fifo
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_ram_core
# -- Compiling architecture usermodule_ram_core_a of usermodule_ram_core
# -- Loading package textio
# -- Loading package ul_utils
# -- Loading package mem_init_file_pack_v6_2
# -- Loading package iputils_conv
# -- Loading package blkmemsp_pkg_v6_2
# -- Loading entity blkmemsp_v6_2
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_fifo
# -- Compiling architecture behavioral of usermodule_fifo
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay
# -- Compiling entity usermodule_chmodule_delay_1clk_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay_1clk_delay
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vcomponents
# -- Compiling entity spw_sdram_top
# -- Compiling architecture sdramcont of spw_sdram_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busiflite
# -- Compiling architecture behavioral of ibus_busiflite
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busif
# -- Compiling architecture behavioral of ibus_busif
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_ram
# -- Compiling architecture behavioral of usermodule_ram
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_eventmgrmodule
# -- Compiling architecture behavioral of usermodule_eventmgrmodule
# -- Compiling entity usermodule_eventmgrmodule_selector
# -- Compiling architecture behavioral of usermodule_eventmgrmodule_selector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_trigger
# -- Compiling architecture behavioral of usermodule_chmodule_trigger
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_buffer
# -- Compiling architecture behavioral of usermodule_chmodule_buffer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_adc
# -- Compiling architecture behavioral of usermodule_chmodule_adc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmgr
# -- Compiling architecture behavioral of usermodule_chmgr
# ** Warning: UserModule_ChMgr.vhdl(287): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(291): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(297): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(299): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(301): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(303): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(343): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(345): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(347): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(349): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(351): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(353): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(355): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(357): Case choice must be a locally static expression.
# -- Compiling entity usermodule_chmgr_timer
# -- Compiling architecture behavioral of usermodule_chmgr_timer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_e2iconnector
# -- Compiling architecture behavioral of ibus_e2iconnector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_buscontroller
# -- Compiling architecture behavioral of ibus_buscontroller
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_sdramc
# -- Compiling architecture behavioral of usermodule_sdramc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity usermodule_led
# -- Compiling architecture behavioral of usermodule_led
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermodule_calculator_maxvalue_psd
# -- Compiling architecture behavioral of usermodule_consumermodule_calculator_maxvalue_psd
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermgr
# -- Compiling architecture behavioral of usermodule_consumermgr
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule
# -- Compiling architecture behavioral of usermodule_chmodule
# ** Warning: UserModule_ChModule.vhdl(310): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(312): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(314): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(316): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(318): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(320): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(361): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(363): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(365): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(367): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(369): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(371): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(373): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(375): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(377): Case choice must be a locally static expression.
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity userfpga_dcm_core
# -- Compiling architecture behavioral of userfpga_dcm_core
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_dcm
# -- Compiling architecture behavioral of userfpga_dcm
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Loading package vcomponents
# -- Compiling entity userfpga
# -- Compiling architecture behavioral of userfpga
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity user_top
# -- Compiling architecture structural of user_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_top_testbench_vhdl
# -- Compiling architecture behavior of userfpga_top_testbench_vhdl
# vsim -lib work -t 1ps UserFPGA_Top_TestBench_vhdl 
# ** Error: License checkout has been disallowed because
# only one session is allowed to run on an uncounted nodelock
# license and an instance of ModelSim is already running with a
# nodelocked license on this machine.
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./UserFPGA_Top_TestBench_vhdl.fdo PAUSED at line 37
do {UserFPGA_Top_TestBench_vhdl.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package ibus_addressmap
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Compiling package ibus_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling package usermodule_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_fifo_core
# -- Compiling architecture usermodule_fifo_core_a of usermodule_fifo_core
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdramstate
# -- Compiling architecture statemachine of spw_sdramstate
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdraminit
# -- Compiling architecture sdram_init of spw_sdraminit
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_adrmpx
# -- Compiling architecture mpx_address of spw_adrmpx
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity ibus_fifo
# -- Compiling architecture ibus_fifo_a of ibus_fifo
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_ram_core
# -- Compiling architecture usermodule_ram_core_a of usermodule_ram_core
# -- Loading package textio
# -- Loading package ul_utils
# -- Loading package mem_init_file_pack_v6_2
# -- Loading package iputils_conv
# -- Loading package blkmemsp_pkg_v6_2
# -- Loading entity blkmemsp_v6_2
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_fifo
# -- Compiling architecture behavioral of usermodule_fifo
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay
# -- Compiling entity usermodule_chmodule_delay_1clk_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay_1clk_delay
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vcomponents
# -- Compiling entity spw_sdram_top
# -- Compiling architecture sdramcont of spw_sdram_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busiflite
# -- Compiling architecture behavioral of ibus_busiflite
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busif
# -- Compiling architecture behavioral of ibus_busif
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_ram
# -- Compiling architecture behavioral of usermodule_ram
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_eventmgrmodule
# -- Compiling architecture behavioral of usermodule_eventmgrmodule
# -- Compiling entity usermodule_eventmgrmodule_selector
# -- Compiling architecture behavioral of usermodule_eventmgrmodule_selector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_trigger
# -- Compiling architecture behavioral of usermodule_chmodule_trigger
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_buffer
# -- Compiling architecture behavioral of usermodule_chmodule_buffer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_adc
# -- Compiling architecture behavioral of usermodule_chmodule_adc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmgr
# -- Compiling architecture behavioral of usermodule_chmgr
# ** Warning: UserModule_ChMgr.vhdl(287): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(291): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(297): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(299): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(301): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(303): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(343): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(345): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(347): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(349): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(351): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(353): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(355): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(357): Case choice must be a locally static expression.
# -- Compiling entity usermodule_chmgr_timer
# -- Compiling architecture behavioral of usermodule_chmgr_timer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_e2iconnector
# -- Compiling architecture behavioral of ibus_e2iconnector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_buscontroller
# -- Compiling architecture behavioral of ibus_buscontroller
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_sdramc
# -- Compiling architecture behavioral of usermodule_sdramc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity usermodule_led
# -- Compiling architecture behavioral of usermodule_led
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermodule_calculator_maxvalue_psd
# -- Compiling architecture behavioral of usermodule_consumermodule_calculator_maxvalue_psd
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermgr
# -- Compiling architecture behavioral of usermodule_consumermgr
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule
# -- Compiling architecture behavioral of usermodule_chmodule
# ** Warning: UserModule_ChModule.vhdl(310): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(312): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(314): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(316): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(318): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(320): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(361): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(363): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(365): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(367): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(369): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(371): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(373): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(375): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(377): Case choice must be a locally static expression.
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity userfpga_dcm_core
# -- Compiling architecture behavioral of userfpga_dcm_core
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_dcm
# -- Compiling architecture behavioral of userfpga_dcm
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Loading package vcomponents
# -- Compiling entity userfpga
# -- Compiling architecture behavioral of userfpga
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity user_top
# -- Compiling architecture structural of user_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_top_testbench_vhdl
# -- Compiling architecture behavior of userfpga_top_testbench_vhdl
# vsim -lib work -t 1ps UserFPGA_Top_TestBench_vhdl 
# Loading C:\Modeltech_xe_starter\win32xoem/../std.standard
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_1164(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_unsigned(body)
# Loading work.ibus_addressmap
# Loading work.ibus_library
# Loading work.usermodule_library
# Loading work.userfpga_top_testbench_vhdl(behavior)
# Loading work.user_top(structural)
# Loading work.userfpga_dcm(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.numeric_std(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.userfpga_dcm_core(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.bufg(bufg_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.ibufg(ibufg_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../std.textio(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_timing(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_primitives(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm(dcm_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_clock_divide_by_2(dcm_clock_divide_by_2_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_maximum_period_check(dcm_maximum_period_check_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_clock_lost(dcm_clock_lost_v)
# ** Warning: (vsim-3473) Component instance "sdramclk : fddrrse" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /userfpga_top_testbench_vhdl/uut  File: UserFPGA_Top.vhdl
# Loading work.userfpga(behavioral)
# Loading work.ibus_buscontroller(behavioral)
# Loading work.ibus_e2iconnector(behavioral)
# Loading work.ibus_busif(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_std_logic_unsigned(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_conv(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_misc(body)
# Loading work.ibus_fifo(ibus_fifo_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3_bhv_ss(behavioral)
# Loading work.usermodule_ram(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.ul_utils(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.mem_init_file_pack_v6_2(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.blkmemsp_pkg_v6_2(body)
# Loading work.usermodule_ram_core(usermodule_ram_core_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.blkmemsp_v6_2(behavioral)
# Loading work.usermodule_chmgr(behavioral)
# Loading work.usermodule_chmgr_timer(behavioral)
# Loading work.ibus_busiflite(behavioral)
# Loading work.usermodule_chmodule(behavioral)
# Loading work.usermodule_chmodule_adc(behavioral)
# Loading work.usermodule_chmodule_trigger(behavioral)
# Loading work.usermodule_chmodule_delay(behavioral)
# Loading work.usermodule_chmodule_delay_1clk_delay(behavioral)
# Loading work.usermodule_chmodule_buffer(behavioral)
# Loading work.usermodule_fifo(behavioral)
# Loading work.usermodule_fifo_core(usermodule_fifo_core_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3_bhv_as(behavioral)
# Loading work.usermodule_eventmgrmodule(behavioral)
# Loading work.usermodule_eventmgrmodule_selector(behavioral)
# Loading work.usermodule_consumermodule_calculator_maxvalue_psd(behavioral)
# Loading work.usermodule_consumermgr(behavioral)
# Loading work.usermodule_led(behavioral)
# Loading work.usermodule_sdramc(behavioral)
# Loading work.spw_sdram_top(sdramcont)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.iobuf(iobuf_v)
# Loading work.spw_sdramstate(statemachine)
# Loading work.spw_adrmpx(mpx_address)
# Loading work.spw_sdraminit(sdram_init)
# ** Warning: Design size of 18093 statements or 301 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf
# .main_pane.workspace.interior.cs.nb.canvas.notebook.cs.page2.cs
# .main_pane.signals.interior.cs
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_consumermgr/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__7/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__6/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__5/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__4/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__3/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__2/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__1/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__0/inst_timer
# ** Error:  Input Error : RST on DCM  must be asserted for 3 CLKIN clock cycles. 
#    Time: 0 ps  Iteration: 3  Instance: /userfpga_top_testbench_vhdl/uut/inst_dcm/inst_userfpga_dcm_core/dcm_inst
write format wave -window .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf C:/spc/UserFPGA_8chADCBox/wave.do
write format wave -window .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf C:/spc/UserFPGA_8chADCBox/wave.do
do {UserFPGA_Top_TestBench_vhdl.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package ibus_addressmap
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Compiling package ibus_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling package usermodule_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_fifo_core
# -- Compiling architecture usermodule_fifo_core_a of usermodule_fifo_core
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdramstate
# -- Compiling architecture statemachine of spw_sdramstate
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdraminit
# -- Compiling architecture sdram_init of spw_sdraminit
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_adrmpx
# -- Compiling architecture mpx_address of spw_adrmpx
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity ibus_fifo
# -- Compiling architecture ibus_fifo_a of ibus_fifo
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_ram_core
# -- Compiling architecture usermodule_ram_core_a of usermodule_ram_core
# -- Loading package textio
# -- Loading package ul_utils
# -- Loading package mem_init_file_pack_v6_2
# -- Loading package iputils_conv
# -- Loading package blkmemsp_pkg_v6_2
# -- Loading entity blkmemsp_v6_2
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_fifo
# -- Compiling architecture behavioral of usermodule_fifo
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay
# -- Compiling entity usermodule_chmodule_delay_1clk_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay_1clk_delay
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vcomponents
# -- Compiling entity spw_sdram_top
# -- Compiling architecture sdramcont of spw_sdram_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busiflite
# -- Compiling architecture behavioral of ibus_busiflite
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busif
# -- Compiling architecture behavioral of ibus_busif
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_ram
# -- Compiling architecture behavioral of usermodule_ram
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_eventmgrmodule
# -- Compiling architecture behavioral of usermodule_eventmgrmodule
# -- Compiling entity usermodule_eventmgrmodule_selector
# -- Compiling architecture behavioral of usermodule_eventmgrmodule_selector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_trigger
# -- Compiling architecture behavioral of usermodule_chmodule_trigger
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_buffer
# -- Compiling architecture behavioral of usermodule_chmodule_buffer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_adc
# -- Compiling architecture behavioral of usermodule_chmodule_adc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmgr
# -- Compiling architecture behavioral of usermodule_chmgr
# ** Warning: UserModule_ChMgr.vhdl(287): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(291): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(297): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(299): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(301): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(303): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(343): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(345): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(347): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(349): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(351): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(353): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(355): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(357): Case choice must be a locally static expression.
# -- Compiling entity usermodule_chmgr_timer
# -- Compiling architecture behavioral of usermodule_chmgr_timer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_e2iconnector
# -- Compiling architecture behavioral of ibus_e2iconnector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_buscontroller
# -- Compiling architecture behavioral of ibus_buscontroller
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_sdramc
# -- Compiling architecture behavioral of usermodule_sdramc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity usermodule_led
# -- Compiling architecture behavioral of usermodule_led
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermodule_calculator_maxvalue_psd
# -- Compiling architecture behavioral of usermodule_consumermodule_calculator_maxvalue_psd
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermgr
# -- Compiling architecture behavioral of usermodule_consumermgr
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule
# -- Compiling architecture behavioral of usermodule_chmodule
# ** Warning: UserModule_ChModule.vhdl(310): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(312): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(314): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(316): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(318): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(320): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(361): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(363): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(365): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(367): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(369): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(371): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(373): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(375): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(377): Case choice must be a locally static expression.
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity userfpga_dcm_core
# -- Compiling architecture behavioral of userfpga_dcm_core
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_dcm
# -- Compiling architecture behavioral of userfpga_dcm
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Loading package vcomponents
# -- Compiling entity userfpga
# -- Compiling architecture behavioral of userfpga
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity user_top
# -- Compiling architecture structural of user_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_top_testbench_vhdl
# -- Compiling architecture behavior of userfpga_top_testbench_vhdl
# vsim -lib work -t 1ps UserFPGA_Top_TestBench_vhdl 
# Loading C:\Modeltech_xe_starter\win32xoem/../std.standard
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_1164(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_unsigned(body)
# Loading work.ibus_addressmap
# Loading work.ibus_library
# Loading work.usermodule_library
# Loading work.userfpga_top_testbench_vhdl(behavior)
# Loading work.user_top(structural)
# Loading work.userfpga_dcm(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.numeric_std(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.userfpga_dcm_core(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.bufg(bufg_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.ibufg(ibufg_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../std.textio(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_timing(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_primitives(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm(dcm_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_clock_divide_by_2(dcm_clock_divide_by_2_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_maximum_period_check(dcm_maximum_period_check_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_clock_lost(dcm_clock_lost_v)
# ** Warning: (vsim-3473) Component instance "sdramclk : fddrrse" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /userfpga_top_testbench_vhdl/uut  File: UserFPGA_Top.vhdl
# Loading work.userfpga(behavioral)
# Loading work.ibus_buscontroller(behavioral)
# Loading work.ibus_e2iconnector(behavioral)
# Loading work.ibus_busif(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_std_logic_unsigned(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_conv(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_misc(body)
# Loading work.ibus_fifo(ibus_fifo_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3_bhv_ss(behavioral)
# Loading work.usermodule_ram(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.ul_utils(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.mem_init_file_pack_v6_2(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.blkmemsp_pkg_v6_2(body)
# Loading work.usermodule_ram_core(usermodule_ram_core_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.blkmemsp_v6_2(behavioral)
# Loading work.usermodule_chmgr(behavioral)
# Loading work.usermodule_chmgr_timer(behavioral)
# Loading work.ibus_busiflite(behavioral)
# Loading work.usermodule_chmodule(behavioral)
# Loading work.usermodule_chmodule_adc(behavioral)
# Loading work.usermodule_chmodule_trigger(behavioral)
# Loading work.usermodule_chmodule_delay(behavioral)
# Loading work.usermodule_chmodule_delay_1clk_delay(behavioral)
# Loading work.usermodule_chmodule_buffer(behavioral)
# Loading work.usermodule_fifo(behavioral)
# Loading work.usermodule_fifo_core(usermodule_fifo_core_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3_bhv_as(behavioral)
# Loading work.usermodule_eventmgrmodule(behavioral)
# Loading work.usermodule_eventmgrmodule_selector(behavioral)
# Loading work.usermodule_consumermodule_calculator_maxvalue_psd(behavioral)
# Loading work.usermodule_consumermgr(behavioral)
# Loading work.usermodule_led(behavioral)
# Loading work.usermodule_sdramc(behavioral)
# Loading work.spw_sdram_top(sdramcont)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.iobuf(iobuf_v)
# Loading work.spw_sdramstate(statemachine)
# Loading work.spw_adrmpx(mpx_address)
# Loading work.spw_sdraminit(sdram_init)
# ** Warning: Design size of 18093 statements or 301 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf
# .main_pane.workspace.interior.cs.nb.canvas.notebook.cs.page2.cs
# .main_pane.signals.interior.cs
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_consumermgr/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__7/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__6/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__5/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__4/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__3/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__2/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__1/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__0/inst_timer
# ** Error:  Input Error : RST on DCM  must be asserted for 3 CLKIN clock cycles. 
#    Time: 0 ps  Iteration: 3  Instance: /userfpga_top_testbench_vhdl/uut/inst_dcm/inst_userfpga_dcm_core/dcm_inst
do {UserFPGA_Top_TestBench_vhdl.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package ibus_addressmap
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Compiling package ibus_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling package usermodule_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_fifo_core
# -- Compiling architecture usermodule_fifo_core_a of usermodule_fifo_core
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdramstate
# -- Compiling architecture statemachine of spw_sdramstate
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdraminit
# -- Compiling architecture sdram_init of spw_sdraminit
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_adrmpx
# -- Compiling architecture mpx_address of spw_adrmpx
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity ibus_fifo
# -- Compiling architecture ibus_fifo_a of ibus_fifo
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_ram_core
# -- Compiling architecture usermodule_ram_core_a of usermodule_ram_core
# -- Loading package textio
# -- Loading package ul_utils
# -- Loading package mem_init_file_pack_v6_2
# -- Loading package iputils_conv
# -- Loading package blkmemsp_pkg_v6_2
# -- Loading entity blkmemsp_v6_2
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_fifo
# -- Compiling architecture behavioral of usermodule_fifo
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay
# -- Compiling entity usermodule_chmodule_delay_1clk_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay_1clk_delay
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vcomponents
# -- Compiling entity spw_sdram_top
# -- Compiling architecture sdramcont of spw_sdram_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busiflite
# -- Compiling architecture behavioral of ibus_busiflite
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busif
# -- Compiling architecture behavioral of ibus_busif
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_ram
# -- Compiling architecture behavioral of usermodule_ram
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_eventmgrmodule
# -- Compiling architecture behavioral of usermodule_eventmgrmodule
# -- Compiling entity usermodule_eventmgrmodule_selector
# -- Compiling architecture behavioral of usermodule_eventmgrmodule_selector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_trigger
# -- Compiling architecture behavioral of usermodule_chmodule_trigger
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_buffer
# -- Compiling architecture behavioral of usermodule_chmodule_buffer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_adc
# -- Compiling architecture behavioral of usermodule_chmodule_adc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmgr
# -- Compiling architecture behavioral of usermodule_chmgr
# ** Warning: UserModule_ChMgr.vhdl(287): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(291): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(297): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(299): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(301): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(303): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(343): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(345): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(347): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(349): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(351): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(353): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(355): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(357): Case choice must be a locally static expression.
# -- Compiling entity usermodule_chmgr_timer
# -- Compiling architecture behavioral of usermodule_chmgr_timer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_e2iconnector
# -- Compiling architecture behavioral of ibus_e2iconnector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_buscontroller
# -- Compiling architecture behavioral of ibus_buscontroller
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_sdramc
# -- Compiling architecture behavioral of usermodule_sdramc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity usermodule_led
# -- Compiling architecture behavioral of usermodule_led
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermodule_calculator_maxvalue_psd
# -- Compiling architecture behavioral of usermodule_consumermodule_calculator_maxvalue_psd
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermgr
# -- Compiling architecture behavioral of usermodule_consumermgr
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule
# -- Compiling architecture behavioral of usermodule_chmodule
# ** Warning: UserModule_ChModule.vhdl(310): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(312): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(314): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(316): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(318): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(320): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(361): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(363): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(365): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(367): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(369): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(371): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(373): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(375): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(377): Case choice must be a locally static expression.
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity userfpga_dcm_core
# -- Compiling architecture behavioral of userfpga_dcm_core
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_dcm
# -- Compiling architecture behavioral of userfpga_dcm
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Loading package vcomponents
# -- Compiling entity userfpga
# -- Compiling architecture behavioral of userfpga
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity user_top
# -- Compiling architecture structural of user_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_top_testbench_vhdl
# -- Compiling architecture behavior of userfpga_top_testbench_vhdl
# vsim -lib work -t 1ps UserFPGA_Top_TestBench_vhdl 
# Loading C:\Modeltech_xe_starter\win32xoem/../std.standard
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_1164(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_unsigned(body)
# Loading work.ibus_addressmap
# Loading work.ibus_library
# Loading work.usermodule_library
# Loading work.userfpga_top_testbench_vhdl(behavior)
# Loading work.user_top(structural)
# Loading work.userfpga_dcm(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.numeric_std(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.userfpga_dcm_core(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.bufg(bufg_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.ibufg(ibufg_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../std.textio(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_timing(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_primitives(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm(dcm_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_clock_divide_by_2(dcm_clock_divide_by_2_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_maximum_period_check(dcm_maximum_period_check_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_clock_lost(dcm_clock_lost_v)
# ** Warning: (vsim-3473) Component instance "sdramclk : fddrrse" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /userfpga_top_testbench_vhdl/uut  File: UserFPGA_Top.vhdl
# Loading work.userfpga(behavioral)
# Loading work.ibus_buscontroller(behavioral)
# Loading work.ibus_e2iconnector(behavioral)
# Loading work.ibus_busif(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_std_logic_unsigned(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_conv(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_misc(body)
# Loading work.ibus_fifo(ibus_fifo_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3_bhv_ss(behavioral)
# Loading work.usermodule_ram(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.ul_utils(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.mem_init_file_pack_v6_2(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.blkmemsp_pkg_v6_2(body)
# Loading work.usermodule_ram_core(usermodule_ram_core_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.blkmemsp_v6_2(behavioral)
# Loading work.usermodule_chmgr(behavioral)
# Loading work.usermodule_chmgr_timer(behavioral)
# Loading work.ibus_busiflite(behavioral)
# Loading work.usermodule_chmodule(behavioral)
# Loading work.usermodule_chmodule_adc(behavioral)
# Loading work.usermodule_chmodule_trigger(behavioral)
# Loading work.usermodule_chmodule_delay(behavioral)
# Loading work.usermodule_chmodule_delay_1clk_delay(behavioral)
# Loading work.usermodule_chmodule_buffer(behavioral)
# Loading work.usermodule_fifo(behavioral)
# Loading work.usermodule_fifo_core(usermodule_fifo_core_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3_bhv_as(behavioral)
# Loading work.usermodule_eventmgrmodule(behavioral)
# Loading work.usermodule_eventmgrmodule_selector(behavioral)
# Loading work.usermodule_consumermodule_calculator_maxvalue_psd(behavioral)
# Loading work.usermodule_consumermgr(behavioral)
# Loading work.usermodule_led(behavioral)
# Loading work.usermodule_sdramc(behavioral)
# Loading work.spw_sdram_top(sdramcont)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.iobuf(iobuf_v)
# Loading work.spw_sdramstate(statemachine)
# Loading work.spw_adrmpx(mpx_address)
# Loading work.spw_sdraminit(sdram_init)
# ** Warning: Design size of 18093 statements or 301 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf
# .main_pane.workspace.interior.cs.nb.canvas.notebook.cs.page2.cs
# .main_pane.signals.interior.cs
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_consumermgr/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__7/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__6/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__5/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__4/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__3/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__2/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__1/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__0/inst_timer
# ** Error:  Input Error : RST on DCM  must be asserted for 3 CLKIN clock cycles. 
#    Time: 0 ps  Iteration: 3  Instance: /userfpga_top_testbench_vhdl/uut/inst_dcm/inst_userfpga_dcm_core/dcm_inst
do {UserFPGA_Top_TestBench_vhdl.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package ibus_addressmap
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Compiling package ibus_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling package usermodule_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_fifo_core
# -- Compiling architecture usermodule_fifo_core_a of usermodule_fifo_core
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdramstate
# -- Compiling architecture statemachine of spw_sdramstate
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdraminit
# -- Compiling architecture sdram_init of spw_sdraminit
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_adrmpx
# -- Compiling architecture mpx_address of spw_adrmpx
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity ibus_fifo
# -- Compiling architecture ibus_fifo_a of ibus_fifo
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_ram_core
# -- Compiling architecture usermodule_ram_core_a of usermodule_ram_core
# -- Loading package textio
# -- Loading package ul_utils
# -- Loading package mem_init_file_pack_v6_2
# -- Loading package iputils_conv
# -- Loading package blkmemsp_pkg_v6_2
# -- Loading entity blkmemsp_v6_2
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_fifo
# -- Compiling architecture behavioral of usermodule_fifo
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay
# -- Compiling entity usermodule_chmodule_delay_1clk_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay_1clk_delay
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vcomponents
# -- Compiling entity spw_sdram_top
# -- Compiling architecture sdramcont of spw_sdram_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busiflite
# -- Compiling architecture behavioral of ibus_busiflite
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busif
# -- Compiling architecture behavioral of ibus_busif
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_ram
# -- Compiling architecture behavioral of usermodule_ram
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_eventmgrmodule
# -- Compiling architecture behavioral of usermodule_eventmgrmodule
# -- Compiling entity usermodule_eventmgrmodule_selector
# -- Compiling architecture behavioral of usermodule_eventmgrmodule_selector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_trigger
# -- Compiling architecture behavioral of usermodule_chmodule_trigger
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_buffer
# -- Compiling architecture behavioral of usermodule_chmodule_buffer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_adc
# -- Compiling architecture behavioral of usermodule_chmodule_adc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmgr
# -- Compiling architecture behavioral of usermodule_chmgr
# ** Warning: UserModule_ChMgr.vhdl(287): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(291): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(297): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(299): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(301): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(303): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(343): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(345): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(347): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(349): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(351): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(353): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(355): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(357): Case choice must be a locally static expression.
# -- Compiling entity usermodule_chmgr_timer
# -- Compiling architecture behavioral of usermodule_chmgr_timer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_e2iconnector
# -- Compiling architecture behavioral of ibus_e2iconnector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_buscontroller
# -- Compiling architecture behavioral of ibus_buscontroller
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_sdramc
# -- Compiling architecture behavioral of usermodule_sdramc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity usermodule_led
# -- Compiling architecture behavioral of usermodule_led
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermodule_calculator_maxvalue_psd
# -- Compiling architecture behavioral of usermodule_consumermodule_calculator_maxvalue_psd
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermgr
# -- Compiling architecture behavioral of usermodule_consumermgr
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule
# -- Compiling architecture behavioral of usermodule_chmodule
# ** Warning: UserModule_ChModule.vhdl(310): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(312): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(314): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(316): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(318): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(320): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(361): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(363): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(365): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(367): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(369): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(371): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(373): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(375): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(377): Case choice must be a locally static expression.
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity userfpga_dcm_core
# -- Compiling architecture behavioral of userfpga_dcm_core
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_dcm
# -- Compiling architecture behavioral of userfpga_dcm
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Loading package vcomponents
# -- Compiling entity userfpga
# -- Compiling architecture behavioral of userfpga
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity user_top
# -- Compiling architecture structural of user_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_top_testbench_vhdl
# -- Compiling architecture behavior of userfpga_top_testbench_vhdl
# vsim -lib work -t 1ps UserFPGA_Top_TestBench_vhdl 
# Loading C:\Modeltech_xe_starter\win32xoem/../std.standard
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_1164(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_unsigned(body)
# Loading work.ibus_addressmap
# Loading work.ibus_library
# Loading work.usermodule_library
# Loading work.userfpga_top_testbench_vhdl(behavior)
# Loading work.user_top(structural)
# Loading work.userfpga_dcm(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.numeric_std(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.userfpga_dcm_core(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.bufg(bufg_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.ibufg(ibufg_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../std.textio(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_timing(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_primitives(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm(dcm_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_clock_divide_by_2(dcm_clock_divide_by_2_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_maximum_period_check(dcm_maximum_period_check_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_clock_lost(dcm_clock_lost_v)
# ** Warning: (vsim-3473) Component instance "sdramclk : fddrrse" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /userfpga_top_testbench_vhdl/uut  File: UserFPGA_Top.vhdl
# Loading work.userfpga(behavioral)
# Loading work.ibus_buscontroller(behavioral)
# Loading work.ibus_e2iconnector(behavioral)
# Loading work.ibus_busif(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_std_logic_unsigned(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_conv(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_misc(body)
# Loading work.ibus_fifo(ibus_fifo_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3_bhv_ss(behavioral)
# Loading work.usermodule_ram(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.ul_utils(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.mem_init_file_pack_v6_2(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.blkmemsp_pkg_v6_2(body)
# Loading work.usermodule_ram_core(usermodule_ram_core_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.blkmemsp_v6_2(behavioral)
# Loading work.usermodule_chmgr(behavioral)
# Loading work.usermodule_chmgr_timer(behavioral)
# Loading work.ibus_busiflite(behavioral)
# Loading work.usermodule_chmodule(behavioral)
# Loading work.usermodule_chmodule_adc(behavioral)
# Loading work.usermodule_chmodule_trigger(behavioral)
# Loading work.usermodule_chmodule_delay(behavioral)
# Loading work.usermodule_chmodule_delay_1clk_delay(behavioral)
# Loading work.usermodule_chmodule_buffer(behavioral)
# Loading work.usermodule_fifo(behavioral)
# Loading work.usermodule_fifo_core(usermodule_fifo_core_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3_bhv_as(behavioral)
# Loading work.usermodule_eventmgrmodule(behavioral)
# Loading work.usermodule_eventmgrmodule_selector(behavioral)
# Loading work.usermodule_consumermodule_calculator_maxvalue_psd(behavioral)
# Loading work.usermodule_consumermgr(behavioral)
# Loading work.usermodule_led(behavioral)
# Loading work.usermodule_sdramc(behavioral)
# Loading work.spw_sdram_top(sdramcont)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.iobuf(iobuf_v)
# Loading work.spw_sdramstate(statemachine)
# Loading work.spw_adrmpx(mpx_address)
# Loading work.spw_sdraminit(sdram_init)
# ** Warning: Design size of 18093 statements or 301 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf
# .main_pane.workspace.interior.cs.nb.canvas.notebook.cs.page2.cs
# .main_pane.signals.interior.cs
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_consumermgr/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__7/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__6/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__5/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__4/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__3/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__2/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__1/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__0/inst_timer
# ** Error:  Input Error : RST on DCM  must be asserted for 3 CLKIN clock cycles. 
#    Time: 0 ps  Iteration: 3  Instance: /userfpga_top_testbench_vhdl/uut/inst_dcm/inst_userfpga_dcm_core/dcm_inst
do {UserFPGA_Top_TestBench_vhdl.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package ibus_addressmap
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Compiling package ibus_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling package usermodule_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_fifo_core
# -- Compiling architecture usermodule_fifo_core_a of usermodule_fifo_core
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdramstate
# -- Compiling architecture statemachine of spw_sdramstate
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdraminit
# -- Compiling architecture sdram_init of spw_sdraminit
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_adrmpx
# -- Compiling architecture mpx_address of spw_adrmpx
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity ibus_fifo
# -- Compiling architecture ibus_fifo_a of ibus_fifo
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_ram_core
# -- Compiling architecture usermodule_ram_core_a of usermodule_ram_core
# -- Loading package textio
# -- Loading package ul_utils
# -- Loading package mem_init_file_pack_v6_2
# -- Loading package iputils_conv
# -- Loading package blkmemsp_pkg_v6_2
# -- Loading entity blkmemsp_v6_2
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_fifo
# -- Compiling architecture behavioral of usermodule_fifo
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay
# -- Compiling entity usermodule_chmodule_delay_1clk_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay_1clk_delay
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vcomponents
# -- Compiling entity spw_sdram_top
# -- Compiling architecture sdramcont of spw_sdram_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busiflite
# -- Compiling architecture behavioral of ibus_busiflite
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busif
# -- Compiling architecture behavioral of ibus_busif
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_ram
# -- Compiling architecture behavioral of usermodule_ram
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_eventmgrmodule
# -- Compiling architecture behavioral of usermodule_eventmgrmodule
# -- Compiling entity usermodule_eventmgrmodule_selector
# -- Compiling architecture behavioral of usermodule_eventmgrmodule_selector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_trigger
# -- Compiling architecture behavioral of usermodule_chmodule_trigger
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_buffer
# -- Compiling architecture behavioral of usermodule_chmodule_buffer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_adc
# -- Compiling architecture behavioral of usermodule_chmodule_adc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmgr
# -- Compiling architecture behavioral of usermodule_chmgr
# ** Warning: UserModule_ChMgr.vhdl(287): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(291): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(297): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(299): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(301): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(303): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(343): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(345): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(347): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(349): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(351): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(353): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(355): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(357): Case choice must be a locally static expression.
# -- Compiling entity usermodule_chmgr_timer
# -- Compiling architecture behavioral of usermodule_chmgr_timer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_e2iconnector
# -- Compiling architecture behavioral of ibus_e2iconnector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_buscontroller
# -- Compiling architecture behavioral of ibus_buscontroller
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_sdramc
# -- Compiling architecture behavioral of usermodule_sdramc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity usermodule_led
# -- Compiling architecture behavioral of usermodule_led
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermodule_calculator_maxvalue_psd
# -- Compiling architecture behavioral of usermodule_consumermodule_calculator_maxvalue_psd
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermgr
# -- Compiling architecture behavioral of usermodule_consumermgr
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule
# -- Compiling architecture behavioral of usermodule_chmodule
# ** Warning: UserModule_ChModule.vhdl(310): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(312): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(314): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(316): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(318): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(320): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(361): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(363): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(365): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(367): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(369): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(371): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(373): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(375): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(377): Case choice must be a locally static expression.
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity userfpga_dcm_core
# -- Compiling architecture behavioral of userfpga_dcm_core
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_dcm
# -- Compiling architecture behavioral of userfpga_dcm
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Loading package vcomponents
# -- Compiling entity userfpga
# -- Compiling architecture behavioral of userfpga
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity user_top
# -- Compiling architecture structural of user_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_top_testbench_vhdl
# -- Compiling architecture behavior of userfpga_top_testbench_vhdl
# vsim -lib work -t 1ps UserFPGA_Top_TestBench_vhdl 
# Loading C:\Modeltech_xe_starter\win32xoem/../std.standard
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_1164(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_unsigned(body)
# Loading work.ibus_addressmap
# Loading work.ibus_library
# Loading work.usermodule_library
# Loading work.userfpga_top_testbench_vhdl(behavior)
# Loading work.user_top(structural)
# Loading work.userfpga_dcm(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.numeric_std(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.userfpga_dcm_core(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.bufg(bufg_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.ibufg(ibufg_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../std.textio(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_timing(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_primitives(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm(dcm_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_clock_divide_by_2(dcm_clock_divide_by_2_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_maximum_period_check(dcm_maximum_period_check_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_clock_lost(dcm_clock_lost_v)
# ** Warning: (vsim-3473) Component instance "sdramclk : fddrrse" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /userfpga_top_testbench_vhdl/uut  File: UserFPGA_Top.vhdl
# Loading work.userfpga(behavioral)
# Loading work.ibus_buscontroller(behavioral)
# Loading work.ibus_e2iconnector(behavioral)
# Loading work.ibus_busif(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_std_logic_unsigned(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_conv(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_misc(body)
# Loading work.ibus_fifo(ibus_fifo_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3_bhv_ss(behavioral)
# Loading work.usermodule_ram(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.ul_utils(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.mem_init_file_pack_v6_2(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.blkmemsp_pkg_v6_2(body)
# Loading work.usermodule_ram_core(usermodule_ram_core_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.blkmemsp_v6_2(behavioral)
# Loading work.usermodule_chmgr(behavioral)
# Loading work.usermodule_chmgr_timer(behavioral)
# Loading work.ibus_busiflite(behavioral)
# Loading work.usermodule_chmodule(behavioral)
# Loading work.usermodule_chmodule_adc(behavioral)
# Loading work.usermodule_chmodule_trigger(behavioral)
# Loading work.usermodule_chmodule_delay(behavioral)
# Loading work.usermodule_chmodule_delay_1clk_delay(behavioral)
# Loading work.usermodule_chmodule_buffer(behavioral)
# Loading work.usermodule_fifo(behavioral)
# Loading work.usermodule_fifo_core(usermodule_fifo_core_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3_bhv_as(behavioral)
# Loading work.usermodule_eventmgrmodule(behavioral)
# Loading work.usermodule_eventmgrmodule_selector(behavioral)
# Loading work.usermodule_consumermodule_calculator_maxvalue_psd(behavioral)
# Loading work.usermodule_consumermgr(behavioral)
# Loading work.usermodule_led(behavioral)
# Loading work.usermodule_sdramc(behavioral)
# Loading work.spw_sdram_top(sdramcont)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.iobuf(iobuf_v)
# Loading work.spw_sdramstate(statemachine)
# Loading work.spw_adrmpx(mpx_address)
# Loading work.spw_sdraminit(sdram_init)
# ** Warning: Design size of 18097 statements or 301 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf
# .main_pane.workspace.interior.cs.nb.canvas.notebook.cs.page2.cs
# .main_pane.signals.interior.cs
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_consumermgr/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__7/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__6/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__5/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__4/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__3/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__2/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__1/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__0/inst_timer
write format wave -window .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf C:/spc/UserFPGA_8chADCBox/wave.do
do {UserFPGA_Top_TestBench_vhdl.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package ibus_addressmap
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Compiling package ibus_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling package usermodule_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_fifo_core
# -- Compiling architecture usermodule_fifo_core_a of usermodule_fifo_core
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdramstate
# -- Compiling architecture statemachine of spw_sdramstate
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdraminit
# -- Compiling architecture sdram_init of spw_sdraminit
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_adrmpx
# -- Compiling architecture mpx_address of spw_adrmpx
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity ibus_fifo
# -- Compiling architecture ibus_fifo_a of ibus_fifo
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_ram_core
# -- Compiling architecture usermodule_ram_core_a of usermodule_ram_core
# -- Loading package textio
# -- Loading package ul_utils
# -- Loading package mem_init_file_pack_v6_2
# -- Loading package iputils_conv
# -- Loading package blkmemsp_pkg_v6_2
# -- Loading entity blkmemsp_v6_2
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_fifo
# -- Compiling architecture behavioral of usermodule_fifo
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay
# -- Compiling entity usermodule_chmodule_delay_1clk_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay_1clk_delay
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vcomponents
# -- Compiling entity spw_sdram_top
# -- Compiling architecture sdramcont of spw_sdram_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busiflite
# -- Compiling architecture behavioral of ibus_busiflite
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busif
# -- Compiling architecture behavioral of ibus_busif
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_ram
# -- Compiling architecture behavioral of usermodule_ram
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_eventmgrmodule
# -- Compiling architecture behavioral of usermodule_eventmgrmodule
# -- Compiling entity usermodule_eventmgrmodule_selector
# -- Compiling architecture behavioral of usermodule_eventmgrmodule_selector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_trigger
# -- Compiling architecture behavioral of usermodule_chmodule_trigger
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_buffer
# -- Compiling architecture behavioral of usermodule_chmodule_buffer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_adc
# -- Compiling architecture behavioral of usermodule_chmodule_adc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmgr
# -- Compiling architecture behavioral of usermodule_chmgr
# ** Warning: UserModule_ChMgr.vhdl(287): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(291): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(297): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(299): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(301): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(303): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(343): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(345): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(347): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(349): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(351): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(353): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(355): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(357): Case choice must be a locally static expression.
# -- Compiling entity usermodule_chmgr_timer
# -- Compiling architecture behavioral of usermodule_chmgr_timer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_e2iconnector
# -- Compiling architecture behavioral of ibus_e2iconnector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_buscontroller
# -- Compiling architecture behavioral of ibus_buscontroller
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_sdramc
# -- Compiling architecture behavioral of usermodule_sdramc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity usermodule_led
# -- Compiling architecture behavioral of usermodule_led
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermodule_calculator_maxvalue_psd
# -- Compiling architecture behavioral of usermodule_consumermodule_calculator_maxvalue_psd
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermgr
# -- Compiling architecture behavioral of usermodule_consumermgr
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule
# -- Compiling architecture behavioral of usermodule_chmodule
# ** Warning: UserModule_ChModule.vhdl(310): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(312): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(314): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(316): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(318): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(320): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(361): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(363): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(365): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(367): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(369): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(371): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(373): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(375): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(377): Case choice must be a locally static expression.
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity userfpga_dcm_core
# -- Compiling architecture behavioral of userfpga_dcm_core
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_dcm
# -- Compiling architecture behavioral of userfpga_dcm
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Loading package vcomponents
# -- Compiling entity userfpga
# -- Compiling architecture behavioral of userfpga
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity user_top
# -- Compiling architecture structural of user_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_top_testbench_vhdl
# -- Compiling architecture behavior of userfpga_top_testbench_vhdl
# vsim -lib work -t 1ps UserFPGA_Top_TestBench_vhdl 
# Loading C:\Modeltech_xe_starter\win32xoem/../std.standard
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_1164(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_unsigned(body)
# Loading work.ibus_addressmap
# Loading work.ibus_library
# Loading work.usermodule_library
# Loading work.userfpga_top_testbench_vhdl(behavior)
# Loading work.user_top(structural)
# Loading work.userfpga_dcm(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.numeric_std(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.userfpga_dcm_core(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.bufg(bufg_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.ibufg(ibufg_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../std.textio(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_timing(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_primitives(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm(dcm_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_clock_divide_by_2(dcm_clock_divide_by_2_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_maximum_period_check(dcm_maximum_period_check_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_clock_lost(dcm_clock_lost_v)
# ** Warning: (vsim-3473) Component instance "sdramclk : fddrrse" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /userfpga_top_testbench_vhdl/uut  File: UserFPGA_Top.vhdl
# Loading work.userfpga(behavioral)
# Loading work.ibus_buscontroller(behavioral)
# Loading work.ibus_e2iconnector(behavioral)
# Loading work.ibus_busif(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_std_logic_unsigned(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_conv(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_misc(body)
# Loading work.ibus_fifo(ibus_fifo_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3_bhv_ss(behavioral)
# Loading work.usermodule_ram(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.ul_utils(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.mem_init_file_pack_v6_2(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.blkmemsp_pkg_v6_2(body)
# Loading work.usermodule_ram_core(usermodule_ram_core_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.blkmemsp_v6_2(behavioral)
# Loading work.usermodule_chmgr(behavioral)
# Loading work.usermodule_chmgr_timer(behavioral)
# Loading work.ibus_busiflite(behavioral)
# Loading work.usermodule_chmodule(behavioral)
# Loading work.usermodule_chmodule_adc(behavioral)
# Loading work.usermodule_chmodule_trigger(behavioral)
# Loading work.usermodule_chmodule_delay(behavioral)
# Loading work.usermodule_chmodule_delay_1clk_delay(behavioral)
# Loading work.usermodule_chmodule_buffer(behavioral)
# Loading work.usermodule_fifo(behavioral)
# Loading work.usermodule_fifo_core(usermodule_fifo_core_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3_bhv_as(behavioral)
# Loading work.usermodule_eventmgrmodule(behavioral)
# Loading work.usermodule_eventmgrmodule_selector(behavioral)
# Loading work.usermodule_consumermodule_calculator_maxvalue_psd(behavioral)
# Loading work.usermodule_consumermgr(behavioral)
# Loading work.usermodule_led(behavioral)
# Loading work.usermodule_sdramc(behavioral)
# Loading work.spw_sdram_top(sdramcont)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.iobuf(iobuf_v)
# Loading work.spw_sdramstate(statemachine)
# Loading work.spw_adrmpx(mpx_address)
# Loading work.spw_sdraminit(sdram_init)
# ** Warning: Design size of 18097 statements or 301 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf
# .main_pane.workspace.interior.cs.nb.canvas.notebook.cs.page2.cs
# .main_pane.signals.interior.cs
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_consumermgr/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__7/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__6/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__5/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__4/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__3/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__2/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__1/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__0/inst_timer
do {UserFPGA_Top_TestBench_vhdl.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package ibus_addressmap
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Compiling package ibus_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling package usermodule_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_fifo_core
# -- Compiling architecture usermodule_fifo_core_a of usermodule_fifo_core
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdramstate
# -- Compiling architecture statemachine of spw_sdramstate
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdraminit
# -- Compiling architecture sdram_init of spw_sdraminit
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_adrmpx
# -- Compiling architecture mpx_address of spw_adrmpx
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity ibus_fifo
# -- Compiling architecture ibus_fifo_a of ibus_fifo
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_ram_core
# -- Compiling architecture usermodule_ram_core_a of usermodule_ram_core
# -- Loading package textio
# -- Loading package ul_utils
# -- Loading package mem_init_file_pack_v6_2
# -- Loading package iputils_conv
# -- Loading package blkmemsp_pkg_v6_2
# -- Loading entity blkmemsp_v6_2
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_fifo
# -- Compiling architecture behavioral of usermodule_fifo
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay
# -- Compiling entity usermodule_chmodule_delay_1clk_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay_1clk_delay
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vcomponents
# -- Compiling entity spw_sdram_top
# -- Compiling architecture sdramcont of spw_sdram_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busiflite
# -- Compiling architecture behavioral of ibus_busiflite
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busif
# -- Compiling architecture behavioral of ibus_busif
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_ram
# -- Compiling architecture behavioral of usermodule_ram
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_eventmgrmodule
# -- Compiling architecture behavioral of usermodule_eventmgrmodule
# -- Compiling entity usermodule_eventmgrmodule_selector
# -- Compiling architecture behavioral of usermodule_eventmgrmodule_selector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_trigger
# -- Compiling architecture behavioral of usermodule_chmodule_trigger
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_buffer
# -- Compiling architecture behavioral of usermodule_chmodule_buffer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_adc
# -- Compiling architecture behavioral of usermodule_chmodule_adc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmgr
# -- Compiling architecture behavioral of usermodule_chmgr
# ** Warning: UserModule_ChMgr.vhdl(287): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(291): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(297): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(299): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(301): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(303): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(343): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(345): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(347): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(349): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(351): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(353): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(355): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(357): Case choice must be a locally static expression.
# -- Compiling entity usermodule_chmgr_timer
# -- Compiling architecture behavioral of usermodule_chmgr_timer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_e2iconnector
# -- Compiling architecture behavioral of ibus_e2iconnector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_buscontroller
# -- Compiling architecture behavioral of ibus_buscontroller
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_sdramc
# -- Compiling architecture behavioral of usermodule_sdramc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity usermodule_led
# -- Compiling architecture behavioral of usermodule_led
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermodule_calculator_maxvalue_psd
# -- Compiling architecture behavioral of usermodule_consumermodule_calculator_maxvalue_psd
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermgr
# -- Compiling architecture behavioral of usermodule_consumermgr
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule
# -- Compiling architecture behavioral of usermodule_chmodule
# ** Warning: UserModule_ChModule.vhdl(310): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(312): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(314): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(316): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(318): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(320): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(361): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(363): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(365): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(367): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(369): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(371): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(373): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(375): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(377): Case choice must be a locally static expression.
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity userfpga_dcm_core
# -- Compiling architecture behavioral of userfpga_dcm_core
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_dcm
# -- Compiling architecture behavioral of userfpga_dcm
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Loading package vcomponents
# -- Compiling entity userfpga
# -- Compiling architecture behavioral of userfpga
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity user_top
# -- Compiling architecture structural of user_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_top_testbench_vhdl
# -- Compiling architecture behavior of userfpga_top_testbench_vhdl
# vsim -lib work -t 1ps UserFPGA_Top_TestBench_vhdl 
# Loading C:\Modeltech_xe_starter\win32xoem/../std.standard
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_1164(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_unsigned(body)
# Loading work.ibus_addressmap
# Loading work.ibus_library
# Loading work.usermodule_library
# Loading work.userfpga_top_testbench_vhdl(behavior)
# Loading work.user_top(structural)
# Loading work.userfpga_dcm(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.numeric_std(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.userfpga_dcm_core(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.bufg(bufg_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.ibufg(ibufg_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../std.textio(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_timing(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_primitives(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm(dcm_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_clock_divide_by_2(dcm_clock_divide_by_2_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_maximum_period_check(dcm_maximum_period_check_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_clock_lost(dcm_clock_lost_v)
# ** Warning: (vsim-3473) Component instance "sdramclk : fddrrse" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /userfpga_top_testbench_vhdl/uut  File: UserFPGA_Top.vhdl
# Loading work.userfpga(behavioral)
# Loading work.ibus_buscontroller(behavioral)
# Loading work.ibus_e2iconnector(behavioral)
# Loading work.ibus_busif(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_std_logic_unsigned(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_conv(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_misc(body)
# Loading work.ibus_fifo(ibus_fifo_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3_bhv_ss(behavioral)
# Loading work.usermodule_ram(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.ul_utils(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.mem_init_file_pack_v6_2(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.blkmemsp_pkg_v6_2(body)
# Loading work.usermodule_ram_core(usermodule_ram_core_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.blkmemsp_v6_2(behavioral)
# Loading work.usermodule_chmgr(behavioral)
# Loading work.usermodule_chmgr_timer(behavioral)
# Loading work.ibus_busiflite(behavioral)
# Loading work.usermodule_chmodule(behavioral)
# Loading work.usermodule_chmodule_adc(behavioral)
# Loading work.usermodule_chmodule_trigger(behavioral)
# Loading work.usermodule_chmodule_delay(behavioral)
# Loading work.usermodule_chmodule_delay_1clk_delay(behavioral)
# Loading work.usermodule_chmodule_buffer(behavioral)
# Loading work.usermodule_fifo(behavioral)
# Loading work.usermodule_fifo_core(usermodule_fifo_core_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3_bhv_as(behavioral)
# Loading work.usermodule_eventmgrmodule(behavioral)
# Loading work.usermodule_eventmgrmodule_selector(behavioral)
# Loading work.usermodule_consumermodule_calculator_maxvalue_psd(behavioral)
# Loading work.usermodule_consumermgr(behavioral)
# Loading work.usermodule_led(behavioral)
# Loading work.usermodule_sdramc(behavioral)
# Loading work.spw_sdram_top(sdramcont)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.iobuf(iobuf_v)
# Loading work.spw_sdramstate(statemachine)
# Loading work.spw_adrmpx(mpx_address)
# Loading work.spw_sdraminit(sdram_init)
# ** Warning: Design size of 18096 statements or 301 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf
# .main_pane.workspace.interior.cs.nb.canvas.notebook.cs.page2.cs
# .main_pane.signals.interior.cs
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_consumermgr/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__7/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__6/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__5/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__4/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__3/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__2/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__1/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__0/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
do {UserFPGA_Top_TestBench_vhdl.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package ibus_addressmap
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Compiling package ibus_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling package usermodule_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_fifo_core
# -- Compiling architecture usermodule_fifo_core_a of usermodule_fifo_core
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdramstate
# -- Compiling architecture statemachine of spw_sdramstate
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdraminit
# -- Compiling architecture sdram_init of spw_sdraminit
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_adrmpx
# -- Compiling architecture mpx_address of spw_adrmpx
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity ibus_fifo
# -- Compiling architecture ibus_fifo_a of ibus_fifo
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_ram_core
# -- Compiling architecture usermodule_ram_core_a of usermodule_ram_core
# -- Loading package textio
# -- Loading package ul_utils
# -- Loading package mem_init_file_pack_v6_2
# -- Loading package iputils_conv
# -- Loading package blkmemsp_pkg_v6_2
# -- Loading entity blkmemsp_v6_2
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_fifo
# -- Compiling architecture behavioral of usermodule_fifo
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay
# -- Compiling entity usermodule_chmodule_delay_1clk_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay_1clk_delay
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vcomponents
# -- Compiling entity spw_sdram_top
# -- Compiling architecture sdramcont of spw_sdram_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busiflite
# -- Compiling architecture behavioral of ibus_busiflite
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busif
# -- Compiling architecture behavioral of ibus_busif
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_ram
# -- Compiling architecture behavioral of usermodule_ram
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_eventmgrmodule
# -- Compiling architecture behavioral of usermodule_eventmgrmodule
# -- Compiling entity usermodule_eventmgrmodule_selector
# -- Compiling architecture behavioral of usermodule_eventmgrmodule_selector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_trigger
# -- Compiling architecture behavioral of usermodule_chmodule_trigger
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_buffer
# -- Compiling architecture behavioral of usermodule_chmodule_buffer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_adc
# -- Compiling architecture behavioral of usermodule_chmodule_adc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmgr
# -- Compiling architecture behavioral of usermodule_chmgr
# ** Warning: UserModule_ChMgr.vhdl(287): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(291): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(297): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(299): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(301): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(303): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(343): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(345): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(347): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(349): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(351): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(353): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(355): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(357): Case choice must be a locally static expression.
# -- Compiling entity usermodule_chmgr_timer
# -- Compiling architecture behavioral of usermodule_chmgr_timer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_e2iconnector
# -- Compiling architecture behavioral of ibus_e2iconnector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_buscontroller
# -- Compiling architecture behavioral of ibus_buscontroller
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_sdramc
# -- Compiling architecture behavioral of usermodule_sdramc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity usermodule_led
# -- Compiling architecture behavioral of usermodule_led
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermodule_calculator_maxvalue_psd
# -- Compiling architecture behavioral of usermodule_consumermodule_calculator_maxvalue_psd
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermgr
# -- Compiling architecture behavioral of usermodule_consumermgr
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule
# -- Compiling architecture behavioral of usermodule_chmodule
# ** Warning: UserModule_ChModule.vhdl(310): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(312): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(314): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(316): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(318): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(320): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(361): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(363): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(365): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(367): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(369): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(371): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(373): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(375): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(377): Case choice must be a locally static expression.
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity userfpga_dcm_core
# -- Compiling architecture behavioral of userfpga_dcm_core
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_dcm
# -- Compiling architecture behavioral of userfpga_dcm
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Loading package vcomponents
# -- Compiling entity userfpga
# -- Compiling architecture behavioral of userfpga
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity user_top
# -- Compiling architecture structural of user_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_top_testbench_vhdl
# -- Compiling architecture behavior of userfpga_top_testbench_vhdl
# vsim -lib work -t 1ps UserFPGA_Top_TestBench_vhdl 
# Loading C:\Modeltech_xe_starter\win32xoem/../std.standard
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_1164(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_unsigned(body)
# Loading work.ibus_addressmap
# Loading work.ibus_library
# Loading work.usermodule_library
# Loading work.userfpga_top_testbench_vhdl(behavior)
# Loading work.user_top(structural)
# Loading work.userfpga_dcm(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.numeric_std(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.userfpga_dcm_core(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.bufg(bufg_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.ibufg(ibufg_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../std.textio(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_timing(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_primitives(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm(dcm_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_clock_divide_by_2(dcm_clock_divide_by_2_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_maximum_period_check(dcm_maximum_period_check_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_clock_lost(dcm_clock_lost_v)
# ** Warning: (vsim-3473) Component instance "sdramclk : fddrrse" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /userfpga_top_testbench_vhdl/uut  File: UserFPGA_Top.vhdl
# Loading work.userfpga(behavioral)
# Loading work.ibus_buscontroller(behavioral)
# Loading work.ibus_e2iconnector(behavioral)
# Loading work.ibus_busif(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_std_logic_unsigned(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_conv(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_misc(body)
# Loading work.ibus_fifo(ibus_fifo_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3_bhv_ss(behavioral)
# Loading work.usermodule_ram(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.ul_utils(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.mem_init_file_pack_v6_2(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.blkmemsp_pkg_v6_2(body)
# Loading work.usermodule_ram_core(usermodule_ram_core_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.blkmemsp_v6_2(behavioral)
# Loading work.usermodule_chmgr(behavioral)
# Loading work.usermodule_chmgr_timer(behavioral)
# Loading work.ibus_busiflite(behavioral)
# Loading work.usermodule_chmodule(behavioral)
# Loading work.usermodule_chmodule_adc(behavioral)
# Loading work.usermodule_chmodule_trigger(behavioral)
# Loading work.usermodule_chmodule_delay(behavioral)
# Loading work.usermodule_chmodule_delay_1clk_delay(behavioral)
# Loading work.usermodule_chmodule_buffer(behavioral)
# Loading work.usermodule_fifo(behavioral)
# Loading work.usermodule_fifo_core(usermodule_fifo_core_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3_bhv_as(behavioral)
# Loading work.usermodule_eventmgrmodule(behavioral)
# Loading work.usermodule_eventmgrmodule_selector(behavioral)
# Loading work.usermodule_consumermodule_calculator_maxvalue_psd(behavioral)
# Loading work.usermodule_consumermgr(behavioral)
# Loading work.usermodule_led(behavioral)
# Loading work.usermodule_sdramc(behavioral)
# Loading work.spw_sdram_top(sdramcont)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.iobuf(iobuf_v)
# Loading work.spw_sdramstate(statemachine)
# Loading work.spw_adrmpx(mpx_address)
# Loading work.spw_sdraminit(sdram_init)
# ** Warning: Design size of 18095 statements or 301 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf
# .main_pane.workspace.interior.cs.nb.canvas.notebook.cs.page2.cs
# .main_pane.signals.interior.cs
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_consumermgr/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__7/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__6/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__5/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__4/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__3/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__2/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__1/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__0/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
write format wave -window .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf C:/spc/UserFPGA_8chADCBox/wave.do
do {UserFPGA_Top_TestBench_vhdl.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package ibus_addressmap
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Compiling package ibus_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling package usermodule_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_fifo_core
# -- Compiling architecture usermodule_fifo_core_a of usermodule_fifo_core
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdramstate
# -- Compiling architecture statemachine of spw_sdramstate
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdraminit
# -- Compiling architecture sdram_init of spw_sdraminit
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_adrmpx
# -- Compiling architecture mpx_address of spw_adrmpx
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity ibus_fifo
# -- Compiling architecture ibus_fifo_a of ibus_fifo
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_ram_core
# -- Compiling architecture usermodule_ram_core_a of usermodule_ram_core
# -- Loading package textio
# -- Loading package ul_utils
# -- Loading package mem_init_file_pack_v6_2
# -- Loading package iputils_conv
# -- Loading package blkmemsp_pkg_v6_2
# -- Loading entity blkmemsp_v6_2
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_fifo
# -- Compiling architecture behavioral of usermodule_fifo
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay
# -- Compiling entity usermodule_chmodule_delay_1clk_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay_1clk_delay
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vcomponents
# -- Compiling entity spw_sdram_top
# -- Compiling architecture sdramcont of spw_sdram_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busiflite
# -- Compiling architecture behavioral of ibus_busiflite
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busif
# -- Compiling architecture behavioral of ibus_busif
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_ram
# -- Compiling architecture behavioral of usermodule_ram
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_eventmgrmodule
# -- Compiling architecture behavioral of usermodule_eventmgrmodule
# -- Compiling entity usermodule_eventmgrmodule_selector
# -- Compiling architecture behavioral of usermodule_eventmgrmodule_selector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_trigger
# -- Compiling architecture behavioral of usermodule_chmodule_trigger
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_buffer
# -- Compiling architecture behavioral of usermodule_chmodule_buffer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_adc
# -- Compiling architecture behavioral of usermodule_chmodule_adc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmgr
# -- Compiling architecture behavioral of usermodule_chmgr
# ** Warning: UserModule_ChMgr.vhdl(287): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(291): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(297): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(299): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(301): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(303): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(343): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(345): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(347): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(349): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(351): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(353): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(355): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(357): Case choice must be a locally static expression.
# -- Compiling entity usermodule_chmgr_timer
# -- Compiling architecture behavioral of usermodule_chmgr_timer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_e2iconnector
# -- Compiling architecture behavioral of ibus_e2iconnector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_buscontroller
# -- Compiling architecture behavioral of ibus_buscontroller
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_sdramc
# -- Compiling architecture behavioral of usermodule_sdramc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity usermodule_led
# -- Compiling architecture behavioral of usermodule_led
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermodule_calculator_maxvalue_psd
# -- Compiling architecture behavioral of usermodule_consumermodule_calculator_maxvalue_psd
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermgr
# -- Compiling architecture behavioral of usermodule_consumermgr
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule
# -- Compiling architecture behavioral of usermodule_chmodule
# ** Warning: UserModule_ChModule.vhdl(310): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(312): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(314): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(316): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(318): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(320): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(361): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(363): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(365): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(367): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(369): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(371): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(373): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(375): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(377): Case choice must be a locally static expression.
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity userfpga_dcm_core
# -- Compiling architecture behavioral of userfpga_dcm_core
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_dcm
# -- Compiling architecture behavioral of userfpga_dcm
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Loading package vcomponents
# -- Compiling entity userfpga
# -- Compiling architecture behavioral of userfpga
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity user_top
# -- Compiling architecture structural of user_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_top_testbench_vhdl
# -- Compiling architecture behavior of userfpga_top_testbench_vhdl
# vsim -lib work -t 1ps UserFPGA_Top_TestBench_vhdl 
# Loading C:\Modeltech_xe_starter\win32xoem/../std.standard
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_1164(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_unsigned(body)
# Loading work.ibus_addressmap
# Loading work.ibus_library
# Loading work.usermodule_library
# Loading work.userfpga_top_testbench_vhdl(behavior)
# Loading work.user_top(structural)
# Loading work.userfpga_dcm(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.numeric_std(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.userfpga_dcm_core(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.bufg(bufg_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.ibufg(ibufg_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../std.textio(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_timing(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_primitives(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm(dcm_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_clock_divide_by_2(dcm_clock_divide_by_2_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_maximum_period_check(dcm_maximum_period_check_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_clock_lost(dcm_clock_lost_v)
# ** Warning: (vsim-3473) Component instance "sdramclk : fddrrse" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /userfpga_top_testbench_vhdl/uut  File: UserFPGA_Top.vhdl
# Loading work.userfpga(behavioral)
# Loading work.ibus_buscontroller(behavioral)
# Loading work.ibus_e2iconnector(behavioral)
# Loading work.ibus_busif(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_std_logic_unsigned(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_conv(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_misc(body)
# Loading work.ibus_fifo(ibus_fifo_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3_bhv_ss(behavioral)
# Loading work.usermodule_ram(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.ul_utils(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.mem_init_file_pack_v6_2(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.blkmemsp_pkg_v6_2(body)
# Loading work.usermodule_ram_core(usermodule_ram_core_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.blkmemsp_v6_2(behavioral)
# Loading work.usermodule_chmgr(behavioral)
# Loading work.usermodule_chmgr_timer(behavioral)
# Loading work.ibus_busiflite(behavioral)
# Loading work.usermodule_chmodule(behavioral)
# Loading work.usermodule_chmodule_adc(behavioral)
# Loading work.usermodule_chmodule_trigger(behavioral)
# Loading work.usermodule_chmodule_delay(behavioral)
# Loading work.usermodule_chmodule_delay_1clk_delay(behavioral)
# Loading work.usermodule_chmodule_buffer(behavioral)
# Loading work.usermodule_fifo(behavioral)
# Loading work.usermodule_fifo_core(usermodule_fifo_core_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3_bhv_as(behavioral)
# Loading work.usermodule_eventmgrmodule(behavioral)
# Loading work.usermodule_eventmgrmodule_selector(behavioral)
# Loading work.usermodule_consumermodule_calculator_maxvalue_psd(behavioral)
# Loading work.usermodule_consumermgr(behavioral)
# Loading work.usermodule_led(behavioral)
# Loading work.usermodule_sdramc(behavioral)
# Loading work.spw_sdram_top(sdramcont)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.iobuf(iobuf_v)
# Loading work.spw_sdramstate(statemachine)
# Loading work.spw_adrmpx(mpx_address)
# Loading work.spw_sdraminit(sdram_init)
# ** Warning: Design size of 18095 statements or 301 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf
# .main_pane.workspace.interior.cs.nb.canvas.notebook.cs.page2.cs
# .main_pane.signals.interior.cs
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_consumermgr/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__7/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__6/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__5/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__4/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__3/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__2/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__1/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__0/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
write format wave -window .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf C:/spc/UserFPGA_8chADCBox/wave.do
do {UserFPGA_Top_TestBench_vhdl.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package ibus_addressmap
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Compiling package ibus_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling package usermodule_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_fifo_core
# -- Compiling architecture usermodule_fifo_core_a of usermodule_fifo_core
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdramstate
# -- Compiling architecture statemachine of spw_sdramstate
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdraminit
# -- Compiling architecture sdram_init of spw_sdraminit
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_adrmpx
# -- Compiling architecture mpx_address of spw_adrmpx
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity ibus_fifo
# -- Compiling architecture ibus_fifo_a of ibus_fifo
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_ram_core
# -- Compiling architecture usermodule_ram_core_a of usermodule_ram_core
# -- Loading package textio
# -- Loading package ul_utils
# -- Loading package mem_init_file_pack_v6_2
# -- Loading package iputils_conv
# -- Loading package blkmemsp_pkg_v6_2
# -- Loading entity blkmemsp_v6_2
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_fifo
# -- Compiling architecture behavioral of usermodule_fifo
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay
# -- Compiling entity usermodule_chmodule_delay_1clk_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay_1clk_delay
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vcomponents
# -- Compiling entity spw_sdram_top
# -- Compiling architecture sdramcont of spw_sdram_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busiflite
# -- Compiling architecture behavioral of ibus_busiflite
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busif
# -- Compiling architecture behavioral of ibus_busif
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_ram
# -- Compiling architecture behavioral of usermodule_ram
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_eventmgrmodule
# -- Compiling architecture behavioral of usermodule_eventmgrmodule
# -- Compiling entity usermodule_eventmgrmodule_selector
# -- Compiling architecture behavioral of usermodule_eventmgrmodule_selector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_trigger
# -- Compiling architecture behavioral of usermodule_chmodule_trigger
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_buffer
# -- Compiling architecture behavioral of usermodule_chmodule_buffer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_adc
# -- Compiling architecture behavioral of usermodule_chmodule_adc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmgr
# -- Compiling architecture behavioral of usermodule_chmgr
# ** Warning: UserModule_ChMgr.vhdl(287): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(291): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(297): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(299): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(301): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(303): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(343): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(345): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(347): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(349): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(351): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(353): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(355): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(357): Case choice must be a locally static expression.
# -- Compiling entity usermodule_chmgr_timer
# -- Compiling architecture behavioral of usermodule_chmgr_timer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_e2iconnector
# -- Compiling architecture behavioral of ibus_e2iconnector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_buscontroller
# -- Compiling architecture behavioral of ibus_buscontroller
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_sdramc
# -- Compiling architecture behavioral of usermodule_sdramc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity usermodule_led
# -- Compiling architecture behavioral of usermodule_led
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermodule_calculator_maxvalue_psd
# -- Compiling architecture behavioral of usermodule_consumermodule_calculator_maxvalue_psd
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermgr
# -- Compiling architecture behavioral of usermodule_consumermgr
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule
# -- Compiling architecture behavioral of usermodule_chmodule
# ** Warning: UserModule_ChModule.vhdl(310): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(312): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(314): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(316): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(318): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(320): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(361): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(363): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(365): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(367): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(369): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(371): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(373): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(375): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(377): Case choice must be a locally static expression.
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity userfpga_dcm_core
# -- Compiling architecture behavioral of userfpga_dcm_core
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_dcm
# -- Compiling architecture behavioral of userfpga_dcm
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Loading package vcomponents
# -- Compiling entity userfpga
# -- Compiling architecture behavioral of userfpga
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity user_top
# -- Compiling architecture structural of user_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_top_testbench_vhdl
# -- Compiling architecture behavior of userfpga_top_testbench_vhdl
# vsim -lib work -t 1ps UserFPGA_Top_TestBench_vhdl 
# Loading C:\Modeltech_xe_starter\win32xoem/../std.standard
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_1164(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_unsigned(body)
# Loading work.ibus_addressmap
# Loading work.ibus_library
# Loading work.usermodule_library
# Loading work.userfpga_top_testbench_vhdl(behavior)
# Loading work.user_top(structural)
# Loading work.userfpga_dcm(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.numeric_std(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.userfpga_dcm_core(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.bufg(bufg_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.ibufg(ibufg_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../std.textio(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_timing(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_primitives(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm(dcm_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_clock_divide_by_2(dcm_clock_divide_by_2_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_maximum_period_check(dcm_maximum_period_check_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_clock_lost(dcm_clock_lost_v)
# ** Warning: (vsim-3473) Component instance "sdramclk : fddrrse" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /userfpga_top_testbench_vhdl/uut  File: UserFPGA_Top.vhdl
# Loading work.userfpga(behavioral)
# Loading work.ibus_buscontroller(behavioral)
# Loading work.ibus_e2iconnector(behavioral)
# Loading work.ibus_busif(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_std_logic_unsigned(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_conv(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_misc(body)
# Loading work.ibus_fifo(ibus_fifo_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3_bhv_ss(behavioral)
# Loading work.usermodule_ram(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.ul_utils(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.mem_init_file_pack_v6_2(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.blkmemsp_pkg_v6_2(body)
# Loading work.usermodule_ram_core(usermodule_ram_core_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.blkmemsp_v6_2(behavioral)
# Loading work.usermodule_chmgr(behavioral)
# Loading work.usermodule_chmgr_timer(behavioral)
# Loading work.ibus_busiflite(behavioral)
# Loading work.usermodule_chmodule(behavioral)
# Loading work.usermodule_chmodule_adc(behavioral)
# Loading work.usermodule_chmodule_trigger(behavioral)
# Loading work.usermodule_chmodule_delay(behavioral)
# Loading work.usermodule_chmodule_delay_1clk_delay(behavioral)
# Loading work.usermodule_chmodule_buffer(behavioral)
# Loading work.usermodule_fifo(behavioral)
# Loading work.usermodule_fifo_core(usermodule_fifo_core_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3_bhv_as(behavioral)
# Loading work.usermodule_eventmgrmodule(behavioral)
# Loading work.usermodule_eventmgrmodule_selector(behavioral)
# Loading work.usermodule_consumermodule_calculator_maxvalue_psd(behavioral)
# Loading work.usermodule_consumermgr(behavioral)
# Loading work.usermodule_led(behavioral)
# Loading work.usermodule_sdramc(behavioral)
# Loading work.spw_sdram_top(sdramcont)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.iobuf(iobuf_v)
# Loading work.spw_sdramstate(statemachine)
# Loading work.spw_adrmpx(mpx_address)
# Loading work.spw_sdraminit(sdram_init)
# ** Warning: Design size of 18095 statements or 301 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf
# .main_pane.workspace.interior.cs.nb.canvas.notebook.cs.page2.cs
# .main_pane.signals.interior.cs
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_consumermgr/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__7/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__6/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__5/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__4/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__3/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__2/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__1/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__0/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
do {UserFPGA_Top_TestBench_vhdl.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package ibus_addressmap
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Compiling package ibus_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling package usermodule_library
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_fifo_core
# -- Compiling architecture usermodule_fifo_core_a of usermodule_fifo_core
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdramstate
# -- Compiling architecture statemachine of spw_sdramstate
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_sdraminit
# -- Compiling architecture sdram_init of spw_sdraminit
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity spw_adrmpx
# -- Compiling architecture mpx_address of spw_adrmpx
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity ibus_fifo
# -- Compiling architecture ibus_fifo_a of ibus_fifo
# -- Loading package iputils_std_logic_arith
# -- Loading package iputils_std_logic_unsigned
# -- Loading package textio
# -- Loading package iputils_conv
# -- Loading package iputils_misc
# -- Loading entity fifo_generator_v3_3_bhv_as
# -- Loading entity fifo_generator_v3_3_bhv_ss
# -- Loading entity fifo_generator_v3_3
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usermodule_ram_core
# -- Compiling architecture usermodule_ram_core_a of usermodule_ram_core
# -- Loading package textio
# -- Loading package ul_utils
# -- Loading package mem_init_file_pack_v6_2
# -- Loading package iputils_conv
# -- Loading package blkmemsp_pkg_v6_2
# -- Loading entity blkmemsp_v6_2
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_fifo
# -- Compiling architecture behavioral of usermodule_fifo
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay
# -- Compiling entity usermodule_chmodule_delay_1clk_delay
# -- Compiling architecture behavioral of usermodule_chmodule_delay_1clk_delay
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vcomponents
# -- Compiling entity spw_sdram_top
# -- Compiling architecture sdramcont of spw_sdram_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busiflite
# -- Compiling architecture behavioral of ibus_busiflite
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_busif
# -- Compiling architecture behavioral of ibus_busif
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_ram
# -- Compiling architecture behavioral of usermodule_ram
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_eventmgrmodule
# -- Compiling architecture behavioral of usermodule_eventmgrmodule
# -- Compiling entity usermodule_eventmgrmodule_selector
# -- Compiling architecture behavioral of usermodule_eventmgrmodule_selector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_trigger
# -- Compiling architecture behavioral of usermodule_chmodule_trigger
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_buffer
# -- Compiling architecture behavioral of usermodule_chmodule_buffer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule_adc
# -- Compiling architecture behavioral of usermodule_chmodule_adc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmgr
# -- Compiling architecture behavioral of usermodule_chmgr
# ** Warning: UserModule_ChMgr.vhdl(287): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(291): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(297): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(299): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(301): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(303): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(343): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(345): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(347): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(349): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(351): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(353): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(355): Case choice must be a locally static expression.
# ** Warning: UserModule_ChMgr.vhdl(357): Case choice must be a locally static expression.
# -- Compiling entity usermodule_chmgr_timer
# -- Compiling architecture behavioral of usermodule_chmgr_timer
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_e2iconnector
# -- Compiling architecture behavioral of ibus_e2iconnector
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity ibus_buscontroller
# -- Compiling architecture behavioral of ibus_buscontroller
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_sdramc
# -- Compiling architecture behavioral of usermodule_sdramc
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Compiling entity usermodule_led
# -- Compiling architecture behavioral of usermodule_led
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermodule_calculator_maxvalue_psd
# -- Compiling architecture behavioral of usermodule_consumermodule_calculator_maxvalue_psd
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_consumermgr
# -- Compiling architecture behavioral of usermodule_consumermgr
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity usermodule_chmodule
# -- Compiling architecture behavioral of usermodule_chmodule
# ** Warning: UserModule_ChModule.vhdl(310): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(312): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(314): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(316): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(318): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(320): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(361): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(363): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(365): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(367): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(369): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(371): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(373): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(375): Case choice must be a locally static expression.
# ** Warning: UserModule_ChModule.vhdl(377): Case choice must be a locally static expression.
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity userfpga_dcm_core
# -- Compiling architecture behavioral of userfpga_dcm_core
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_dcm
# -- Compiling architecture behavioral of userfpga_dcm
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Loading package vcomponents
# -- Compiling entity userfpga
# -- Compiling architecture behavioral of userfpga
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity user_top
# -- Compiling architecture structural of user_top
# Model Technology ModelSim XE III vcom 6.2g Compiler 2007.02 Feb 22 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package ibus_addressmap
# -- Loading package ibus_library
# -- Loading package usermodule_library
# -- Compiling entity userfpga_top_testbench_vhdl
# -- Compiling architecture behavior of userfpga_top_testbench_vhdl
# vsim -lib work -t 1ps UserFPGA_Top_TestBench_vhdl 
# Loading C:\Modeltech_xe_starter\win32xoem/../std.standard
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_1164(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_unsigned(body)
# Loading work.ibus_addressmap
# Loading work.ibus_library
# Loading work.usermodule_library
# Loading work.userfpga_top_testbench_vhdl(behavior)
# Loading work.user_top(structural)
# Loading work.userfpga_dcm(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.numeric_std(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.userfpga_dcm_core(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.bufg(bufg_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.ibufg(ibufg_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../std.textio(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_timing(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_primitives(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm(dcm_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_clock_divide_by_2(dcm_clock_divide_by_2_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_maximum_period_check(dcm_maximum_period_check_v)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.dcm_clock_lost(dcm_clock_lost_v)
# ** Warning: (vsim-3473) Component instance "sdramclk : fddrrse" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /userfpga_top_testbench_vhdl/uut  File: UserFPGA_Top.vhdl
# Loading work.userfpga(behavioral)
# Loading work.ibus_buscontroller(behavioral)
# Loading work.ibus_e2iconnector(behavioral)
# Loading work.ibus_busif(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_std_logic_unsigned(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_conv(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.iputils_misc(body)
# Loading work.ibus_fifo(ibus_fifo_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3_bhv_ss(behavioral)
# Loading work.usermodule_ram(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.ul_utils(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.mem_init_file_pack_v6_2(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.blkmemsp_pkg_v6_2(body)
# Loading work.usermodule_ram_core(usermodule_ram_core_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.blkmemsp_v6_2(behavioral)
# Loading work.usermodule_chmgr(behavioral)
# Loading work.usermodule_chmgr_timer(behavioral)
# Loading work.ibus_busiflite(behavioral)
# Loading work.usermodule_chmodule(behavioral)
# Loading work.usermodule_chmodule_adc(behavioral)
# Loading work.usermodule_chmodule_trigger(behavioral)
# Loading work.usermodule_chmodule_delay(behavioral)
# Loading work.usermodule_chmodule_delay_1clk_delay(behavioral)
# Loading work.usermodule_chmodule_buffer(behavioral)
# Loading work.usermodule_fifo(behavioral)
# Loading work.usermodule_fifo_core(usermodule_fifo_core_a)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/xilinxcorelib.fifo_generator_v3_3_bhv_as(behavioral)
# Loading work.usermodule_eventmgrmodule(behavioral)
# Loading work.usermodule_eventmgrmodule_selector(behavioral)
# Loading work.usermodule_consumermodule_calculator_maxvalue_psd(behavioral)
# Loading work.usermodule_consumermgr(behavioral)
# Loading work.usermodule_led(behavioral)
# Loading work.usermodule_sdramc(behavioral)
# Loading work.spw_sdram_top(sdramcont)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.iobuf(iobuf_v)
# Loading work.spw_sdramstate(statemachine)
# Loading work.spw_adrmpx(mpx_address)
# Loading work.spw_sdraminit(sdram_init)
# ** Warning: Design size of 18095 statements or 301 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf
# .main_pane.workspace.interior.cs.nb.canvas.notebook.cs.page2.cs
# .main_pane.signals.interior.cs
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_consumermgr/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule
# ** Note: Warning in %m at time %t: When using an asynchronous configuration for the FIFO Generator, the behavioral model is not cycle-accurate. You may wish to choose the structural simulation model instead of the behavioral model. This will ensure accurate behavior and latencies during simulation. You can enable this from CORE Generator by selecting Project -> Project Options -> Generation tab -> Structural Simulation. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_buffermodule/inst_fifo/inst_fif/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__7/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__6/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__5/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__4/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__3/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__2/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__1/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmgr/connection__0/inst_timer
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2700 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3100 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3500 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3900 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_0/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_1/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_2/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_3/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_4/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_5/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_6/inst_triggermodule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4300 ns  Iteration: 6  Instance: /userfpga_top_testbench_vhdl/uut/ints_userfpga/inst_chmodule_7/inst_triggermodule
