{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670113539758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670113539758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 03 18:25:39 2022 " "Processing started: Sat Dec 03 18:25:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670113539758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113539758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JuliaSetVisualizer -c JuliaSetVisualizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off JuliaSetVisualizer -c JuliaSetVisualizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113539758 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670113540216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670113540216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iteration_calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file iteration_calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iteration_calc " "Found entity 1: iteration_calc" {  } { { "iteration_calc.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/iteration_calc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113545878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113545878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "naturallog.sv 1 1 " "Found 1 design units, including 1 entities, in source file naturallog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 naturallog " "Found entity 1: naturallog" {  } { { "naturallog.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/naturallog.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113545879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113545879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/jsv.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/jsv.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv " "Found entity 1: jsv" {  } { { "jsv/synthesis/jsv.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113545882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113545882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "jsv/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113545890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113545890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "jsv/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113545892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113545892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_irq_mapper " "Found entity 1: jsv_irq_mapper" {  } { { "jsv/synthesis/submodules/jsv_irq_mapper.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113545894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113545894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_mm_interconnect_0 " "Found entity 1: jsv_mm_interconnect_0" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113545930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113545930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_mm_interconnect_0_avalon_st_adapter " "Found entity 1: jsv_mm_interconnect_0_avalon_st_adapter" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113545937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113545937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: jsv_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113545944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113545944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_mm_interconnect_0_rsp_mux " "Found entity 1: jsv_mm_interconnect_0_rsp_mux" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113545951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113545951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file jsv/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "jsv/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113545953 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "jsv/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113545953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113545953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_mm_interconnect_0_rsp_demux " "Found entity 1: jsv_mm_interconnect_0_rsp_demux" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113545954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113545954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_mm_interconnect_0_cmd_mux " "Found entity 1: jsv_mm_interconnect_0_cmd_mux" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113545961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113545961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_mm_interconnect_0_cmd_demux " "Found entity 1: jsv_mm_interconnect_0_cmd_demux" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113545968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113545968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel jsv_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at jsv_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670113545969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel jsv_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at jsv_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670113545969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_mm_interconnect_0_router_002_default_decode " "Found entity 1: jsv_mm_interconnect_0_router_002_default_decode" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113545970 ""} { "Info" "ISGN_ENTITY_NAME" "2 jsv_mm_interconnect_0_router_002 " "Found entity 2: jsv_mm_interconnect_0_router_002" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113545970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113545970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel jsv_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at jsv_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670113545977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel jsv_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at jsv_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670113545977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_mm_interconnect_0_router_default_decode " "Found entity 1: jsv_mm_interconnect_0_router_default_decode" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113545978 ""} { "Info" "ISGN_ENTITY_NAME" "2 jsv_mm_interconnect_0_router " "Found entity 2: jsv_mm_interconnect_0_router" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113545978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113545978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "jsv/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113545988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113545988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "jsv/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113545994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113545994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "jsv/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "jsv/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "jsv/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "jsv/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "jsv/synthesis/submodules/VGA_controller.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "jsv/synthesis/submodules/font_rom.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546042 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_interface.sv(190) " "Verilog HDL information at vga_interface.sv(190): always construct contains both blocking and non-blocking assignments" {  } { { "jsv/synthesis/submodules/vga_interface.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv" 190 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670113546043 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 vga_interface.sv(306) " "Verilog HDL Expression warning at vga_interface.sv(306): truncated literal to match 4 bits" {  } { { "jsv/synthesis/submodules/vga_interface.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv" 306 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670113546043 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 vga_interface.sv(307) " "Verilog HDL Expression warning at vga_interface.sv(307): truncated literal to match 4 bits" {  } { { "jsv/synthesis/submodules/vga_interface.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv" 307 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670113546043 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 vga_interface.sv(308) " "Verilog HDL Expression warning at vga_interface.sv(308): truncated literal to match 4 bits" {  } { { "jsv/synthesis/submodules/vga_interface.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv" 308 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670113546043 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_interface.sv(292) " "Verilog HDL information at vga_interface.sv(292): always construct contains both blocking and non-blocking assignments" {  } { { "jsv/synthesis/submodules/vga_interface.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv" 292 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670113546043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/vga_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/vga_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_interface " "Found entity 1: vga_interface" {  } { { "jsv/synthesis/submodules/vga_interface.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_usb_rst " "Found entity 1: jsv_usb_rst" {  } { { "jsv/synthesis/submodules/jsv_usb_rst.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_usb_gpx " "Found entity 1: jsv_usb_gpx" {  } { { "jsv/synthesis/submodules/jsv_usb_gpx.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_transition.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_transition.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_transition " "Found entity 1: jsv_transition" {  } { { "jsv/synthesis/submodules/jsv_transition.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_transition.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_timer_0 " "Found entity 1: jsv_timer_0" {  } { { "jsv/synthesis/submodules/jsv_timer_0.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sysid_qsys_0 " "Found entity 1: jsv_sysid_qsys_0" {  } { { "jsv/synthesis/submodules/jsv_sysid_qsys_0.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_state.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_state " "Found entity 1: jsv_state" {  } { { "jsv/synthesis/submodules/jsv_state.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_state.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_spi_0 " "Found entity 1: jsv_spi_0" {  } { { "jsv/synthesis/submodules/jsv_spi_0.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_shortreal_val.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_shortreal_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_shortreal_val " "Found entity 1: jsv_shortreal_val" {  } { { "jsv/synthesis/submodules/jsv_shortreal_val.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_shortreal_val.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_onchip_memory2_1 " "Found entity 1: jsv_onchip_memory2_1" {  } { { "jsv/synthesis/submodules/jsv_onchip_memory2_1.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_onchip_flash_util.v 7 7 " "Found 7 design units, including 7 entities, in source file jsv/synthesis/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546081 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546081 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_s_address_write_protection_check " "Found entity 3: altera_onchip_flash_s_address_write_protection_check" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_util.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546081 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_a_address_write_protection_check " "Found entity 4: altera_onchip_flash_a_address_write_protection_check" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_util.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546081 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_convert_address " "Found entity 5: altera_onchip_flash_convert_address" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_util.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546081 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_onchip_flash_convert_sector " "Found entity 6: altera_onchip_flash_convert_sector" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_util.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546081 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_onchip_flash_counter " "Found entity 7: altera_onchip_flash_counter" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_util.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "jsv/synthesis/submodules/altera_onchip_flash.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_csr_controller " "Found entity 1: altera_onchip_flash_avmm_csr_controller" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "jsv/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_nios2_gen2_0 " "Found entity 1: jsv_nios2_gen2_0" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: jsv_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546308 ""} { "Info" "ISGN_ENTITY_NAME" "2 jsv_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: jsv_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546308 ""} { "Info" "ISGN_ENTITY_NAME" "3 jsv_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: jsv_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546308 ""} { "Info" "ISGN_ENTITY_NAME" "4 jsv_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: jsv_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546308 ""} { "Info" "ISGN_ENTITY_NAME" "5 jsv_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: jsv_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546308 ""} { "Info" "ISGN_ENTITY_NAME" "6 jsv_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: jsv_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546308 ""} { "Info" "ISGN_ENTITY_NAME" "7 jsv_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: jsv_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546308 ""} { "Info" "ISGN_ENTITY_NAME" "8 jsv_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: jsv_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546308 ""} { "Info" "ISGN_ENTITY_NAME" "9 jsv_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: jsv_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546308 ""} { "Info" "ISGN_ENTITY_NAME" "10 jsv_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: jsv_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546308 ""} { "Info" "ISGN_ENTITY_NAME" "11 jsv_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: jsv_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546308 ""} { "Info" "ISGN_ENTITY_NAME" "12 jsv_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: jsv_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546308 ""} { "Info" "ISGN_ENTITY_NAME" "13 jsv_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: jsv_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546308 ""} { "Info" "ISGN_ENTITY_NAME" "14 jsv_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: jsv_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546308 ""} { "Info" "ISGN_ENTITY_NAME" "15 jsv_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: jsv_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546308 ""} { "Info" "ISGN_ENTITY_NAME" "16 jsv_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: jsv_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546308 ""} { "Info" "ISGN_ENTITY_NAME" "17 jsv_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: jsv_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546308 ""} { "Info" "ISGN_ENTITY_NAME" "18 jsv_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: jsv_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546308 ""} { "Info" "ISGN_ENTITY_NAME" "19 jsv_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: jsv_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546308 ""} { "Info" "ISGN_ENTITY_NAME" "20 jsv_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: jsv_nios2_gen2_0_cpu_nios2_oci" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546308 ""} { "Info" "ISGN_ENTITY_NAME" "21 jsv_nios2_gen2_0_cpu " "Found entity 21: jsv_nios2_gen2_0_cpu" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: jsv_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: jsv_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: jsv_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_nios2_gen2_0_cpu_test_bench " "Found entity 1: jsv_nios2_gen2_0_cpu_test_bench" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_leds_pio " "Found entity 1: jsv_leds_pio" {  } { { "jsv/synthesis/submodules/jsv_leds_pio.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_keycode " "Found entity 1: jsv_keycode" {  } { { "jsv/synthesis/submodules/jsv_keycode.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_key.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_key " "Found entity 1: jsv_key" {  } { { "jsv/synthesis/submodules/jsv_key.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file jsv/synthesis/submodules/jsv_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_jtag_uart_0_sim_scfifo_w " "Found entity 1: jsv_jtag_uart_0_sim_scfifo_w" {  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546348 ""} { "Info" "ISGN_ENTITY_NAME" "2 jsv_jtag_uart_0_scfifo_w " "Found entity 2: jsv_jtag_uart_0_scfifo_w" {  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546348 ""} { "Info" "ISGN_ENTITY_NAME" "3 jsv_jtag_uart_0_sim_scfifo_r " "Found entity 3: jsv_jtag_uart_0_sim_scfifo_r" {  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546348 ""} { "Info" "ISGN_ENTITY_NAME" "4 jsv_jtag_uart_0_scfifo_r " "Found entity 4: jsv_jtag_uart_0_scfifo_r" {  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546348 ""} { "Info" "ISGN_ENTITY_NAME" "5 jsv_jtag_uart_0 " "Found entity 5: jsv_jtag_uart_0" {  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_hex_digits_pio " "Found entity 1: jsv_hex_digits_pio" {  } { { "jsv/synthesis/submodules/jsv_hex_digits_pio.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_color.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_color.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_color " "Found entity 1: jsv_color" {  } { { "jsv/synthesis/submodules/jsv_color.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_color.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546353 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670113546354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/jsv_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/jsv_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram " "Found entity 1: jsv_sdram" {  } { { "jsv_sdram/synthesis/jsv_sdram.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/jsv_sdram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "jsv_sdram/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "jsv_sdram/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_mm_interconnect_0 " "Found entity 1: jsv_sdram_mm_interconnect_0" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: jsv_sdram_mm_interconnect_0_avalon_st_adapter_001" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: jsv_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_mm_interconnect_0_avalon_st_adapter " "Found entity 1: jsv_sdram_mm_interconnect_0_avalon_st_adapter" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: jsv_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "jsv_sdram/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "jsv_sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "jsv_sdram/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "jsv_sdram/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "jsv_sdram/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "jsv_sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_mm_interconnect_0_rsp_mux " "Found entity 1: jsv_sdram_mm_interconnect_0_rsp_mux" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file jsv_sdram/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "jsv_sdram/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546386 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "jsv_sdram/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_mm_interconnect_0_rsp_demux " "Found entity 1: jsv_sdram_mm_interconnect_0_rsp_demux" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_mm_interconnect_0_cmd_mux " "Found entity 1: jsv_sdram_mm_interconnect_0_cmd_mux" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_mm_interconnect_0_cmd_demux " "Found entity 1: jsv_sdram_mm_interconnect_0_cmd_demux" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel jsv_sdram_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at jsv_sdram_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670113546391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel jsv_sdram_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at jsv_sdram_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670113546391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_mm_interconnect_0_router_002_default_decode " "Found entity 1: jsv_sdram_mm_interconnect_0_router_002_default_decode" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546391 ""} { "Info" "ISGN_ENTITY_NAME" "2 jsv_sdram_mm_interconnect_0_router_002 " "Found entity 2: jsv_sdram_mm_interconnect_0_router_002" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel jsv_sdram_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at jsv_sdram_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670113546392 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel jsv_sdram_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at jsv_sdram_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670113546392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_mm_interconnect_0_router_001_default_decode " "Found entity 1: jsv_sdram_mm_interconnect_0_router_001_default_decode" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546393 ""} { "Info" "ISGN_ENTITY_NAME" "2 jsv_sdram_mm_interconnect_0_router_001 " "Found entity 2: jsv_sdram_mm_interconnect_0_router_001" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel jsv_sdram_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at jsv_sdram_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670113546394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel jsv_sdram_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at jsv_sdram_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670113546394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_mm_interconnect_0_router_default_decode " "Found entity 1: jsv_sdram_mm_interconnect_0_router_default_decode" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546394 ""} { "Info" "ISGN_ENTITY_NAME" "2 jsv_sdram_mm_interconnect_0_router " "Found entity 2: jsv_sdram_mm_interconnect_0_router" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "jsv_sdram/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "jsv_sdram/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "jsv_sdram/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "jsv_sdram/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "jsv_sdram/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_sdram_pll_dffpipe_l2c " "Found entity 1: jsv_sdram_sdram_pll_dffpipe_l2c" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546406 ""} { "Info" "ISGN_ENTITY_NAME" "2 jsv_sdram_sdram_pll_stdsync_sv6 " "Found entity 2: jsv_sdram_sdram_pll_stdsync_sv6" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546406 ""} { "Info" "ISGN_ENTITY_NAME" "3 jsv_sdram_sdram_pll_altpll_vg92 " "Found entity 3: jsv_sdram_sdram_pll_altpll_vg92" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546406 ""} { "Info" "ISGN_ENTITY_NAME" "4 jsv_sdram_sdram_pll " "Found entity 4: jsv_sdram_sdram_pll" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_bridge_0.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_bridge_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_bridge_0 " "Found entity 1: jsv_sdram_bridge_0" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_bridge_0.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bridge_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_bitmap_sdram_input_efifo_module " "Found entity 1: jsv_sdram_bitmap_sdram_input_efifo_module" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546411 ""} { "Info" "ISGN_ENTITY_NAME" "2 jsv_sdram_bitmap_sdram " "Found entity 2: jsv_sdram_bitmap_sdram" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546411 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fractal_calc.sv(35) " "Verilog HDL information at fractal_calc.sv(35): always construct contains both blocking and non-blocking assignments" {  } { { "fractal_calc.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/fractal_calc.sv" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670113546412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fractal_calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file fractal_calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fractal_calc " "Found entity 1: fractal_calc" {  } { { "fractal_calc.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/fractal_calc.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "visualizer_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file visualizer_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 visualizer_top " "Found entity 1: visualizer_top" {  } { { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ism.sv 1 1 " "Found 1 design units, including 1 entities, in source file ism.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISM " "Found entity 1: ISM" {  } { { "ISM.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/ISM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546415 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_interface.sv(190) " "Verilog HDL information at vga_interface.sv(190): always construct contains both blocking and non-blocking assignments" {  } { { "vga_interface.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/vga_interface.sv" 190 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670113546416 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 vga_interface.sv(306) " "Verilog HDL Expression warning at vga_interface.sv(306): truncated literal to match 4 bits" {  } { { "vga_interface.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/vga_interface.sv" 306 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670113546416 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 vga_interface.sv(307) " "Verilog HDL Expression warning at vga_interface.sv(307): truncated literal to match 4 bits" {  } { { "vga_interface.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/vga_interface.sv" 307 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670113546416 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 vga_interface.sv(308) " "Verilog HDL Expression warning at vga_interface.sv(308): truncated literal to match 4 bits" {  } { { "vga_interface.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/vga_interface.sv" 308 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670113546417 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_interface.sv(292) " "Verilog HDL information at vga_interface.sv(292): always construct contains both blocking and non-blocking assignments" {  } { { "vga_interface.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/vga_interface.sv" 292 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670113546417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_interface " "Found entity 1: vga_interface" {  } { { "vga_interface.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/vga_interface.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocm.v 1 1 " "Found 1 design units, including 1 entities, in source file ocm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ocm " "Found entity 1: ocm" {  } { { "ocm.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/ocm.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolute_val.sv 1 1 " "Found 1 design units, including 1 entities, in source file absolute_val.sv" { { "Info" "ISGN_ENTITY_NAME" "1 absolute_val " "Found entity 1: absolute_val" {  } { { "absolute_val.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/absolute_val.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546420 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "z_imag_abs iteration_calc.sv(34) " "Verilog HDL Implicit Net warning at iteration_calc.sv(34): created implicit net for \"z_imag_abs\"" {  } { { "iteration_calc.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/iteration_calc.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113546420 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAM_OUT vga_interface.sv(96) " "Verilog HDL Implicit Net warning at vga_interface.sv(96): created implicit net for \"RAM_OUT\"" {  } { { "vga_interface.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/vga_interface.sv" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113546420 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAM_OUT vga_interface.sv(96) " "Verilog HDL Implicit Net warning at vga_interface.sv(96): created implicit net for \"RAM_OUT\"" {  } { { "jsv/synthesis/submodules/vga_interface.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113546420 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "jsv_spi_0.v(402) " "Verilog HDL or VHDL warning at jsv_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "jsv/synthesis/submodules/jsv_spi_0.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670113546439 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "jsv_sdram_bitmap_sdram.v(318) " "Verilog HDL or VHDL warning at jsv_sdram_bitmap_sdram.v(318): conditional expression evaluates to a constant" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670113546465 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "jsv_sdram_bitmap_sdram.v(328) " "Verilog HDL or VHDL warning at jsv_sdram_bitmap_sdram.v(328): conditional expression evaluates to a constant" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670113546465 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "jsv_sdram_bitmap_sdram.v(338) " "Verilog HDL or VHDL warning at jsv_sdram_bitmap_sdram.v(338): conditional expression evaluates to a constant" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670113546465 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "jsv_sdram_bitmap_sdram.v(682) " "Verilog HDL or VHDL warning at jsv_sdram_bitmap_sdram.v(682): conditional expression evaluates to a constant" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670113546466 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "visualizer_top " "Elaborating entity \"visualizer_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670113546586 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "signs visualizer_top.sv(54) " "Verilog HDL warning at visualizer_top.sv(54): object signs used but never assigned" {  } { { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 54 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670113546587 "|visualizer_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hundreds visualizer_top.sv(55) " "Verilog HDL warning at visualizer_top.sv(55): object hundreds used but never assigned" {  } { { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 55 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670113546587 "|visualizer_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Red visualizer_top.sv(57) " "Verilog HDL warning at visualizer_top.sv(57): object Red used but never assigned" {  } { { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670113546587 "|visualizer_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Blue visualizer_top.sv(57) " "Verilog HDL warning at visualizer_top.sv(57): object Blue used but never assigned" {  } { { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670113546587 "|visualizer_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Green visualizer_top.sv(57) " "Verilog HDL warning at visualizer_top.sv(57): object Green used but never assigned" {  } { { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670113546587 "|visualizer_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "signs 0 visualizer_top.sv(54) " "Net \"signs\" at visualizer_top.sv(54) has no driver or initial value, using a default initial value '0'" {  } { { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670113546587 "|visualizer_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hundreds 0 visualizer_top.sv(55) " "Net \"hundreds\" at visualizer_top.sv(55) has no driver or initial value, using a default initial value '0'" {  } { { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670113546587 "|visualizer_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Red\[7..4\] 0 visualizer_top.sv(57) " "Net \"Red\[7..4\]\" at visualizer_top.sv(57) has no driver or initial value, using a default initial value '0'" {  } { { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670113546588 "|visualizer_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Blue\[7..4\] 0 visualizer_top.sv(57) " "Net \"Blue\[7..4\]\" at visualizer_top.sv(57) has no driver or initial value, using a default initial value '0'" {  } { { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670113546588 "|visualizer_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Green\[7..4\] 0 visualizer_top.sv(57) " "Net \"Green\[7..4\]\" at visualizer_top.sv(57) has no driver or initial value, using a default initial value '0'" {  } { { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670113546588 "|visualizer_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "visualizer_top.sv" "hex_driver4" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113546588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv jsv:main " "Elaborating entity \"jsv\" for hierarchy \"jsv:main\"" {  } { { "visualizer_top.sv" "main" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113546592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_color jsv:main\|jsv_color:color " "Elaborating entity \"jsv_color\" for hierarchy \"jsv:main\|jsv_color:color\"" {  } { { "jsv/synthesis/jsv.v" "color" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113546597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_hex_digits_pio jsv:main\|jsv_hex_digits_pio:hex_digits_pio " "Elaborating entity \"jsv_hex_digits_pio\" for hierarchy \"jsv:main\|jsv_hex_digits_pio:hex_digits_pio\"" {  } { { "jsv/synthesis/jsv.v" "hex_digits_pio" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113546599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_jtag_uart_0 jsv:main\|jsv_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"jsv_jtag_uart_0\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\"" {  } { { "jsv/synthesis/jsv.v" "jtag_uart_0" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113546602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_jtag_uart_0_scfifo_w jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w " "Elaborating entity \"jsv_jtag_uart_0_scfifo_w\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\"" {  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "the_jsv_jtag_uart_0_scfifo_w" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113546604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "wfifo" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113546757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113546758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113546758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113546758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113546758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113546758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113546758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113546758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113546758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113546758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113546758 ""}  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670113546758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113546808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113546820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113546831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113546862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113546897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113546929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113546929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113546929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_jtag_uart_0_scfifo_r jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_r:the_jsv_jtag_uart_0_scfifo_r " "Elaborating entity \"jsv_jtag_uart_0_scfifo_r\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_r:the_jsv_jtag_uart_0_scfifo_r\"" {  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "the_jsv_jtag_uart_0_scfifo_r" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113546933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jsv_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jsv_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "jsv_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jsv_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jsv_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jsv_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jsv_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547117 ""}  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670113547117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jsv_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jsv_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jsv_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jsv_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_key jsv:main\|jsv_key:key " "Elaborating entity \"jsv_key\" for hierarchy \"jsv:main\|jsv_key:key\"" {  } { { "jsv/synthesis/jsv.v" "key" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_keycode jsv:main\|jsv_keycode:keycode " "Elaborating entity \"jsv_keycode\" for hierarchy \"jsv:main\|jsv_keycode:keycode\"" {  } { { "jsv/synthesis/jsv.v" "keycode" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_leds_pio jsv:main\|jsv_leds_pio:leds_pio " "Elaborating entity \"jsv_leds_pio\" for hierarchy \"jsv:main\|jsv_leds_pio:leds_pio\"" {  } { { "jsv/synthesis/jsv.v" "leds_pio" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0 jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"jsv_nios2_gen2_0\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\"" {  } { { "jsv/synthesis/jsv.v" "nios2_gen2_0" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu " "Elaborating entity \"jsv_nios2_gen2_0_cpu\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0.v" "cpu" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_test_bench jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_test_bench:the_jsv_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"jsv_nios2_gen2_0_cpu_test_bench\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_test_bench:the_jsv_nios2_gen2_0_cpu_test_bench\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_register_bank_a_module jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_register_bank_a_module:jsv_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"jsv_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_register_bank_a_module:jsv_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "jsv_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_register_bank_a_module:jsv_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_register_bank_a_module:jsv_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_register_bank_a_module:jsv_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_register_bank_a_module:jsv_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_register_bank_a_module:jsv_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_register_bank_a_module:jsv_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547698 ""}  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670113547698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113547732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113547732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_register_bank_a_module:jsv_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_register_bank_a_module:jsv_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_register_bank_b_module jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_register_bank_b_module:jsv_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"jsv_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_register_bank_b_module:jsv_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "jsv_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_debug jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_debug:the_jsv_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_debug:the_jsv_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_debug:the_jsv_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_debug:the_jsv_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_debug:the_jsv_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_debug:the_jsv_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_debug:the_jsv_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_debug:the_jsv_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547763 ""}  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670113547763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_break jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_break:the_jsv_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_break:the_jsv_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_xbrk jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_xbrk:the_jsv_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_xbrk:the_jsv_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_dbrk jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_dbrk:the_jsv_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_dbrk:the_jsv_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_itrace jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_itrace:the_jsv_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_itrace:the_jsv_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_dtrace jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_dtrace:the_jsv_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_dtrace:the_jsv_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_td_mode jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_dtrace:the_jsv_nios2_gen2_0_cpu_nios2_oci_dtrace\|jsv_nios2_gen2_0_cpu_nios2_oci_td_mode:jsv_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_dtrace:the_jsv_nios2_gen2_0_cpu_nios2_oci_dtrace\|jsv_nios2_gen2_0_cpu_nios2_oci_td_mode:jsv_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "jsv_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_fifo jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_fifo:the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_fifo:the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_fifo:the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo\|jsv_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_jsv_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_fifo:the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo\|jsv_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_jsv_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_fifo:the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo\|jsv_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_fifo:the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo\|jsv_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_fifo:the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo\|jsv_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_fifo:the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo\|jsv_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_pib jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_pib:the_jsv_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_pib:the_jsv_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_im jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_im:the_jsv_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_im:the_jsv_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_avalon_reg jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_avalon_reg:the_jsv_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_avalon_reg:the_jsv_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_ocimem jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_ocimem:the_jsv_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_ocimem:the_jsv_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_ociram_sp_ram_module jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_ocimem:the_jsv_nios2_gen2_0_cpu_nios2_ocimem\|jsv_nios2_gen2_0_cpu_ociram_sp_ram_module:jsv_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"jsv_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_ocimem:the_jsv_nios2_gen2_0_cpu_nios2_ocimem\|jsv_nios2_gen2_0_cpu_ociram_sp_ram_module:jsv_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "jsv_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_ocimem:the_jsv_nios2_gen2_0_cpu_nios2_ocimem\|jsv_nios2_gen2_0_cpu_ociram_sp_ram_module:jsv_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_ocimem:the_jsv_nios2_gen2_0_cpu_nios2_ocimem\|jsv_nios2_gen2_0_cpu_ociram_sp_ram_module:jsv_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_ocimem:the_jsv_nios2_gen2_0_cpu_nios2_ocimem\|jsv_nios2_gen2_0_cpu_ociram_sp_ram_module:jsv_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_ocimem:the_jsv_nios2_gen2_0_cpu_nios2_ocimem\|jsv_nios2_gen2_0_cpu_ociram_sp_ram_module:jsv_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_ocimem:the_jsv_nios2_gen2_0_cpu_nios2_ocimem\|jsv_nios2_gen2_0_cpu_ociram_sp_ram_module:jsv_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_ocimem:the_jsv_nios2_gen2_0_cpu_nios2_ocimem\|jsv_nios2_gen2_0_cpu_ociram_sp_ram_module:jsv_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547804 ""}  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670113547804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113547838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113547838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_ocimem:the_jsv_nios2_gen2_0_cpu_nios2_ocimem\|jsv_nios2_gen2_0_cpu_ociram_sp_ram_module:jsv_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_ocimem:the_jsv_nios2_gen2_0_cpu_nios2_ocimem\|jsv_nios2_gen2_0_cpu_ociram_sp_ram_module:jsv_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_debug_slave_wrapper jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"jsv_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_debug_slave_tck jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|jsv_nios2_gen2_0_cpu_debug_slave_tck:the_jsv_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"jsv_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|jsv_nios2_gen2_0_cpu_debug_slave_tck:the_jsv_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_jsv_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_debug_slave_sysclk jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|jsv_nios2_gen2_0_cpu_debug_slave_sysclk:the_jsv_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"jsv_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|jsv_nios2_gen2_0_cpu_debug_slave_sysclk:the_jsv_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_jsv_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" "jsv_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547868 ""}  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670113547868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547869 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash jsv:main\|altera_onchip_flash:onchip_flash_0 " "Elaborating entity \"altera_onchip_flash\" for hierarchy \"jsv:main\|altera_onchip_flash:onchip_flash_0\"" {  } { { "jsv/synthesis/jsv.v" "onchip_flash_0" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_csr_controller jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller " "Elaborating entity \"altera_onchip_flash_avmm_csr_controller\" for hierarchy \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller\"" {  } { { "jsv/synthesis/submodules/altera_onchip_flash.v" "avmm_csr_controller" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_data_controller jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller " "Elaborating entity \"altera_onchip_flash_avmm_data_controller\" for hierarchy \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\"" {  } { { "jsv/synthesis/submodules/altera_onchip_flash.v" "avmm_data_controller" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547883 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_count altera_onchip_flash_avmm_data_controller.v(220) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(220): object \"read_count\" assigned a value but never read" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670113547886 "|visualizer_top|jsv:main|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "stdsync_busy" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborated megafunction instantiation \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Instantiated megafunction \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547888 ""}  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670113547888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "ufm_data_shiftreg" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborated megafunction instantiation \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Instantiated megafunction \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547906 ""}  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670113547906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_range_check jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker " "Elaborating entity \"altera_onchip_flash_address_range_check\" for hierarchy \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker\"" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_range_checker" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_address jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor " "Elaborating entity \"altera_onchip_flash_convert_address\" for hierarchy \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor\"" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_convertor" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_a_address_write_protection_check jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_a_address_write_protection_check\" for hierarchy \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker\"" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "access_address_write_protection_checker" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_s_address_write_protection_check jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_s_address_write_protection_check\" for hierarchy \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker\"" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_address_write_protection_checker" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_sector jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor " "Elaborating entity \"altera_onchip_flash_convert_sector\" for hierarchy \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor\"" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_convertor" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_block jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block " "Elaborating entity \"altera_onchip_flash_block\" for hierarchy \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\"" {  } { { "jsv/synthesis/submodules/altera_onchip_flash.v" "altera_onchip_flash_block" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_onchip_memory2_1 jsv:main\|jsv_onchip_memory2_1:onchip_memory2_1 " "Elaborating entity \"jsv_onchip_memory2_1\" for hierarchy \"jsv:main\|jsv_onchip_memory2_1:onchip_memory2_1\"" {  } { { "jsv/synthesis/jsv.v" "onchip_memory2_1" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram jsv:main\|jsv_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"jsv:main\|jsv_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "jsv/synthesis/submodules/jsv_onchip_memory2_1.v" "the_altsyncram" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_onchip_memory2_1.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jsv:main\|jsv_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"jsv:main\|jsv_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "jsv/synthesis/submodules/jsv_onchip_memory2_1.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_onchip_memory2_1.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113547983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jsv:main\|jsv_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"jsv:main\|jsv_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670113547983 ""}  } { { "jsv/synthesis/submodules/jsv_onchip_memory2_1.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_onchip_memory2_1.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670113547983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hgc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hgc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hgc1 " "Found entity 1: altsyncram_hgc1" {  } { { "db/altsyncram_hgc1.tdf" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/db/altsyncram_hgc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670113548019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113548019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hgc1 jsv:main\|jsv_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_hgc1:auto_generated " "Elaborating entity \"altsyncram_hgc1\" for hierarchy \"jsv:main\|jsv_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_hgc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_shortreal_val jsv:main\|jsv_shortreal_val:shortreal_val " "Elaborating entity \"jsv_shortreal_val\" for hierarchy \"jsv:main\|jsv_shortreal_val:shortreal_val\"" {  } { { "jsv/synthesis/jsv.v" "shortreal_val" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_spi_0 jsv:main\|jsv_spi_0:spi_0 " "Elaborating entity \"jsv_spi_0\" for hierarchy \"jsv:main\|jsv_spi_0:spi_0\"" {  } { { "jsv/synthesis/jsv.v" "spi_0" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_state jsv:main\|jsv_state:state " "Elaborating entity \"jsv_state\" for hierarchy \"jsv:main\|jsv_state:state\"" {  } { { "jsv/synthesis/jsv.v" "state" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sysid_qsys_0 jsv:main\|jsv_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"jsv_sysid_qsys_0\" for hierarchy \"jsv:main\|jsv_sysid_qsys_0:sysid_qsys_0\"" {  } { { "jsv/synthesis/jsv.v" "sysid_qsys_0" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_timer_0 jsv:main\|jsv_timer_0:timer_0 " "Elaborating entity \"jsv_timer_0\" for hierarchy \"jsv:main\|jsv_timer_0:timer_0\"" {  } { { "jsv/synthesis/jsv.v" "timer_0" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_transition jsv:main\|jsv_transition:transition " "Elaborating entity \"jsv_transition\" for hierarchy \"jsv:main\|jsv_transition:transition\"" {  } { { "jsv/synthesis/jsv.v" "transition" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_usb_gpx jsv:main\|jsv_usb_gpx:usb_gpx " "Elaborating entity \"jsv_usb_gpx\" for hierarchy \"jsv:main\|jsv_usb_gpx:usb_gpx\"" {  } { { "jsv/synthesis/jsv.v" "usb_gpx" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_usb_rst jsv:main\|jsv_usb_rst:usb_rst " "Elaborating entity \"jsv_usb_rst\" for hierarchy \"jsv:main\|jsv_usb_rst:usb_rst\"" {  } { { "jsv/synthesis/jsv.v" "usb_rst" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller jsv:main\|vga_controller:vga_interface " "Elaborating entity \"vga_controller\" for hierarchy \"jsv:main\|vga_controller:vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548052 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 VGA_controller.sv(38) " "Verilog HDL assignment warning at VGA_controller.sv(38): truncated value with size 12 to match size of target (10)" {  } { { "jsv/synthesis/submodules/VGA_controller.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/VGA_controller.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670113548053 "|visualizer_top|jsv:main|vga_controller:vga_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 VGA_controller.sv(39) " "Verilog HDL assignment warning at VGA_controller.sv(39): truncated value with size 12 to match size of target (10)" {  } { { "jsv/synthesis/submodules/VGA_controller.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/VGA_controller.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670113548053 "|visualizer_top|jsv:main|vga_controller:vga_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "jsv/synthesis/submodules/VGA_controller.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670113548053 "|visualizer_top|jsv:main|vga_controller:vga_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "jsv/synthesis/submodules/VGA_controller.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670113548053 "|visualizer_top|jsv:main|vga_controller:vga_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_mm_interconnect_0 jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"jsv_mm_interconnect_0\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\"" {  } { { "jsv/synthesis/jsv.v" "mm_interconnect_0" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_interface_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_interface_avalon_slave_0_translator\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "vga_interface_avalon_slave_0_translator" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 1807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_data_translator\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "onchip_flash_0_data_translator" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 1999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 2063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "key_s1_translator" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 2575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "onchip_memory2_1_s1_translator" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 2959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 3121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 3205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "jsv/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_data_agent\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "onchip_flash_0_data_agent" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 3705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_mm_interconnect_0_router jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_router:router " "Elaborating entity \"jsv_mm_interconnect_0_router\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_router:router\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "router" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 5637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_mm_interconnect_0_router_default_decode jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_router:router\|jsv_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"jsv_mm_interconnect_0_router_default_decode\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_router:router\|jsv_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_mm_interconnect_0_router_002 jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"jsv_mm_interconnect_0_router_002\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_router_002:router_002\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "router_002" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 5669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_mm_interconnect_0_router_002_default_decode jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_router_002:router_002\|jsv_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"jsv_mm_interconnect_0_router_002_default_decode\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_router_002:router_002\|jsv_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_mm_interconnect_0_cmd_demux jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"jsv_mm_interconnect_0_cmd_demux\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 6104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_mm_interconnect_0_cmd_mux jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"jsv_mm_interconnect_0_cmd_mux\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 6258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "jsv/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_mm_interconnect_0_rsp_demux jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"jsv_mm_interconnect_0_rsp_demux\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 6718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_mm_interconnect_0_rsp_mux jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"jsv_mm_interconnect_0_rsp_mux\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 7286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_rsp_mux.sv" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "jsv/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_mm_interconnect_0_avalon_st_adapter jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"jsv_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 7446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_mm_interconnect_0_avalon_st_adapter_error_adapter_0 jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|jsv_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"jsv_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|jsv_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_irq_mapper jsv:main\|jsv_irq_mapper:irq_mapper " "Elaborating entity \"jsv_irq_mapper\" for hierarchy \"jsv:main\|jsv_irq_mapper:irq_mapper\"" {  } { { "jsv/synthesis/jsv.v" "irq_mapper" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller jsv:main\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"jsv:main\|altera_reset_controller:rst_controller\"" {  } { { "jsv/synthesis/jsv.v" "rst_controller" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer jsv:main\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"jsv:main\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "jsv/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer jsv:main\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"jsv:main\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "jsv/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fractal_calc fractal_calc:calc " "Elaborating entity \"fractal_calc\" for hierarchy \"fractal_calc:calc\"" {  } { { "visualizer_top.sv" "calc" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548612 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fractal_calc.sv(65) " "Verilog HDL assignment warning at fractal_calc.sv(65): truncated value with size 32 to match size of target (10)" {  } { { "fractal_calc.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/fractal_calc.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670113548613 "|visualizer_top|fractal_calc:calc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fractal_calc.sv(68) " "Verilog HDL assignment warning at fractal_calc.sv(68): truncated value with size 32 to match size of target (10)" {  } { { "fractal_calc.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/fractal_calc.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670113548613 "|visualizer_top|fractal_calc:calc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iteration_calc fractal_calc:calc\|iteration_calc:iter_pixel " "Elaborating entity \"iteration_calc\" for hierarchy \"fractal_calc:calc\|iteration_calc:iter_pixel\"" {  } { { "fractal_calc.sv" "iter_pixel" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/fractal_calc.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 iteration_calc.sv(73) " "Verilog HDL assignment warning at iteration_calc.sv(73): truncated value with size 32 to match size of target (8)" {  } { { "iteration_calc.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/iteration_calc.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670113548616 "|visualizer_top|fractal_calc:calc|iteration_calc:iter_pixel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "naturallog fractal_calc:calc\|iteration_calc:iter_pixel\|naturallog:ln_0 " "Elaborating entity \"naturallog\" for hierarchy \"fractal_calc:calc\|iteration_calc:iter_pixel\|naturallog:ln_0\"" {  } { { "iteration_calc.sv" "ln_0" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/iteration_calc.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548616 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "naturallog.sv(7) " "Verilog HDL Case Statement warning at naturallog.sv(7): can't check case statement for completeness because the case expression has too many possible states" {  } { { "naturallog.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/naturallog.sv" 7 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1670113548618 "|visualizer_top|fractal_calc:calc|iteration_calc:iter_pixel|naturallog:ln_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolute_val fractal_calc:calc\|iteration_calc:iter_pixel\|absolute_val:abs_0 " "Elaborating entity \"absolute_val\" for hierarchy \"fractal_calc:calc\|iteration_calc:iter_pixel\|absolute_val:abs_0\"" {  } { { "iteration_calc.sv" "abs_0" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/iteration_calc.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISM ISM:state_machine " "Elaborating entity \"ISM\" for hierarchy \"ISM:state_machine\"" {  } { { "visualizer_top.sv" "state_machine" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113548621 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "AVL_ADDR vga_interface " "Port \"AVL_ADDR\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550143 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "AVL_BYTE_EN vga_interface " "Port \"AVL_BYTE_EN\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550143 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "AVL_CS vga_interface " "Port \"AVL_CS\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550143 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "AVL_READ vga_interface " "Port \"AVL_READ\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550143 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "AVL_READDATA vga_interface " "Port \"AVL_READDATA\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550143 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "AVL_WRITE vga_interface " "Port \"AVL_WRITE\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550143 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "AVL_WRITEDATA vga_interface " "Port \"AVL_WRITEDATA\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550143 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CLK vga_interface " "Port \"CLK\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550143 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "RESET vga_interface " "Port \"RESET\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550143 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "SDRAM_DRAW vga_interface " "Port \"SDRAM_DRAW\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550143 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "SDRAM_I vga_interface " "Port \"SDRAM_I\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550143 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "SDRAM_X vga_interface " "Port \"SDRAM_X\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550143 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "SDRAM_Y vga_interface " "Port \"SDRAM_Y\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550143 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "blue vga_interface " "Port \"blue\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550143 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "color vga_interface " "Port \"color\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550143 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "green vga_interface " "Port \"green\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550143 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "red vga_interface " "Port \"red\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550144 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_clk_clk vga_interface " "Port \"sdram_clk_clk\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550144 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_wire_addr vga_interface " "Port \"sdram_wire_addr\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550144 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_wire_ba vga_interface " "Port \"sdram_wire_ba\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550144 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_wire_cas_n vga_interface " "Port \"sdram_wire_cas_n\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550144 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_wire_cke vga_interface " "Port \"sdram_wire_cke\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550144 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_wire_cs_n vga_interface " "Port \"sdram_wire_cs_n\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550144 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_wire_dq vga_interface " "Port \"sdram_wire_dq\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550144 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_wire_dqm vga_interface " "Port \"sdram_wire_dqm\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550144 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_wire_ras_n vga_interface " "Port \"sdram_wire_ras_n\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550144 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_wire_we_n vga_interface " "Port \"sdram_wire_we_n\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550144 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "state vga_interface " "Port \"state\" does not exist in macrofunction \"vga_interface\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 463 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670113550144 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670113550199 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/output_files/JuliaSetVisualizer.map.smsg " "Generated suppressed messages file C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/output_files/JuliaSetVisualizer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113550765 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 28 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 28 errors, 35 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4971 " "Peak virtual memory: 4971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670113552550 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 03 18:25:52 2022 " "Processing ended: Sat Dec 03 18:25:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670113552550 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670113552550 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670113552550 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670113552550 ""}
