Source Block: oh/ecfg/hdl/ecfg.v@230:240@HdlStmAssign

   assign ecfg_tx_enable         = ecfg_cfgtx_reg[0];
   assign ecfg_tx_mmu_mode       = ecfg_cfgtx_reg[1];   
   assign ecfg_tx_gpio_mode      = ecfg_cfgtx_reg[3:2]==2'b01;
   assign ecfg_tx_ctrl_mode[3:0] = ecfg_cfgtx_reg[7:4];
   assign ecfg_tx_clkdiv[3:0]    = ecfg_cfgtx_reg[11:8];

   //###########################
   //# ESYSCFGRX
   //###########################
   always @ (posedge mi_clk)

Diff Content:
- 235    assign ecfg_tx_clkdiv[3:0]    = ecfg_cfgtx_reg[11:8];
+ 235        ecfg_cfgtx_reg[13:0] <= mi_din[13:0];
+ 235    assign ecfg_tx_enable          = ecfg_cfgtx_reg[0];
+ 235    assign ecfg_tx_mmu_enable      = ecfg_cfgtx_reg[1];   
+ 235    assign ecfg_tx_gpio_enable     = (ecfg_cfgtx_reg[3:2]==2'b01);
+ 235    assign ecfg_tx_ctrlmode[3:0]   = ecfg_cfgtx_reg[7:4];
+ 235    assign ecfg_tx_clkdiv[3:0]     = ecfg_cfgtx_reg[11:8];
+ 235    assign ecfg_tx_clkbypass       = ecfg_cfgtx_reg[12];
+ 235    assign ecfg_axi_timeout_enable = ecfg_cfgtx_reg[13];

Clone Blocks:
Clone Blocks 1:
oh/ecfg/hdl/ecfg.v@229:239
       ecfg_cfgtx_reg[11:0] <= mi_din[11:0];

   assign ecfg_tx_enable         = ecfg_cfgtx_reg[0];
   assign ecfg_tx_mmu_mode       = ecfg_cfgtx_reg[1];   
   assign ecfg_tx_gpio_mode      = ecfg_cfgtx_reg[3:2]==2'b01;
   assign ecfg_tx_ctrl_mode[3:0] = ecfg_cfgtx_reg[7:4];
   assign ecfg_tx_clkdiv[3:0]    = ecfg_cfgtx_reg[11:8];

   //###########################
   //# ESYSCFGRX
   //###########################

Clone Blocks 2:
oh/ecfg/hdl/ecfg.v@228:238
     else if (ecfg_cfgtx_write)
       ecfg_cfgtx_reg[11:0] <= mi_din[11:0];

   assign ecfg_tx_enable         = ecfg_cfgtx_reg[0];
   assign ecfg_tx_mmu_mode       = ecfg_cfgtx_reg[1];   
   assign ecfg_tx_gpio_mode      = ecfg_cfgtx_reg[3:2]==2'b01;
   assign ecfg_tx_ctrl_mode[3:0] = ecfg_cfgtx_reg[7:4];
   assign ecfg_tx_clkdiv[3:0]    = ecfg_cfgtx_reg[11:8];

   //###########################
   //# ESYSCFGRX

Clone Blocks 3:
oh/ecfg/hdl/ecfg.v@227:237
       ecfg_cfgtx_reg[11:0] <= 12'b0;
     else if (ecfg_cfgtx_write)
       ecfg_cfgtx_reg[11:0] <= mi_din[11:0];

   assign ecfg_tx_enable         = ecfg_cfgtx_reg[0];
   assign ecfg_tx_mmu_mode       = ecfg_cfgtx_reg[1];   
   assign ecfg_tx_gpio_mode      = ecfg_cfgtx_reg[3:2]==2'b01;
   assign ecfg_tx_ctrl_mode[3:0] = ecfg_cfgtx_reg[7:4];
   assign ecfg_tx_clkdiv[3:0]    = ecfg_cfgtx_reg[11:8];

   //###########################

