/* autogenerated with parsecfg: do not edit. */

union vo_vxp_ace_post_process_v_processReg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_ace_post_process_v_process_vo_vxp_ace_post_process_v_process_type_SHIFT 0
#define vo_vxp_ace_post_process_v_process_vo_vxp_ace_post_process_v_process_type_WIDTH 1

 vo_vxp_ace_post_process_v_process_type:1, /*[0:0]  */
 hole0:31;
 } bits;

 uint32_t value;
};

union vo_vxp_ace_post_process_stripesReg {
 struct { uint32_t

 /* sorting 3 */
#define vo_vxp_ace_post_process_stripes__0_size_SHIFT 0
#define vo_vxp_ace_post_process_stripes__0_size_WIDTH 12
#define vo_vxp_ace_post_process_stripes__1_size_SHIFT 16
#define vo_vxp_ace_post_process_stripes__1_size_WIDTH 12
#define vo_vxp_ace_post_process_stripes__dir_SHIFT 31
#define vo_vxp_ace_post_process_stripes__dir_WIDTH 1

 _0_size:12, /*[11:0]  */
 hole0:4,
 _1_size:12, /*[27:16]  */
 hole1:3,
 _dir:1; /*[31:31]  */
 } bits;

 uint32_t value;
};

union vo_vxp_ace_post_process_sizeReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_ace_post_process_size_width_SHIFT 0
#define vo_vxp_ace_post_process_size_width_WIDTH 12
#define vo_vxp_ace_post_process_size_height_SHIFT 16
#define vo_vxp_ace_post_process_size_height_WIDTH 11

 width:12, /*[11:0]  */
 hole0:4,
 height:11, /*[26:16]  */
 hole1:5;
 } bits;

 uint32_t value;
};

union vo_vxp_ace_post_process_output_formatReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_ace_post_process_output_format_submode_SHIFT 0
#define vo_vxp_ace_post_process_output_format_submode_WIDTH 2
#define vo_vxp_ace_post_process_output_format_in_bits_SHIFT 4
#define vo_vxp_ace_post_process_output_format_in_bits_WIDTH 2

 submode:2, /*[1:0]  */
 hole0:2,
 in_bits:2, /*[5:4]  */
 hole1:26;
 } bits;

 uint32_t value;
};

union vo_vxp_ace_post_process_input_formatReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_ace_post_process_input_format_submode_SHIFT 0
#define vo_vxp_ace_post_process_input_format_submode_WIDTH 2
#define vo_vxp_ace_post_process_input_format_in_bits_SHIFT 4
#define vo_vxp_ace_post_process_input_format_in_bits_WIDTH 2

 submode:2, /*[1:0]  */
 hole0:2,
 in_bits:2, /*[5:4]  */
 hole1:26;
 } bits;

 uint32_t value;
};

union vo_vxp_ace_post_process_h_scale_factorsReg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_ace_post_process_h_scale_factors_vo_vxp_ace_post_process_h_scale_factor_0_SHIFT 0
#define vo_vxp_ace_post_process_h_scale_factors_vo_vxp_ace_post_process_h_scale_factor_0_WIDTH 16

 vo_vxp_ace_post_process_h_scale_factor_0:16, /*[15:0]  */
 hole0:16;
 } bits;

 uint32_t value;
};

union vo_vxp_ace_post_process_h_processReg {
 struct { uint32_t

 /* sorting 1 */
#define vo_vxp_ace_post_process_h_process_vo_vxp_ace_post_process_h_process_type_SHIFT 0
#define vo_vxp_ace_post_process_h_process_vo_vxp_ace_post_process_h_process_type_WIDTH 1

 vo_vxp_ace_post_process_h_process_type:1, /*[0:0]  */
 hole0:31;
 } bits;

 uint32_t value;
};

union vo_vxp_ace_post_process_h_confReg {
 struct { uint32_t

 /* sorting 4 */
#define vo_vxp_ace_post_process_h_conf_output_size_SHIFT 0
#define vo_vxp_ace_post_process_h_conf_output_size_WIDTH 12
#define vo_vxp_ace_post_process_h_conf_taps_minus_1_SHIFT 16
#define vo_vxp_ace_post_process_h_conf_taps_minus_1_WIDTH 4
#define vo_vxp_ace_post_process_h_conf_phases_minus_1_SHIFT 20
#define vo_vxp_ace_post_process_h_conf_phases_minus_1_WIDTH 4
#define vo_vxp_ace_post_process_h_conf_init_phase_SHIFT 24
#define vo_vxp_ace_post_process_h_conf_init_phase_WIDTH 5

 output_size:12, /*[11:0]  */
 hole0:4,
 taps_minus_1:4, /*[19:16]  */
 phases_minus_1:4, /*[23:20]  */
 init_phase:5, /*[28:24]  */
 hole1:3;
 } bits;

 uint32_t value;
};

union vo_vxp_ace_post_process_h_coefficient_4_5_6_7Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_vxp_ace_post_process_h_coefficient_4_5_6_7__4_SHIFT 0
#define vo_vxp_ace_post_process_h_coefficient_4_5_6_7__4_WIDTH 8
#define vo_vxp_ace_post_process_h_coefficient_4_5_6_7__5_SHIFT 8
#define vo_vxp_ace_post_process_h_coefficient_4_5_6_7__5_WIDTH 8
#define vo_vxp_ace_post_process_h_coefficient_4_5_6_7__6_SHIFT 16
#define vo_vxp_ace_post_process_h_coefficient_4_5_6_7__6_WIDTH 8
#define vo_vxp_ace_post_process_h_coefficient_4_5_6_7__7_SHIFT 24
#define vo_vxp_ace_post_process_h_coefficient_4_5_6_7__7_WIDTH 8

 _4:8, /*[7:0]  */
 _5:8, /*[15:8]  */
 _6:8, /*[23:16]  */
 _7:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_vxp_ace_post_process_h_coefficient_0_1_2_3Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_vxp_ace_post_process_h_coefficient_0_1_2_3__0_SHIFT 0
#define vo_vxp_ace_post_process_h_coefficient_0_1_2_3__0_WIDTH 8
#define vo_vxp_ace_post_process_h_coefficient_0_1_2_3__1_SHIFT 8
#define vo_vxp_ace_post_process_h_coefficient_0_1_2_3__1_WIDTH 8
#define vo_vxp_ace_post_process_h_coefficient_0_1_2_3__2_SHIFT 16
#define vo_vxp_ace_post_process_h_coefficient_0_1_2_3__2_WIDTH 8
#define vo_vxp_ace_post_process_h_coefficient_0_1_2_3__3_SHIFT 24
#define vo_vxp_ace_post_process_h_coefficient_0_1_2_3__3_WIDTH 8

 _0:8, /*[7:0]  */
 _1:8, /*[15:8]  */
 _2:8, /*[23:16]  */
 _3:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_vxp_ace_post_process_alphaReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_vxp_ace_post_process_alpha_a0_SHIFT 0
#define vo_vxp_ace_post_process_alpha_a0_WIDTH 8
#define vo_vxp_ace_post_process_alpha_a_enable_SHIFT 16
#define vo_vxp_ace_post_process_alpha_a_enable_WIDTH 1

 a0:8, /*[7:0]  */
 hole0:8,
 a_enable:1, /*[16:16]  */
 hole1:15;
 } bits;

 uint32_t value;
};

struct vo_vxp_ace_post_process {
 union vo_vxp_ace_post_process_h_confReg vo_vxp_ace_post_process_h_conf; /* +0x00000000  */
 union vo_vxp_ace_post_process_h_scale_factorsReg vo_vxp_ace_post_process_h_scale_factors; /* +0x00000004  */
 uint32_t pad0[0x0018/4];
 union vo_vxp_ace_post_process_h_coefficient_0_1_2_3Reg vo_vxp_ace_post_process_h_coefficient_0_1_2_3; /* +0x00000020  */
 union vo_vxp_ace_post_process_h_coefficient_4_5_6_7Reg vo_vxp_ace_post_process_h_coefficient_4_5_6_7; /* +0x00000024  */
 uint32_t pad1[0x0158/4];
 union vo_vxp_ace_post_process_input_formatReg vo_vxp_ace_post_process_input_format; /* +0x00000180  */
 union vo_vxp_ace_post_process_output_formatReg vo_vxp_ace_post_process_output_format; /* +0x00000184  */
 union vo_vxp_ace_post_process_alphaReg vo_vxp_ace_post_process_alpha; /* +0x00000188  */
 union vo_vxp_ace_post_process_h_processReg vo_vxp_ace_post_process_h_process; /* +0x0000018c  */
 union vo_vxp_ace_post_process_v_processReg vo_vxp_ace_post_process_v_process; /* +0x00000190  */
 uint32_t pad2[0x006c/4];
 uint32_t vo_vxp_ace_post_process_csc_mat00; /* +0x00000200  */
 uint32_t vo_vxp_ace_post_process_csc_mat01; /* +0x00000204  */
 uint32_t vo_vxp_ace_post_process_csc_mat02; /* +0x00000208  */
 uint32_t vo_vxp_ace_post_process_csc_mat10; /* +0x0000020c  */
 uint32_t vo_vxp_ace_post_process_csc_mat11; /* +0x00000210  */
 uint32_t vo_vxp_ace_post_process_csc_mat12; /* +0x00000214  */
 uint32_t vo_vxp_ace_post_process_csc_mat20; /* +0x00000218  */
 uint32_t vo_vxp_ace_post_process_csc_mat21; /* +0x0000021c  */
 uint32_t vo_vxp_ace_post_process_csc_mat22; /* +0x00000220  */
 uint32_t vo_vxp_ace_post_process_csc_vec0; /* +0x00000224  */
 uint32_t vo_vxp_ace_post_process_csc_vec1; /* +0x00000228  */
 uint32_t vo_vxp_ace_post_process_csc_vec2; /* +0x0000022c  */
 uint32_t pad3[0x0010/4];
 union vo_vxp_ace_post_process_stripesReg vo_vxp_ace_post_process_stripes; /* +0x00000240  */
 uint32_t vo_vxp_ace_post_process_stripes_color; /* +0x00000244  */
 union vo_vxp_ace_post_process_sizeReg vo_vxp_ace_post_process_size; /* +0x00000248  */
};
