
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033461                       # Number of seconds simulated
sim_ticks                                 33460531611                       # Number of ticks simulated
final_tick                               604963454730                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121531                       # Simulator instruction rate (inst/s)
host_op_rate                                   156527                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1176840                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912252                       # Number of bytes of host memory used
host_seconds                                 28432.52                       # Real time elapsed on the host
sim_insts                                  3455445443                       # Number of instructions simulated
sim_ops                                    4450454802                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1770752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1038592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2034944                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4849664                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1358592                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1358592                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13834                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8114                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15898                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 37888                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10614                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10614                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        61206                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     52920618                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49730                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31039316                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49730                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     60816248                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               144936848                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        61206                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49730                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49730                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             160667                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40602822                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40602822                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40602822                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        61206                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     52920618                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49730                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31039316                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49730                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     60816248                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              185539670                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80241084                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28431814                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24860772                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1802133                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14205104                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13674999                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043824                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56653                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33526710                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158184915                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28431814                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15718823                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32563868                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8846202                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4077939                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16527008                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715117                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77202335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44638467     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614389      2.09%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2951999      3.82%     63.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2768363      3.59%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4555748      5.90%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4749460      6.15%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1127595      1.46%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          847130      1.10%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13949184     18.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77202335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354330                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.971371                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34582398                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3949676                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31515880                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125759                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7028612                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093226                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5204                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176975677                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1374                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7028612                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36034593                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1513498                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       435313                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30176194                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2014116                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172329942                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689290                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       812586                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228826790                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784358732                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784358732                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79930579                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20314                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9940                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5390443                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26509728                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5758615                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96765                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2055740                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163100199                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19862                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137664093                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182578                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48926714                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134355016                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77202335                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783160                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839685                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26834723     34.76%     34.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14341581     18.58%     53.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12601139     16.32%     69.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7669117      9.93%     79.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8010250     10.38%     89.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4722432      6.12%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2084033      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556955      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382105      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77202335                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541413     66.26%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175451     21.47%     87.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100244     12.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107985114     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085217      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23697386     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4886455      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137664093                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.715631                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817108                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005936                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353530201                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212047204                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133171593                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138481201                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339426                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7579657                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          946                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          430                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1405260                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7028612                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         923308                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58684                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163120064                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190812                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26509728                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5758615                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9940                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30593                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          223                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          430                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       959381                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061775                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021156                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135093546                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22774487                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2570541                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27543669                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20418776                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4769182                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.683596                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133320806                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133171593                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81828615                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199703304                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.659643                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409751                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49509126                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806894                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70173723                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619005                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.317322                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32362943     46.12%     46.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14844335     21.15%     67.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8302239     11.83%     79.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2815319      4.01%     83.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2697282      3.84%     86.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1129185      1.61%     88.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3010566      4.29%     92.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876465      1.25%     94.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4135389      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70173723                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4135389                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229159046                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333275704                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30017                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3038749                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.802411                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.802411                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.246244                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.246244                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624896171                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174570821                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182411610                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80241084                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28849658                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23469145                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1926070                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12237474                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11372961                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2968259                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84804                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31895679                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             157528969                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28849658                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14341220                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             33096609                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9888759                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5361744                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15584490                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       762013                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     78283937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.478853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45187328     57.72%     57.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1777951      2.27%     59.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2317968      2.96%     62.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3517171      4.49%     67.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3404710      4.35%     71.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2592115      3.31%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1536024      1.96%     77.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2311986      2.95%     80.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15638684     19.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     78283937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359537                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.963196                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32952951                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5252417                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31900422                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       248472                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7929673                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4891517                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     188469067                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1292                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7929673                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34690577                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         936925                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1770808                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30370547                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2585405                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     183018098                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          973                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1118205                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       810150                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          205                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    255010038                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    852344974                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    852344974                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    158606751                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        96403256                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38476                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21644                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7293604                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16961374                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8989900                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       173629                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2961842                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170124227                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36665                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137047315                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       252266                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     55301254                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    168183353                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5697                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     78283937                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.750644                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896838                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27384049     34.98%     34.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17145712     21.90%     56.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11078885     14.15%     71.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7539697      9.63%     80.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7069242      9.03%     89.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3768761      4.81%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2773170      3.54%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       830419      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       694002      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     78283937                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         671462     69.29%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            10      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        137579     14.20%     83.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160046     16.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114045597     83.22%     83.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1937430      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15483      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13521856      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7526949      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137047315                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.707944                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             969097                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007071                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    353599929                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    225462912                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    133201335                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138016412                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       461703                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6495051                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2084                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          804                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2281862                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          380                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7929673                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         550042                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90767                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170160892                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1114488                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16961374                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8989900                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21181                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         68848                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          804                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1178885                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1083741                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2262626                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134418143                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12727016                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2629171                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20085089                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18827602                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7358073                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.675179                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             133236046                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            133201335                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85587541                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        240363688                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.660014                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356075                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92889847                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    114164998                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     55996147                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30968                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1957686                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     70354264                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622716                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150919                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27293828     38.79%     38.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20138563     28.62%     67.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7413843     10.54%     77.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4246531      6.04%     83.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3544388      5.04%     89.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1749300      2.49%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1731699      2.46%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       743986      1.06%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3492126      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     70354264                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92889847                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     114164998                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17174361                       # Number of memory references committed
system.switch_cpus1.commit.loads             10466323                       # Number of loads committed
system.switch_cpus1.commit.membars              15484                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16374578                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        102903535                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2329461                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3492126                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           237023283                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          348256121                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29729                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1957147                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92889847                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            114164998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92889847                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.863831                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.863831                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.157634                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.157634                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       604893032                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      183975439                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      174067301                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30968                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                80241084                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28147953                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     22899769                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1920710                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     11838110                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10970426                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2970076                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        81498                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     28247691                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             156162748                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28147953                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13940502                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             34342859                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10317263                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6505443                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         13821581                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       809959                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     77449308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.490327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.299222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        43106449     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3021380      3.90%     59.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2454939      3.17%     62.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5917527      7.64%     70.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1599343      2.07%     72.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2058498      2.66%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1496898      1.93%     77.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          835183      1.08%     78.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16959091     21.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     77449308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.350792                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.946169                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        29548873                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6334933                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33025270                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       225013                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8315214                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4793630                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        38400                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     186661081                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        75594                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8315214                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        31710403                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1308992                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1825373                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31037441                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3251880                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     180094804                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        28780                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1349369                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1010339                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1515                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    252195746                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    840734336                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    840734336                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    154559684                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        97636017                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37285                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21159                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8919978                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16791610                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8543602                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       135130                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2895512                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         170282220                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35963                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        135269743                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       264441                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58810508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    179625046                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6023                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     77449308                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.746558                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.884622                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     27286105     35.23%     35.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16526899     21.34%     56.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10906168     14.08%     70.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8009590     10.34%     80.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6866244      8.87%     89.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3569928      4.61%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3056500      3.95%     98.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       574870      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       653004      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     77449308                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         792926     71.20%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        160883     14.45%     85.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       159835     14.35%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    112715145     83.33%     83.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1926131      1.42%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        14969      0.01%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13434835      9.93%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7178663      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     135269743                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.685792                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1113650                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008233                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    349366884                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    229129268                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131837708                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     136383393                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       511134                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6620678                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2768                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          580                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2183028                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8315214                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         535321                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        73754                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    170318184                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       429413                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16791610                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8543602                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20993                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         66027                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          580                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1147989                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1080252                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2228241                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133137844                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12605680                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2131898                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19604288                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18783187                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6998608                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.659223                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131925801                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131837708                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85938411                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        242568959                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.643020                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354284                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     90544216                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    111195232                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59123717                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        29940                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1925502                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     69134094                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.608399                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.134688                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27273558     39.45%     39.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     18977332     27.45%     66.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7719503     11.17%     78.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4340617      6.28%     84.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3550115      5.14%     89.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1442977      2.09%     91.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1719908      2.49%     94.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       858422      1.24%     95.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3251662      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     69134094                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     90544216                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     111195232                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16531502                       # Number of memory references committed
system.switch_cpus2.commit.loads             10170931                       # Number of loads committed
system.switch_cpus2.commit.membars              14970                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15976393                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        100190767                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2263482                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3251662                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           236201381                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          348958406                       # The number of ROB writes
system.switch_cpus2.timesIdled                  40497                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2791776                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           90544216                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            111195232                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     90544216                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.886209                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.886209                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.128402                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.128402                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       598947998                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182250885                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      172268484                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         29940                       # number of misc regfile writes
system.l20.replacements                         13850                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          215087                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24090                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.928477                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          198.655689                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.503930                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5357.617529                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4675.222853                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019400                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000830                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.523205                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.456565                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35807                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35807                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9357                       # number of Writeback hits
system.l20.Writeback_hits::total                 9357                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35807                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35807                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35807                       # number of overall hits
system.l20.overall_hits::total                  35807                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13834                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13850                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13834                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13850                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13834                       # number of overall misses
system.l20.overall_misses::total                13850                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2774479                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1778758933                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1781533412                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2774479                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1778758933                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1781533412                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2774479                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1778758933                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1781533412                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49641                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49657                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9357                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9357                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49641                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49657                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49641                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49657                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.278681                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.278913                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.278681                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.278913                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.278681                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.278913                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 173404.937500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 128578.786540                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 128630.571264                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 173404.937500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 128578.786540                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 128630.571264                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 173404.937500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 128578.786540                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 128630.571264                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2209                       # number of writebacks
system.l20.writebacks::total                     2209                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13834                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13850                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13834                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13850                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13834                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13850                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2621935                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1647938609                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1650560544                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2621935                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1647938609                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1650560544                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2621935                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1647938609                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1650560544                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.278681                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.278913                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.278681                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.278913                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.278681                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.278913                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163870.937500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 119122.351381                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 119174.046498                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 163870.937500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 119122.351381                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 119174.046498                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 163870.937500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 119122.351381                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 119174.046498                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8129                       # number of replacements
system.l21.tagsinuse                     10239.993292                       # Cycle average of tags in use
system.l21.total_refs                          588415                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18369                       # Sample count of references to valid blocks.
system.l21.avg_refs                         32.033045                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          522.610811                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.616424                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3519.734433                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6189.031623                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.051036                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000841                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.343724                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.604398                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        40301                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  40301                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           23679                       # number of Writeback hits
system.l21.Writeback_hits::total                23679                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        40301                       # number of demand (read+write) hits
system.l21.demand_hits::total                   40301                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        40301                       # number of overall hits
system.l21.overall_hits::total                  40301                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8114                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8127                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8114                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8127                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8114                       # number of overall misses
system.l21.overall_misses::total                 8127                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1524732                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1073759356                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1075284088                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1524732                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1073759356                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1075284088                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1524732                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1073759356                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1075284088                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        48415                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              48428                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        23679                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            23679                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        48415                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               48428                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        48415                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              48428                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.167593                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.167816                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.167593                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.167816                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.167593                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.167816                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 117287.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 132334.157752                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 132310.088347                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 117287.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 132334.157752                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 132310.088347                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 117287.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 132334.157752                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 132310.088347                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5447                       # number of writebacks
system.l21.writebacks::total                     5447                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8114                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8127                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8114                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8127                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8114                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8127                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1402734                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    997046285                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    998449019                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1402734                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    997046285                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    998449019                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1402734                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    997046285                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    998449019                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.167593                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.167816                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.167593                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.167816                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.167593                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.167816                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 107902.615385                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 122879.749199                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 122855.791682                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 107902.615385                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 122879.749199                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 122855.791682                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 107902.615385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 122879.749199                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 122855.791682                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15911                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          805875                       # Total number of references to valid blocks.
system.l22.sampled_refs                         28199                       # Sample count of references to valid blocks.
system.l22.avg_refs                         28.578141                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          379.955958                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.815808                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3638.887087                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          8259.341147                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.030921                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000799                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.296133                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.672147                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        49738                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  49738                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18710                       # number of Writeback hits
system.l22.Writeback_hits::total                18710                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        49738                       # number of demand (read+write) hits
system.l22.demand_hits::total                   49738                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        49738                       # number of overall hits
system.l22.overall_hits::total                  49738                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15898                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15911                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15898                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15911                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15898                       # number of overall misses
system.l22.overall_misses::total                15911                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1604593                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2192937778                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2194542371                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1604593                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2192937778                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2194542371                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1604593                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2192937778                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2194542371                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        65636                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              65649                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18710                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18710                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        65636                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               65649                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        65636                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              65649                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.242215                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.242365                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.242215                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.242365                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.242215                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.242365                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 123430.230769                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 137937.965656                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 137926.112187                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 123430.230769                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 137937.965656                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 137926.112187                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 123430.230769                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 137937.965656                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 137926.112187                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2958                       # number of writebacks
system.l22.writebacks::total                     2958                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15898                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15911                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15898                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15911                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15898                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15911                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1482399                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2042840575                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2044322974                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1482399                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2042840575                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2044322974                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1482399                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2042840575                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2044322974                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.242215                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.242365                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.242215                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.242365                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.242215                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.242365                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 114030.692308                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 128496.702415                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 128484.883037                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 114030.692308                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 128496.702415                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 128484.883037                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 114030.692308                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 128496.702415                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 128484.883037                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.948361                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016559103                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872116.211786                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.948361                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025558                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870110                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16526989                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16526989                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16526989                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16526989                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16526989                       # number of overall hits
system.cpu0.icache.overall_hits::total       16526989                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3669931                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3669931                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3669931                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3669931                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3669931                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3669931                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16527008                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16527008                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16527008                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16527008                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16527008                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16527008                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 193154.263158                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 193154.263158                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 193154.263158                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 193154.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 193154.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 193154.263158                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2803426                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2803426                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2803426                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2803426                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2803426                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2803426                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 175214.125000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 175214.125000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 175214.125000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 175214.125000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 175214.125000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 175214.125000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49641                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246457015                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49897                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4939.315289                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.299997                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.700003                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825391                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174609                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20674246                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20674246                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25007738                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25007738                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25007738                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25007738                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157070                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157070                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157070                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157070                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157070                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157070                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12341832225                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12341832225                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12341832225                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12341832225                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12341832225                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12341832225                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20831316                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20831316                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25164808                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25164808                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25164808                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25164808                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007540                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007540                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006242                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006242                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006242                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006242                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 78575.362736                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78575.362736                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 78575.362736                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78575.362736                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 78575.362736                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78575.362736                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9357                       # number of writebacks
system.cpu0.dcache.writebacks::total             9357                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107429                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107429                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107429                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107429                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107429                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107429                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49641                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49641                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49641                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49641                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49641                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49641                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2040613383                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2040613383                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2040613383                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2040613383                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2040613383                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2040613383                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001973                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001973                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001973                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001973                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41107.418928                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41107.418928                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 41107.418928                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41107.418928                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 41107.418928                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 41107.418928                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996997                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100637664                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219027.548387                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996997                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15584469                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15584469                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15584469                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15584469                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15584469                       # number of overall hits
system.cpu1.icache.overall_hits::total       15584469                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2221638                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2221638                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2221638                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2221638                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2221638                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2221638                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15584490                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15584490                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15584490                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15584490                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15584490                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15584490                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 105792.285714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 105792.285714                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 105792.285714                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 105792.285714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 105792.285714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 105792.285714                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1537732                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1537732                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1537732                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1537732                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1537732                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1537732                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 118287.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 118287.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 118287.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 118287.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 118287.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 118287.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 48415                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185471638                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 48671                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3810.721744                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.568802                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.431198                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912378                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087622                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9686145                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9686145                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6672459                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6672459                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16371                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16371                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15484                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15484                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16358604                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16358604                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16358604                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16358604                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       120843                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       120843                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3720                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3720                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       124563                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        124563                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       124563                       # number of overall misses
system.cpu1.dcache.overall_misses::total       124563                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6109613090                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6109613090                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    417367353                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    417367353                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6526980443                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6526980443                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6526980443                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6526980443                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9806988                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9806988                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6676179                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6676179                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16371                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16371                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15484                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15484                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16483167                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16483167                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16483167                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16483167                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012322                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012322                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000557                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000557                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007557                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007557                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007557                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007557                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 50558.270566                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50558.270566                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 112195.525000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 112195.525000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 52399.030555                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 52399.030555                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 52399.030555                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 52399.030555                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1724573                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             17                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 101445.470588                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23679                       # number of writebacks
system.cpu1.dcache.writebacks::total            23679                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        72428                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        72428                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3720                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3720                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        76148                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76148                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        76148                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76148                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        48415                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        48415                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        48415                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        48415                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        48415                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        48415                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1412502971                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1412502971                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1412502971                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1412502971                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1412502971                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1412502971                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004937                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004937                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002937                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002937                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002937                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002937                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29174.903873                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29174.903873                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29174.903873                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29174.903873                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29174.903873                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29174.903873                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996836                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1100794979                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2219344.715726                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996836                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13821565                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13821565                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13821565                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13821565                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13821565                       # number of overall hits
system.cpu2.icache.overall_hits::total       13821565                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2055249                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2055249                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2055249                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2055249                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2055249                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2055249                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13821581                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13821581                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13821581                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13821581                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13821581                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13821581                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 128453.062500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 128453.062500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 128453.062500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 128453.062500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 128453.062500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 128453.062500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1633263                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1633263                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1633263                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1633263                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1633263                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1633263                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 125635.615385                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 125635.615385                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 125635.615385                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 125635.615385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 125635.615385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 125635.615385                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 65636                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               192136728                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 65892                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2915.934074                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.104752                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.895248                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.898847                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.101153                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9569827                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9569827                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6330632                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6330632                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20615                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20615                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        14970                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14970                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15900459                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15900459                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15900459                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15900459                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       143232                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       143232                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       143232                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        143232                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       143232                       # number of overall misses
system.cpu2.dcache.overall_misses::total       143232                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8025077878                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8025077878                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8025077878                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8025077878                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8025077878                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8025077878                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9713059                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9713059                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6330632                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6330632                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14970                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14970                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16043691                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16043691                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16043691                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16043691                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014746                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014746                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008928                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008928                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008928                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008928                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 56028.526293                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 56028.526293                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 56028.526293                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 56028.526293                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 56028.526293                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 56028.526293                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18710                       # number of writebacks
system.cpu2.dcache.writebacks::total            18710                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        77596                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        77596                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        77596                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        77596                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        77596                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        77596                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        65636                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        65636                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        65636                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        65636                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        65636                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        65636                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2584245801                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2584245801                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2584245801                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2584245801                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2584245801                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2584245801                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006758                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006758                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004091                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004091                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004091                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004091                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39372.384073                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 39372.384073                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 39372.384073                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 39372.384073                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 39372.384073                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 39372.384073                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
