<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p798" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_798{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_798{left:582px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t3_798{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_798{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_798{left:96px;bottom:1031px;letter-spacing:-0.24px;}
#t6_798{left:192px;bottom:1031px;letter-spacing:0.21px;}
#t7_798{left:96px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t8_798{left:96px;bottom:974px;letter-spacing:0.13px;word-spacing:-0.79px;}
#t9_798{left:96px;bottom:953px;letter-spacing:0.13px;word-spacing:-0.46px;}
#ta_798{left:96px;bottom:931px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tb_798{left:96px;bottom:910px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tc_798{left:96px;bottom:870px;letter-spacing:-0.09px;}
#td_798{left:156px;bottom:870px;letter-spacing:0.16px;}
#te_798{left:96px;bottom:835px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tf_798{left:96px;bottom:814px;letter-spacing:0.1px;word-spacing:-0.45px;}
#tg_798{left:96px;bottom:792px;letter-spacing:0.13px;word-spacing:-0.6px;}
#th_798{left:96px;bottom:771px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ti_798{left:96px;bottom:749px;letter-spacing:0.14px;word-spacing:-0.46px;}
#tj_798{left:351px;bottom:749px;letter-spacing:0.13px;}
#tk_798{left:393px;bottom:749px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tl_798{left:96px;bottom:728px;letter-spacing:0.13px;word-spacing:-0.51px;}
#tm_798{left:96px;bottom:707px;letter-spacing:0.09px;word-spacing:-0.4px;}
#tn_798{left:96px;bottom:672px;letter-spacing:0.13px;word-spacing:-0.45px;}
#to_798{left:308px;bottom:672px;letter-spacing:0.1px;}
#tp_798{left:333px;bottom:672px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tq_798{left:96px;bottom:650px;letter-spacing:0.08px;word-spacing:-0.41px;}
#tr_798{left:96px;bottom:629px;letter-spacing:0.13px;word-spacing:-0.46px;}
#ts_798{left:96px;bottom:607px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tt_798{left:96px;bottom:586px;letter-spacing:0.13px;word-spacing:-0.41px;}
#tu_798{left:96px;bottom:546px;letter-spacing:-0.09px;}
#tv_798{left:156px;bottom:546px;letter-spacing:0.16px;}
#tw_798{left:96px;bottom:511px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tx_798{left:96px;bottom:490px;letter-spacing:0.13px;word-spacing:-0.46px;}
#ty_798{left:96px;bottom:468px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tz_798{left:96px;bottom:438px;}
#t10_798{left:124px;bottom:438px;letter-spacing:0.07px;word-spacing:-0.38px;}
#t11_798{left:124px;bottom:416px;letter-spacing:0.12px;word-spacing:-0.42px;}
#t12_798{left:124px;bottom:395px;letter-spacing:0.11px;word-spacing:-0.75px;}
#t13_798{left:96px;bottom:367px;}
#t14_798{left:124px;bottom:367px;letter-spacing:0.1px;word-spacing:-1.14px;}
#t15_798{left:124px;bottom:346px;letter-spacing:0.12px;word-spacing:-0.42px;}
#t16_798{left:124px;bottom:325px;letter-spacing:0.07px;word-spacing:-0.38px;}
#t17_798{left:124px;bottom:303px;letter-spacing:-0.03px;word-spacing:-0.28px;}
#t18_798{left:96px;bottom:276px;}
#t19_798{left:124px;bottom:276px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1a_798{left:124px;bottom:254px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t1b_798{left:124px;bottom:233px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1c_798{left:124px;bottom:212px;letter-spacing:0.08px;word-spacing:-0.41px;}
#t1d_798{left:124px;bottom:184px;letter-spacing:0.12px;word-spacing:-0.65px;}
#t1e_798{left:124px;bottom:163px;letter-spacing:0.14px;word-spacing:2.29px;}
#t1f_798{left:124px;bottom:141px;letter-spacing:0.13px;word-spacing:1.29px;}
#t1g_798{left:124px;bottom:120px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1h_798{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_798{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_798{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_798{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s4_798{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_798{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_798{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_798{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s8_798{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts798" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg798Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg798" style="-webkit-user-select: none;"><object width="935" height="1210" data="798/798.svg" type="image/svg+xml" id="pdf798" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_798" class="t s1_798">343 </span><span id="t2_798" class="t s2_798">SSE, MMX, and x87 Programming </span>
<span id="t3_798" class="t s1_798">AMD64 Technology </span><span id="t4_798" class="t s1_798">24593—Rev. 3.41—June 2023 </span>
<span id="t5_798" class="t s3_798">11.3 </span><span id="t6_798" class="t s3_798">Enabling SSE Instructions </span>
<span id="t7_798" class="t s4_798">Use of the 256-bit and 128-bit media instructions by application software requires system software </span>
<span id="t8_798" class="t s4_798">support. System software must determine which SSE subsets are supported, enable those that are to be </span>
<span id="t9_798" class="t s4_798">used, and supply code to handle the various exceptions that may occur during the execution of these </span>
<span id="ta_798" class="t s4_798">instructions. The legacy SSE instructions and the extended SSE instructions often require unique </span>
<span id="tb_798" class="t s4_798">exception handling. </span>
<span id="tc_798" class="t s5_798">11.3.1 </span><span id="td_798" class="t s5_798">Enabling Legacy SSE Instruction Execution </span>
<span id="te_798" class="t s4_798">When legacy SSE instructions are supported, system software must set CR4.OSFXSR to let the </span>
<span id="tf_798" class="t s4_798">processor know that the software supports the FXSAVE/FXRSTOR instructions. When the processor </span>
<span id="tg_798" class="t s4_798">detects CR4.OSFXSR = 1, it allows execution of the legacy SSE instructions. If system software does </span>
<span id="th_798" class="t s4_798">not set CR4.OSFXSR, any attempt to execute these instructions causes an invalid-opcode exception </span>
<span id="ti_798" class="t s4_798">(#UD). System software must also </span><span id="tj_798" class="t s6_798">clear </span><span id="tk_798" class="t s4_798">the CR0.EM (emulate coprocessor) bit to 0, otherwise an </span>
<span id="tl_798" class="t s4_798">attempt to execute a legacy SSE instruction causes a #UD exception. An attempt to execute either </span>
<span id="tm_798" class="t s4_798">FXSAVE or FXRSTOR when CR0.EM is set results in a #NM exception. </span>
<span id="tn_798" class="t s4_798">System software should also </span><span id="to_798" class="t s6_798">set </span><span id="tp_798" class="t s4_798">the CR0.MP (monitor coprocessor) bit to 1. When CR0.EM=0 and </span>
<span id="tq_798" class="t s4_798">CR0.MP=1, all media instructions, x87 instructions, and the FWAIT/WAIT instructions cause a </span>
<span id="tr_798" class="t s4_798">device-not-available exception (#NM) when the CR0.TS bit is set. System software can use the #NM </span>
<span id="ts_798" class="t s4_798">exception to perform lazy context switching, saving and restoring media and x87 state only when </span>
<span id="tt_798" class="t s4_798">necessary after a task switch. See “CR0 Register” on page 41 for more information. </span>
<span id="tu_798" class="t s5_798">11.3.2 </span><span id="tv_798" class="t s5_798">Enabling Extended SSE Instruction Execution </span>
<span id="tw_798" class="t s4_798">After the steps specified above are completed to enable legacy SSE instruction execution, additional </span>
<span id="tx_798" class="t s4_798">steps are required to enable the extended SSE instructions and state management. System software </span>
<span id="ty_798" class="t s4_798">must carry out the following process: </span>
<span id="tz_798" class="t s7_798">• </span><span id="t10_798" class="t s4_798">Confirm that the hardware supports the XSAVE, XRSTOR, XSETBV, and XGETBV instructions </span>
<span id="t11_798" class="t s4_798">and the XCR0 register (XFEATURE_ENABLED_MASK) by executing the CPUID instruction </span>
<span id="t12_798" class="t s4_798">function 0000_0001h. If CPUID Fn0000_0001_ECX[XSAVE] is set, hardware support is verified. </span>
<span id="t13_798" class="t s7_798">• </span><span id="t14_798" class="t s4_798">Optionally confirm hardware support of the XSAVEOPT instruction by executing CPUID function </span>
<span id="t15_798" class="t s4_798">0000_000Dh, sub-function 1 (ECX = 1). If CPUID Fn0000_000D_EAX_x1[XSAVEOPT] is set, </span>
<span id="t16_798" class="t s4_798">the processor supports the XSAVEOPT instruction. XSAVEOPT is a performance optimized </span>
<span id="t17_798" class="t s4_798">version of XSAVE. </span>
<span id="t18_798" class="t s7_798">• </span><span id="t19_798" class="t s4_798">Confirm that hardware supports the extended SSE instructions by verifying </span>
<span id="t1a_798" class="t s4_798">XFeatureSupportedMask[2:0] = 111b. XFeatureSupportedMask is accessed via the CPUID </span>
<span id="t1b_798" class="t s4_798">instruction function 0000_000Dh, sub-function 0 (ECX = 0). XFeatureSupportedMask[31:0] is </span>
<span id="t1c_798" class="t s4_798">returned in the EAX register. </span>
<span id="t1d_798" class="t s4_798">If CPUID Fn0000_000D_EAX_x0[2:0] = 111b, hardware supports x87, legacy SSE, and extended </span>
<span id="t1e_798" class="t s4_798">SSE instructions. Bit 0 of EAX signifies x87 floating-point and MMX support, bit 1 signifies </span>
<span id="t1f_798" class="t s4_798">legacy SSE support, and bit 2 signifies extended SSE support. Support for both x87 and legacy </span>
<span id="t1g_798" class="t s4_798">SSE instructions are required for processors that support the extended SSE instructions. </span>
<span id="t1h_798" class="t s8_798">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
