{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_lane_latency_monitor.v@75:96@HdlStmFor", "end\n\ngenerate\ngenvar i;\n\nfor (i = 0; i < NUM_LANES; i = i + 1) begin: gen_lane\n  always @(posedge clk) begin\n    if (reset == 1'b1) begin\n      lane_latency_mem[i] <= 'h00;\n      lane_captured[i] <= 1'b0;\n    end else if (lane_ready[i] == 1'b1 && lane_captured[i] == 1'b0) begin\n      lane_latency_mem[i] <= beat_counter;\n      lane_captured[i] <= 1'b1;\n    end\n  end\n\n  assign lane_latency[i*14+13:i*14] = {lane_latency_mem[i],lane_frame_align[(i*3)+DPW_LOG2-1:i*3]};\n  assign lane_latency_ready[i] = lane_captured[i];\nend\nendgenerate\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[80, "for (i = 0; i < NUM_LANES; i = i + 1) begin: gen_lane\n"], [83, "      lane_latency_mem[i] <= 'h00;\n"], [84, "      lane_captured[i] <= 1'b0;\n"], [85, "    end else if (lane_ready[i] == 1'b1 && lane_captured[i] == 1'b0) begin\n"], [86, "      lane_latency_mem[i] <= beat_counter;\n"], [87, "      lane_captured[i] <= 1'b1;\n"], [91, "  assign lane_latency[i*14+13:i*14] = {lane_latency_mem[i],lane_frame_align[(i*3)+DPW_LOG2-1:i*3]};\n"], [92, "  assign lane_latency_ready[i] = lane_captured[i];\n"], [93, "end\n"]], "Add": [[87, "      beat_counter <= 'h0;\n"], [87, "    end else if (beat_counter != {BEAT_CNT_WIDTH{1'b1}}) begin\n"], [87, "      beat_counter <= beat_counter + 1'b1;\n"]]}}