#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f83d6407db0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x7f83d6410700 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x7f83d6429700_0 .var "Clk", 0 0;
v0x7f83d6429820_0 .var "Reset", 0 0;
v0x7f83d64298b0_0 .var "Start", 0 0;
v0x7f83d6429980_0 .var/i "counter", 31 0;
v0x7f83d6429a10_0 .var/i "flush", 31 0;
v0x7f83d6429ae0_0 .var/i "i", 31 0;
v0x7f83d6429b80_0 .var/i "outfile", 31 0;
v0x7f83d6429c30_0 .var/i "stall", 31 0;
S_0x7f83d6410a50 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0x7f83d6407db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
v0x7f83d6429350_0 .net *"_ivl_5", 6 0, L_0x7f83d642c1d0;  1 drivers
v0x7f83d6429400_0 .net *"_ivl_6", 2 0, L_0x7f83d642c270;  1 drivers
v0x7f83d64294b0_0 .net "clk_i", 0 0, v0x7f83d6429700_0;  1 drivers
v0x7f83d6429560_0 .net "rst_i", 0 0, v0x7f83d6429820_0;  1 drivers
v0x7f83d6429610_0 .net "start_i", 0 0, v0x7f83d64298b0_0;  1 drivers
L_0x7f83d642c410 .concat [ 3 7 0 0], L_0x7f83d642c270, L_0x7f83d642c1d0;
S_0x7f83d6410bc0 .scope module, "ALU" "ALU" 3 88, 4 2 0, S_0x7f83d6410a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "Zero_o";
v0x7f83d6409e70_0 .net/s "ALUCtrl_i", 2 0, v0x7f83d6420ec0_0;  1 drivers
o0x7f83d6642038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f83d6420900_0 .net "Zero_o", 0 0, o0x7f83d6642038;  0 drivers
v0x7f83d64209a0_0 .net/s "data1_i", 31 0, v0x7f83d6424a40_0;  1 drivers
v0x7f83d6420a60_0 .net/s "data2_i", 31 0, L_0x7f83d642b660;  1 drivers
v0x7f83d6420b10_0 .var/s "data_o", 31 0;
E_0x7f83d640dfd0 .event edge, v0x7f83d6409e70_0, v0x7f83d6420a60_0, v0x7f83d64209a0_0;
S_0x7f83d6420c80 .scope module, "ALU_Control" "ALU_Control" 3 96, 5 9 0, S_0x7f83d6410a50;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
v0x7f83d6420ec0_0 .var "ALUCtrl_o", 2 0;
v0x7f83d6420f80_0 .net "ALUOp_i", 1 0, v0x7f83d6423e90_0;  1 drivers
v0x7f83d6421020_0 .net "funct_i", 9 0, v0x7f83d6424110_0;  1 drivers
E_0x7f83d6420e90 .event edge, v0x7f83d6420f80_0, v0x7f83d6421020_0;
S_0x7f83d6421130 .scope module, "Add_PC" "Adder" 3 32, 6 1 0, S_0x7f83d6410a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7f83d6421360_0 .net "data1_in", 31 0, v0x7f83d6427a30_0;  1 drivers
L_0x7f83d6673098 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f83d6421410_0 .net "data2_in", 31 0, L_0x7f83d6673098;  1 drivers
v0x7f83d64214c0_0 .net "data_o", 31 0, L_0x7f83d642a2c0;  1 drivers
L_0x7f83d642a2c0 .arith/sum 32, v0x7f83d6427a30_0, L_0x7f83d6673098;
S_0x7f83d64215d0 .scope module, "Control" "Control" 3 21, 7 6 0, S_0x7f83d6410a50;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /OUTPUT 2 "ALUOp_o";
    .port_info 2 /OUTPUT 1 "ALUSrc_o";
    .port_info 3 /OUTPUT 1 "RegWrite_o";
    .port_info 4 /OUTPUT 1 "MemToReg_o";
    .port_info 5 /OUTPUT 1 "MemRead_o";
    .port_info 6 /OUTPUT 1 "MemWrite_o";
v0x7f83d64218d0_0 .var "ALUOp_o", 1 0;
v0x7f83d6421990_0 .var "ALUSrc_o", 0 0;
v0x7f83d6421a30_0 .var "MemRead_o", 0 0;
v0x7f83d6421ac0_0 .var "MemToReg_o", 0 0;
v0x7f83d6421b60_0 .var "MemWrite_o", 0 0;
v0x7f83d6421c40_0 .net "Op_i", 6 0, L_0x7f83d642a1e0;  1 drivers
v0x7f83d6421cf0_0 .var "RegWrite_o", 0 0;
E_0x7f83d6421880 .event edge, v0x7f83d6421c40_0;
S_0x7f83d6421e40 .scope module, "Data_Memory" "Data_Memory" 3 12, 8 1 0, S_0x7f83d6410a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x7f83d64220f0_0 .net "MemRead_i", 0 0, v0x7f83d6423170_0;  1 drivers
v0x7f83d64221a0_0 .net "MemWrite_i", 0 0, v0x7f83d6423450_0;  1 drivers
v0x7f83d6422240_0 .net *"_ivl_0", 31 0, L_0x7f83d6429ce0;  1 drivers
v0x7f83d64222e0_0 .net *"_ivl_2", 31 0, L_0x7f83d6429e90;  1 drivers
v0x7f83d6422390_0 .net *"_ivl_4", 29 0, L_0x7f83d6429db0;  1 drivers
L_0x7f83d6673008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f83d6422480_0 .net *"_ivl_6", 1 0, L_0x7f83d6673008;  1 drivers
L_0x7f83d6673050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f83d6422530_0 .net/2u *"_ivl_8", 31 0, L_0x7f83d6673050;  1 drivers
v0x7f83d64225e0_0 .net "addr_i", 31 0, v0x7f83d6422e90_0;  1 drivers
v0x7f83d6422690_0 .net "clk_i", 0 0, v0x7f83d6429700_0;  alias, 1 drivers
v0x7f83d64227a0_0 .net "data_i", 31 0, v0x7f83d6423590_0;  1 drivers
v0x7f83d6422840_0 .net "data_o", 31 0, L_0x7f83d642a040;  1 drivers
v0x7f83d64228f0 .array "memory", 1023 0, 31 0;
E_0x7f83d64220c0 .event posedge, v0x7f83d6422690_0;
L_0x7f83d6429ce0 .array/port v0x7f83d64228f0, L_0x7f83d6429e90;
L_0x7f83d6429db0 .part v0x7f83d6422e90_0, 2, 30;
L_0x7f83d6429e90 .concat [ 30 2 0 0], L_0x7f83d6429db0, L_0x7f83d6673008;
L_0x7f83d642a040 .functor MUXZ 32, L_0x7f83d6673050, L_0x7f83d6429ce0, v0x7f83d6423170_0, C4<>;
S_0x7f83d6422a20 .scope module, "EX_MEM" "EX_MEM" 3 132, 9 1 0, S_0x7f83d6410a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "RegWrite_o";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /OUTPUT 1 "MemToReg_o";
    .port_info 3 /INPUT 1 "MemToReg_i";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /INPUT 1 "MemRead_i";
    .port_info 6 /OUTPUT 1 "MemWrite_o";
    .port_info 7 /INPUT 1 "MemWrite_i";
    .port_info 8 /OUTPUT 32 "ALUresult_o";
    .port_info 9 /INPUT 32 "ALUresult_i";
    .port_info 10 /OUTPUT 32 "Readdata2_o";
    .port_info 11 /INPUT 32 "Readdata2_i";
    .port_info 12 /OUTPUT 5 "INS_11_7_o";
    .port_info 13 /INPUT 5 "INS_11_7_i";
v0x7f83d6422de0_0 .net "ALUresult_i", 31 0, v0x7f83d6420b10_0;  1 drivers
v0x7f83d6422e90_0 .var "ALUresult_o", 31 0;
v0x7f83d6422f40_0 .net "INS_11_7_i", 4 0, v0x7f83d6424240_0;  1 drivers
v0x7f83d6422ff0_0 .var "INS_11_7_o", 4 0;
v0x7f83d6423090_0 .net "MemRead_i", 0 0, v0x7f83d6424580_0;  1 drivers
v0x7f83d6423170_0 .var "MemRead_o", 0 0;
v0x7f83d6423200_0 .net "MemToReg_i", 0 0, v0x7f83d64246a0_0;  1 drivers
v0x7f83d6423290_0 .var "MemToReg_o", 0 0;
v0x7f83d6423330_0 .net "MemWrite_i", 0 0, v0x7f83d6424800_0;  1 drivers
v0x7f83d6423450_0 .var "MemWrite_o", 0 0;
v0x7f83d6423500_0 .net "Readdata2_i", 31 0, v0x7f83d6424b80_0;  1 drivers
v0x7f83d6423590_0 .var "Readdata2_o", 31 0;
v0x7f83d6423620_0 .net "RegWrite_i", 0 0, v0x7f83d6424ca0_0;  1 drivers
v0x7f83d64236b0_0 .var "RegWrite_o", 0 0;
E_0x7f83d6422000/0 .event edge, v0x7f83d6423620_0, v0x7f83d6423200_0, v0x7f83d6423090_0, v0x7f83d6423330_0;
E_0x7f83d6422000/1 .event edge, v0x7f83d6423500_0, v0x7f83d6420b10_0, v0x7f83d6422f40_0;
E_0x7f83d6422000 .event/or E_0x7f83d6422000/0, E_0x7f83d6422000/1;
S_0x7f83d64238a0 .scope module, "ID_EX" "ID_EX" 3 107, 10 1 0, S_0x7f83d6410a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "RegWrite_o";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /OUTPUT 1 "MemToReg_o";
    .port_info 3 /INPUT 1 "MemToReg_i";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /INPUT 1 "MemRead_i";
    .port_info 6 /OUTPUT 1 "MemWrite_o";
    .port_info 7 /INPUT 1 "MemWrite_i";
    .port_info 8 /OUTPUT 2 "ALUOp_o";
    .port_info 9 /INPUT 2 "ALUOp_i";
    .port_info 10 /OUTPUT 1 "ALUSrc_o";
    .port_info 11 /INPUT 1 "ALUSrc_i";
    .port_info 12 /OUTPUT 32 "Readdata1_o";
    .port_info 13 /INPUT 32 "Readdata1_i";
    .port_info 14 /OUTPUT 32 "Readdata2_o";
    .port_info 15 /INPUT 32 "Readdata2_i";
    .port_info 16 /OUTPUT 32 "Imm_o";
    .port_info 17 /INPUT 32 "Imm_i";
    .port_info 18 /OUTPUT 10 "ALU_o";
    .port_info 19 /INPUT 10 "ALU_i";
    .port_info 20 /OUTPUT 5 "INS_11_7_o";
    .port_info 21 /INPUT 5 "INS_11_7_i";
v0x7f83d6423dc0_0 .net "ALUOp_i", 1 0, v0x7f83d64218d0_0;  1 drivers
v0x7f83d6423e90_0 .var "ALUOp_o", 1 0;
v0x7f83d6423f20_0 .net "ALUSrc_i", 0 0, v0x7f83d6421990_0;  1 drivers
v0x7f83d6423fb0_0 .var "ALUSrc_o", 0 0;
v0x7f83d6424040_0 .net "ALU_i", 9 0, L_0x7f83d642c410;  1 drivers
v0x7f83d6424110_0 .var "ALU_o", 9 0;
v0x7f83d64241a0_0 .net "INS_11_7_i", 4 0, L_0x7f83d642c4b0;  1 drivers
v0x7f83d6424240_0 .var "INS_11_7_o", 4 0;
v0x7f83d6424300_0 .net "Imm_i", 31 0, L_0x7f83d642bdd0;  1 drivers
v0x7f83d6424420_0 .var "Imm_o", 31 0;
v0x7f83d64244d0_0 .net "MemRead_i", 0 0, v0x7f83d6421a30_0;  1 drivers
v0x7f83d6424580_0 .var "MemRead_o", 0 0;
v0x7f83d6424610_0 .net "MemToReg_i", 0 0, v0x7f83d6421ac0_0;  1 drivers
v0x7f83d64246a0_0 .var "MemToReg_o", 0 0;
v0x7f83d6424750_0 .net "MemWrite_i", 0 0, v0x7f83d6421b60_0;  1 drivers
v0x7f83d6424800_0 .var "MemWrite_o", 0 0;
v0x7f83d64248b0_0 .net "Readdata1_i", 31 0, L_0x7f83d642abe0;  1 drivers
v0x7f83d6424a40_0 .var "Readdata1_o", 31 0;
v0x7f83d6424af0_0 .net "Readdata2_i", 31 0, L_0x7f83d642b140;  1 drivers
v0x7f83d6424b80_0 .var "Readdata2_o", 31 0;
v0x7f83d6424c10_0 .net "RegWrite_i", 0 0, v0x7f83d6421cf0_0;  1 drivers
v0x7f83d6424ca0_0 .var "RegWrite_o", 0 0;
E_0x7f83d6423d20/0 .event edge, v0x7f83d6421cf0_0, v0x7f83d6421ac0_0, v0x7f83d6421a30_0, v0x7f83d6421b60_0;
E_0x7f83d6423d20/1 .event edge, v0x7f83d6421990_0, v0x7f83d64218d0_0, v0x7f83d64248b0_0, v0x7f83d6424af0_0;
E_0x7f83d6423d20/2 .event edge, v0x7f83d6424300_0, v0x7f83d6424040_0, v0x7f83d64241a0_0;
E_0x7f83d6423d20 .event/or E_0x7f83d6423d20/0, E_0x7f83d6423d20/1, E_0x7f83d6423d20/2;
S_0x7f83d6424ee0 .scope module, "IF_ID" "IF_ID" 3 102, 11 1 0, S_0x7f83d6410a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_ID_i";
    .port_info 1 /OUTPUT 32 "IF_ID_o";
v0x7f83d6425130_0 .net "IF_ID_i", 31 0, L_0x7f83d642a6e0;  1 drivers
v0x7f83d64251f0_0 .var "IF_ID_o", 31 0;
E_0x7f83d64250e0 .event edge, v0x7f83d6425130_0;
L_0x7f83d642a1e0 .part v0x7f83d64251f0_0, 0, 7;
L_0x7f83d642b2a0 .part v0x7f83d64251f0_0, 15, 5;
L_0x7f83d642b340 .part v0x7f83d64251f0_0, 20, 5;
L_0x7f83d642c1d0 .part v0x7f83d64251f0_0, 25, 7;
L_0x7f83d642c270 .part v0x7f83d64251f0_0, 12, 3;
L_0x7f83d642c4b0 .part v0x7f83d64251f0_0, 7, 5;
S_0x7f83d6425290 .scope module, "Instruction_Memory" "Instruction_Memory" 3 48, 12 1 0, S_0x7f83d6410a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x7f83d642a6e0 .functor BUFZ 32, L_0x7f83d642a400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f83d64254b0_0 .net *"_ivl_0", 31 0, L_0x7f83d642a400;  1 drivers
v0x7f83d6425550_0 .net *"_ivl_2", 31 0, L_0x7f83d642a5c0;  1 drivers
v0x7f83d64255f0_0 .net *"_ivl_4", 29 0, L_0x7f83d642a4a0;  1 drivers
L_0x7f83d66730e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f83d6425680_0 .net *"_ivl_6", 1 0, L_0x7f83d66730e0;  1 drivers
v0x7f83d6425730_0 .net "addr_i", 31 0, v0x7f83d6427a30_0;  alias, 1 drivers
v0x7f83d6425810_0 .net "instr_o", 31 0, L_0x7f83d642a6e0;  alias, 1 drivers
v0x7f83d64258c0 .array "memory", 255 0, 31 0;
L_0x7f83d642a400 .array/port v0x7f83d64258c0, L_0x7f83d642a5c0;
L_0x7f83d642a4a0 .part v0x7f83d6427a30_0, 2, 30;
L_0x7f83d642a5c0 .concat [ 30 2 0 0], L_0x7f83d642a4a0, L_0x7f83d66730e0;
S_0x7f83d6425980 .scope module, "MEM_WB" "MEM_WB" 3 149, 13 1 0, S_0x7f83d6410a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "RegWrite_o";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /OUTPUT 1 "MemToReg_o";
    .port_info 3 /INPUT 1 "MemToReg_i";
    .port_info 4 /OUTPUT 32 "ALUresult_o";
    .port_info 5 /INPUT 32 "ALUresult_i";
    .port_info 6 /OUTPUT 32 "Readdata_o";
    .port_info 7 /INPUT 32 "Readdata_i";
    .port_info 8 /OUTPUT 5 "INS_11_7_o";
    .port_info 9 /INPUT 5 "INS_11_7_i";
    .port_info 10 /NODIR 0 "";
v0x7f83d6425d00_0 .net "ALUresult_i", 31 0, v0x7f83d6422e90_0;  alias, 1 drivers
v0x7f83d6425df0_0 .var "ALUresult_o", 31 0;
v0x7f83d6425e90_0 .net "INS_11_7_i", 4 0, v0x7f83d6422ff0_0;  1 drivers
v0x7f83d6425f60_0 .var "INS_11_7_o", 4 0;
v0x7f83d6425ff0_0 .net "MemToReg_i", 0 0, v0x7f83d6423290_0;  1 drivers
v0x7f83d64260c0_0 .var "MemToReg_o", 0 0;
v0x7f83d6426150_0 .net "Readdata_i", 31 0, L_0x7f83d642a040;  alias, 1 drivers
v0x7f83d6426210_0 .var "Readdata_o", 31 0;
v0x7f83d64262b0_0 .net "RegWrite_i", 0 0, v0x7f83d64236b0_0;  1 drivers
v0x7f83d64263e0_0 .var "RegWrite_o", 0 0;
E_0x7f83d6425ca0/0 .event edge, v0x7f83d64236b0_0, v0x7f83d6423290_0, v0x7f83d6422840_0, v0x7f83d64225e0_0;
E_0x7f83d6425ca0/1 .event edge, v0x7f83d6422ff0_0;
E_0x7f83d6425ca0 .event/or E_0x7f83d6425ca0/0, E_0x7f83d6425ca0/1;
S_0x7f83d6426520 .scope module, "MUX_ALUSrc" "MUX32" 3 66, 14 1 0, S_0x7f83d6410a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7f83d6426710_0 .net *"_ivl_0", 31 0, L_0x7f83d642b460;  1 drivers
L_0x7f83d66731b8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f83d64267d0_0 .net *"_ivl_3", 30 0, L_0x7f83d66731b8;  1 drivers
L_0x7f83d6673200 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f83d6426880_0 .net/2u *"_ivl_4", 31 0, L_0x7f83d6673200;  1 drivers
v0x7f83d6426940_0 .net *"_ivl_6", 0 0, L_0x7f83d642b540;  1 drivers
v0x7f83d64269e0_0 .net "data1_i", 31 0, v0x7f83d6424b80_0;  alias, 1 drivers
v0x7f83d6426b00_0 .net "data2_i", 31 0, v0x7f83d6424420_0;  1 drivers
v0x7f83d6426b90_0 .net "data_o", 31 0, L_0x7f83d642b660;  alias, 1 drivers
v0x7f83d6426c40_0 .net "select_i", 0 0, v0x7f83d6423fb0_0;  1 drivers
L_0x7f83d642b460 .concat [ 1 31 0 0], v0x7f83d6423fb0_0, L_0x7f83d66731b8;
L_0x7f83d642b540 .cmp/eq 32, L_0x7f83d642b460, L_0x7f83d6673200;
L_0x7f83d642b660 .functor MUXZ 32, v0x7f83d6424b80_0, v0x7f83d6424420_0, L_0x7f83d642b540, C4<>;
S_0x7f83d6426d20 .scope module, "MUX_RegisterSrc" "MUX32" 3 74, 14 1 0, S_0x7f83d6410a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7f83d6426f40_0 .net *"_ivl_0", 31 0, L_0x7f83d642b7c0;  1 drivers
L_0x7f83d6673248 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f83d6427000_0 .net *"_ivl_3", 30 0, L_0x7f83d6673248;  1 drivers
L_0x7f83d6673290 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f83d64270b0_0 .net/2u *"_ivl_4", 31 0, L_0x7f83d6673290;  1 drivers
v0x7f83d6427170_0 .net *"_ivl_6", 0 0, L_0x7f83d642b960;  1 drivers
v0x7f83d6427210_0 .net "data1_i", 31 0, v0x7f83d6425df0_0;  1 drivers
v0x7f83d64272f0_0 .net "data2_i", 31 0, v0x7f83d6426210_0;  1 drivers
v0x7f83d64273a0_0 .net "data_o", 31 0, L_0x7f83d642ba40;  1 drivers
v0x7f83d6427440_0 .net "select_i", 0 0, v0x7f83d64260c0_0;  1 drivers
L_0x7f83d642b7c0 .concat [ 1 31 0 0], v0x7f83d64260c0_0, L_0x7f83d6673248;
L_0x7f83d642b960 .cmp/eq 32, L_0x7f83d642b7c0, L_0x7f83d6673290;
L_0x7f83d642ba40 .functor MUXZ 32, v0x7f83d6425df0_0, v0x7f83d6426210_0, L_0x7f83d642b960, C4<>;
S_0x7f83d6427540 .scope module, "PC" "PC" 3 39, 15 1 0, S_0x7f83d6410a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
o0x7f83d6643b68 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f83d6427810_0 .net "PCWrite_i", 0 0, o0x7f83d6643b68;  0 drivers
v0x7f83d64278c0_0 .net "clk_i", 0 0, v0x7f83d6429700_0;  alias, 1 drivers
v0x7f83d6427960_0 .net "pc_i", 31 0, L_0x7f83d642a2c0;  alias, 1 drivers
v0x7f83d6427a30_0 .var "pc_o", 31 0;
v0x7f83d6427b00_0 .net "rst_i", 0 0, v0x7f83d6429820_0;  alias, 1 drivers
v0x7f83d6427bd0_0 .net "start_i", 0 0, v0x7f83d64298b0_0;  alias, 1 drivers
E_0x7f83d64277c0 .event posedge, v0x7f83d6427b00_0, v0x7f83d6422690_0;
S_0x7f83d6427cd0 .scope module, "Registers" "Registers" 3 54, 16 1 0, S_0x7f83d6410a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RD1addr_i";
    .port_info 2 /INPUT 5 "RD2addr_i";
    .port_info 3 /INPUT 5 "WRaddr_i";
    .port_info 4 /INPUT 32 "WRdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RD1data_o";
    .port_info 7 /OUTPUT 32 "RD2data_o";
L_0x7f83d642a8b0 .functor AND 1, L_0x7f83d642a7d0, v0x7f83d64263e0_0, C4<1>, C4<1>;
L_0x7f83d642ae50 .functor AND 1, L_0x7f83d642ad80, v0x7f83d64263e0_0, C4<1>, C4<1>;
v0x7f83d6427f90_0 .net "RD1addr_i", 4 0, L_0x7f83d642b2a0;  1 drivers
v0x7f83d6428030_0 .net "RD1data_o", 31 0, L_0x7f83d642abe0;  alias, 1 drivers
v0x7f83d64280d0_0 .net "RD2addr_i", 4 0, L_0x7f83d642b340;  1 drivers
v0x7f83d6428180_0 .net "RD2data_o", 31 0, L_0x7f83d642b140;  alias, 1 drivers
v0x7f83d6428230_0 .net "RegWrite_i", 0 0, v0x7f83d64263e0_0;  1 drivers
v0x7f83d6428300_0 .net "WRaddr_i", 4 0, v0x7f83d6425f60_0;  1 drivers
v0x7f83d64283b0_0 .net "WRdata_i", 31 0, L_0x7f83d642ba40;  alias, 1 drivers
v0x7f83d6428460_0 .net *"_ivl_0", 0 0, L_0x7f83d642a7d0;  1 drivers
v0x7f83d64284f0_0 .net *"_ivl_12", 0 0, L_0x7f83d642ad80;  1 drivers
v0x7f83d6428600_0 .net *"_ivl_15", 0 0, L_0x7f83d642ae50;  1 drivers
v0x7f83d64286a0_0 .net *"_ivl_16", 31 0, L_0x7f83d642af00;  1 drivers
v0x7f83d6428750_0 .net *"_ivl_18", 6 0, L_0x7f83d642afa0;  1 drivers
L_0x7f83d6673170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f83d6428800_0 .net *"_ivl_21", 1 0, L_0x7f83d6673170;  1 drivers
v0x7f83d64288b0_0 .net *"_ivl_3", 0 0, L_0x7f83d642a8b0;  1 drivers
v0x7f83d6428950_0 .net *"_ivl_4", 31 0, L_0x7f83d642a9a0;  1 drivers
v0x7f83d6428a00_0 .net *"_ivl_6", 6 0, L_0x7f83d642aa40;  1 drivers
L_0x7f83d6673128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f83d6428ab0_0 .net *"_ivl_9", 1 0, L_0x7f83d6673128;  1 drivers
v0x7f83d6428c40_0 .net "clk_i", 0 0, v0x7f83d6429700_0;  alias, 1 drivers
v0x7f83d6428d10 .array/s "register", 31 0, 31 0;
L_0x7f83d642a7d0 .cmp/eq 5, L_0x7f83d642b2a0, v0x7f83d6425f60_0;
L_0x7f83d642a9a0 .array/port v0x7f83d6428d10, L_0x7f83d642aa40;
L_0x7f83d642aa40 .concat [ 5 2 0 0], L_0x7f83d642b2a0, L_0x7f83d6673128;
L_0x7f83d642abe0 .functor MUXZ 32, L_0x7f83d642a9a0, L_0x7f83d642ba40, L_0x7f83d642a8b0, C4<>;
L_0x7f83d642ad80 .cmp/eq 5, L_0x7f83d642b340, v0x7f83d6425f60_0;
L_0x7f83d642af00 .array/port v0x7f83d6428d10, L_0x7f83d642afa0;
L_0x7f83d642afa0 .concat [ 5 2 0 0], L_0x7f83d642b340, L_0x7f83d6673170;
L_0x7f83d642b140 .functor MUXZ 32, L_0x7f83d642af00, L_0x7f83d642ba40, L_0x7f83d642ae50, C4<>;
S_0x7f83d6428dd0 .scope module, "Sign_Extend" "Sign_Extend" 3 82, 17 1 0, S_0x7f83d6410a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7f83d6428fc0_0 .net *"_ivl_1", 0 0, L_0x7f83d642bbe0;  1 drivers
v0x7f83d6429070_0 .net *"_ivl_2", 19 0, L_0x7f83d642bc80;  1 drivers
v0x7f83d6429110_0 .net *"_ivl_5", 11 0, L_0x7f83d642be90;  1 drivers
v0x7f83d64291a0_0 .net "data_i", 31 0, v0x7f83d64251f0_0;  1 drivers
v0x7f83d6429260_0 .net "data_o", 31 0, L_0x7f83d642bdd0;  alias, 1 drivers
L_0x7f83d642bbe0 .part v0x7f83d64251f0_0, 11, 1;
LS_0x7f83d642bc80_0_0 .concat [ 1 1 1 1], L_0x7f83d642bbe0, L_0x7f83d642bbe0, L_0x7f83d642bbe0, L_0x7f83d642bbe0;
LS_0x7f83d642bc80_0_4 .concat [ 1 1 1 1], L_0x7f83d642bbe0, L_0x7f83d642bbe0, L_0x7f83d642bbe0, L_0x7f83d642bbe0;
LS_0x7f83d642bc80_0_8 .concat [ 1 1 1 1], L_0x7f83d642bbe0, L_0x7f83d642bbe0, L_0x7f83d642bbe0, L_0x7f83d642bbe0;
LS_0x7f83d642bc80_0_12 .concat [ 1 1 1 1], L_0x7f83d642bbe0, L_0x7f83d642bbe0, L_0x7f83d642bbe0, L_0x7f83d642bbe0;
LS_0x7f83d642bc80_0_16 .concat [ 1 1 1 1], L_0x7f83d642bbe0, L_0x7f83d642bbe0, L_0x7f83d642bbe0, L_0x7f83d642bbe0;
LS_0x7f83d642bc80_1_0 .concat [ 4 4 4 4], LS_0x7f83d642bc80_0_0, LS_0x7f83d642bc80_0_4, LS_0x7f83d642bc80_0_8, LS_0x7f83d642bc80_0_12;
LS_0x7f83d642bc80_1_4 .concat [ 4 0 0 0], LS_0x7f83d642bc80_0_16;
L_0x7f83d642bc80 .concat [ 16 4 0 0], LS_0x7f83d642bc80_1_0, LS_0x7f83d642bc80_1_4;
L_0x7f83d642be90 .part v0x7f83d64251f0_0, 0, 12;
L_0x7f83d642bdd0 .concat [ 12 20 0 0], L_0x7f83d642be90, L_0x7f83d642bc80;
    .scope S_0x7f83d6421e40;
T_0 ;
    %wait E_0x7f83d64220c0;
    %load/vec4 v0x7f83d64221a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7f83d64227a0_0;
    %load/vec4 v0x7f83d64225e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f83d64228f0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f83d64215d0;
T_1 ;
    %wait E_0x7f83d6421880;
    %load/vec4 v0x7f83d6421c40_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f83d64218d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83d6421990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d6421cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83d6421a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83d6421b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83d6421ac0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f83d6421c40_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f83d64218d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d6421990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d6421cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83d6421a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83d6421b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83d6421ac0_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7f83d6421c40_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f83d64218d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d6421990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d6421cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d6421a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83d6421b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d6421ac0_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7f83d6421c40_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f83d64218d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d6421990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83d6421cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83d6421a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d6421b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83d6421ac0_0, 0, 1;
T_1.6 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f83d6427540;
T_2 ;
    %wait E_0x7f83d64277c0;
    %load/vec4 v0x7f83d6427b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d6427a30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f83d6427810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7f83d6427bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x7f83d6427960_0;
    %assign/vec4 v0x7f83d6427a30_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7f83d6427a30_0;
    %assign/vec4 v0x7f83d6427a30_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f83d6427cd0;
T_3 ;
    %wait E_0x7f83d64220c0;
    %load/vec4 v0x7f83d6428230_0;
    %load/vec4 v0x7f83d6428300_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7f83d64283b0_0;
    %load/vec4 v0x7f83d6428300_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f83d6428d10, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f83d6410bc0;
T_4 ;
    %wait E_0x7f83d640dfd0;
    %load/vec4 v0x7f83d6409e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x7f83d64209a0_0;
    %load/vec4 v0x7f83d6420a60_0;
    %add;
    %store/vec4 v0x7f83d6420b10_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x7f83d64209a0_0;
    %load/vec4 v0x7f83d6420a60_0;
    %sub;
    %store/vec4 v0x7f83d6420b10_0, 0, 32;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x7f83d64209a0_0;
    %load/vec4 v0x7f83d6420a60_0;
    %and;
    %store/vec4 v0x7f83d6420b10_0, 0, 32;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x7f83d64209a0_0;
    %load/vec4 v0x7f83d6420a60_0;
    %xor;
    %store/vec4 v0x7f83d6420b10_0, 0, 32;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x7f83d64209a0_0;
    %load/vec4 v0x7f83d6420a60_0;
    %mul;
    %store/vec4 v0x7f83d6420b10_0, 0, 32;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x7f83d64209a0_0;
    %load/vec4 v0x7f83d6420a60_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f83d6420b10_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x7f83d64209a0_0;
    %load/vec4 v0x7f83d6420a60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7f83d6420b10_0, 0, 32;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x7f83d64209a0_0;
    %load/vec4 v0x7f83d6420a60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x7f83d6420b10_0, 0, 32;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f83d6420c80;
T_5 ;
    %wait E_0x7f83d6420e90;
    %load/vec4 v0x7f83d6420f80_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7f83d6421020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f83d6420ec0_0, 0, 3;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f83d6420ec0_0, 0, 3;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f83d6420ec0_0, 0, 3;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f83d6420ec0_0, 0, 3;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f83d6420ec0_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7f83d6420ec0_0, 0, 3;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f83d6420f80_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.9, 4;
    %load/vec4 v0x7f83d6421020_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %jmp T_5.14;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f83d6420ec0_0, 0, 3;
    %jmp T_5.14;
T_5.12 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7f83d6420ec0_0, 0, 3;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7f83d6420ec0_0, 0, 3;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x7f83d6420f80_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.15, 4;
    %load/vec4 v0x7f83d6421020_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7f83d6420ec0_0, 0, 3;
    %jmp T_5.18;
T_5.18 ;
    %pop/vec4 1;
T_5.15 ;
T_5.10 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f83d6424ee0;
T_6 ;
    %wait E_0x7f83d64250e0;
    %load/vec4 v0x7f83d6425130_0;
    %assign/vec4 v0x7f83d64251f0_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f83d64238a0;
T_7 ;
    %wait E_0x7f83d6423d20;
    %load/vec4 v0x7f83d6424c10_0;
    %assign/vec4 v0x7f83d6424ca0_0, 0;
    %load/vec4 v0x7f83d6424610_0;
    %assign/vec4 v0x7f83d64246a0_0, 0;
    %load/vec4 v0x7f83d64244d0_0;
    %assign/vec4 v0x7f83d6424580_0, 0;
    %load/vec4 v0x7f83d6424750_0;
    %assign/vec4 v0x7f83d6424800_0, 0;
    %load/vec4 v0x7f83d6423f20_0;
    %assign/vec4 v0x7f83d6423fb0_0, 0;
    %load/vec4 v0x7f83d6423dc0_0;
    %assign/vec4 v0x7f83d6423e90_0, 0;
    %load/vec4 v0x7f83d64248b0_0;
    %assign/vec4 v0x7f83d6424a40_0, 0;
    %load/vec4 v0x7f83d6424af0_0;
    %assign/vec4 v0x7f83d6424b80_0, 0;
    %load/vec4 v0x7f83d6424300_0;
    %assign/vec4 v0x7f83d6424420_0, 0;
    %load/vec4 v0x7f83d6424040_0;
    %assign/vec4 v0x7f83d6424110_0, 0;
    %load/vec4 v0x7f83d64241a0_0;
    %assign/vec4 v0x7f83d6424240_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f83d6422a20;
T_8 ;
    %wait E_0x7f83d6422000;
    %load/vec4 v0x7f83d6423620_0;
    %assign/vec4 v0x7f83d64236b0_0, 0;
    %load/vec4 v0x7f83d6423200_0;
    %assign/vec4 v0x7f83d6423290_0, 0;
    %load/vec4 v0x7f83d6423090_0;
    %assign/vec4 v0x7f83d6423170_0, 0;
    %load/vec4 v0x7f83d6423330_0;
    %assign/vec4 v0x7f83d6423450_0, 0;
    %load/vec4 v0x7f83d6423500_0;
    %assign/vec4 v0x7f83d6423590_0, 0;
    %load/vec4 v0x7f83d6422de0_0;
    %assign/vec4 v0x7f83d6422e90_0, 0;
    %load/vec4 v0x7f83d6423500_0;
    %assign/vec4 v0x7f83d6423590_0, 0;
    %load/vec4 v0x7f83d6422f40_0;
    %assign/vec4 v0x7f83d6422ff0_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f83d6425980;
T_9 ;
    %wait E_0x7f83d6425ca0;
    %load/vec4 v0x7f83d64262b0_0;
    %assign/vec4 v0x7f83d64263e0_0, 0;
    %load/vec4 v0x7f83d6425ff0_0;
    %assign/vec4 v0x7f83d64260c0_0, 0;
    %load/vec4 v0x7f83d6426150_0;
    %assign/vec4 v0x7f83d6426210_0, 0;
    %load/vec4 v0x7f83d6425d00_0;
    %assign/vec4 v0x7f83d6425df0_0, 0;
    %load/vec4 v0x7f83d6425e90_0;
    %assign/vec4 v0x7f83d6425f60_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f83d6407db0;
T_10 ;
    %delay 25, 0;
    %load/vec4 v0x7f83d6429700_0;
    %inv;
    %store/vec4 v0x7f83d6429700_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f83d6407db0;
T_11 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f83d6429980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f83d6429c30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f83d6429a10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f83d6429ae0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x7f83d6429ae0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f83d6429ae0_0;
    %store/vec4a v0x7f83d64258c0, 4, 0;
    %load/vec4 v0x7f83d6429ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f83d6429ae0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f83d6429ae0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x7f83d6429ae0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f83d6429ae0_0;
    %store/vec4a v0x7f83d64228f0, 4, 0;
    %load/vec4 v0x7f83d6429ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f83d6429ae0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f83d64228f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f83d6429ae0_0, 0, 32;
T_11.4 ;
    %load/vec4 v0x7f83d6429ae0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f83d6429ae0_0;
    %store/vec4a v0x7f83d6428d10, 4, 0;
    %load/vec4 v0x7f83d6429ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f83d6429ae0_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %vpi_call 2 50 "$readmemb", "instruction.txt", v0x7f83d64258c0 {0 0 0};
    %vpi_func 2 54 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7f83d6429b80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d6429700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d6429820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83d64298b0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83d6429820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d64298b0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x7f83d6407db0;
T_12 ;
    %wait E_0x7f83d64220c0;
    %load/vec4 v0x7f83d6429980_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %vpi_call 2 69 "$finish" {0 0 0};
T_12.0 ;
    %vpi_call 2 77 "$fdisplay", v0x7f83d6429b80_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x7f83d6429980_0, v0x7f83d64298b0_0, v0x7f83d6429c30_0, v0x7f83d6429a10_0, v0x7f83d6427a30_0 {0 0 0};
    %vpi_call 2 81 "$fdisplay", v0x7f83d6429b80_0, "Registers" {0 0 0};
    %vpi_call 2 82 "$fdisplay", v0x7f83d6429b80_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x7f83d6428d10, 0>, &A<v0x7f83d6428d10, 8>, &A<v0x7f83d6428d10, 16>, &A<v0x7f83d6428d10, 24> {0 0 0};
    %vpi_call 2 83 "$fdisplay", v0x7f83d6429b80_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x7f83d6428d10, 1>, &A<v0x7f83d6428d10, 9>, &A<v0x7f83d6428d10, 17>, &A<v0x7f83d6428d10, 25> {0 0 0};
    %vpi_call 2 84 "$fdisplay", v0x7f83d6429b80_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x7f83d6428d10, 2>, &A<v0x7f83d6428d10, 10>, &A<v0x7f83d6428d10, 18>, &A<v0x7f83d6428d10, 26> {0 0 0};
    %vpi_call 2 85 "$fdisplay", v0x7f83d6429b80_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x7f83d6428d10, 3>, &A<v0x7f83d6428d10, 11>, &A<v0x7f83d6428d10, 19>, &A<v0x7f83d6428d10, 27> {0 0 0};
    %vpi_call 2 86 "$fdisplay", v0x7f83d6429b80_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x7f83d6428d10, 4>, &A<v0x7f83d6428d10, 12>, &A<v0x7f83d6428d10, 20>, &A<v0x7f83d6428d10, 28> {0 0 0};
    %vpi_call 2 87 "$fdisplay", v0x7f83d6429b80_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x7f83d6428d10, 5>, &A<v0x7f83d6428d10, 13>, &A<v0x7f83d6428d10, 21>, &A<v0x7f83d6428d10, 29> {0 0 0};
    %vpi_call 2 88 "$fdisplay", v0x7f83d6429b80_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x7f83d6428d10, 6>, &A<v0x7f83d6428d10, 14>, &A<v0x7f83d6428d10, 22>, &A<v0x7f83d6428d10, 30> {0 0 0};
    %vpi_call 2 89 "$fdisplay", v0x7f83d6429b80_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x7f83d6428d10, 7>, &A<v0x7f83d6428d10, 15>, &A<v0x7f83d6428d10, 23>, &A<v0x7f83d6428d10, 31> {0 0 0};
    %vpi_call 2 93 "$fdisplay", v0x7f83d6429b80_0, "Data Memory: 0x00 = %10d", &A<v0x7f83d64228f0, 0> {0 0 0};
    %vpi_call 2 94 "$fdisplay", v0x7f83d6429b80_0, "Data Memory: 0x04 = %10d", &A<v0x7f83d64228f0, 1> {0 0 0};
    %vpi_call 2 95 "$fdisplay", v0x7f83d6429b80_0, "Data Memory: 0x08 = %10d", &A<v0x7f83d64228f0, 2> {0 0 0};
    %vpi_call 2 96 "$fdisplay", v0x7f83d6429b80_0, "Data Memory: 0x0C = %10d", &A<v0x7f83d64228f0, 3> {0 0 0};
    %vpi_call 2 97 "$fdisplay", v0x7f83d6429b80_0, "Data Memory: 0x10 = %10d", &A<v0x7f83d64228f0, 4> {0 0 0};
    %vpi_call 2 98 "$fdisplay", v0x7f83d6429b80_0, "Data Memory: 0x14 = %10d", &A<v0x7f83d64228f0, 5> {0 0 0};
    %vpi_call 2 99 "$fdisplay", v0x7f83d6429b80_0, "Data Memory: 0x18 = %10d", &A<v0x7f83d64228f0, 6> {0 0 0};
    %vpi_call 2 100 "$fdisplay", v0x7f83d6429b80_0, "Data Memory: 0x1C = %10d", &A<v0x7f83d64228f0, 7> {0 0 0};
    %vpi_call 2 102 "$fdisplay", v0x7f83d6429b80_0, "\012" {0 0 0};
    %load/vec4 v0x7f83d6429980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f83d6429980_0, 0, 32;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EX_MEM.v";
    "ID_EX.v";
    "IF_ID.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
