Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun Apr 03 21:40:09 2016

  SmartGuide Results
  ------------------
  This section describes the guide results after invoking the Router. This
  report accurately reflects the differences between the input design
  and the guide design.

  Number of Components in the input design    |   1202
    Number of guided Components               |   1189 out of   1202  98.9%
    Number of re-implemented Components       |      5 out of   1202   0.4%
    Number of new/changed Components          |      8 out of   1202   0.7%
  Number of Nets in the input design          |   4201
    Number of guided Nets                     |   4093 out of   4201  97.4%
    Number of partially guided Nets           |     68 out of   4201   1.6%
    Number of re-routed Nets                  |     29 out of   4201   0.7%
    Number of new/changed Nets                |     11 out of   4201   0.3%


The following Components were re-implemented.
---------------------------------------------
 u_ddr_to_bram_controller/h_count_I0[10]_called_I0_AND_95_o1 : SLICE_X3Y64.
 u_BRAM_interface/Port0/Px_I0_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout
_mux3 : SLICE_X4Y61.
 u_ddr_to_bram_controller/Eqn_0_mand : SLICE_X4Y62.
 simulator_timing/v_count<6> : SLICE_X5Y66.
 simulator_timing/Reset_OR_DriverANDClockEnable1 : SLICE_X9Y61.


The following Components are new/changed.
-----------------------------------------
 u_input_to_ddr_controller/GND_1425_o_GND_1425_o_add_10_OUT<10> : SLICE_X4Y72.
 u_ddr_to_bram_controller/_n0236_inv : SLICE_X3Y62.
 u_ddr_to_bram_controller/_n0267_inv : SLICE_X5Y64.
 u_ddr_to_bram_controller/N12 : SLICE_X5Y65.
 DDR_p5_cmd_byte_addr<16> : SLICE_X7Y67.
 u_ddr_to_bram_controller/_n0255_inv : SLICE_X9Y64.
 u_ddr_to_bram_controller/_n022022 : SLICE_X10Y61.
 u_ddr_to_bram_controller/_n0216 : SLICE_X13Y61.


The following Nets were re-routed.
----------------------------------
 u_ddr_to_bram_controller/GND_1442_o_I1_proc.count_buffer[31]_LessThan_12_o.
 simulator_timing/v_count<3>.
 simulator_timing/v_count<6>.
 DDR_p5_cmd_en.
 u_ddr_to_bram_controller/Eqn_0_mand.
 u_ddr_to_bram_controller/h_count_I0[10]_called_I0_AND_95_o.
 leds_0_OBUF.
 leds_1_OBUF.
 u_ddr_to_bram_controller/h_count_I0[10]_called_I0_AND_95_o2.
 DDR_p4_cmd_empty.
 simulator_timing/Reset_OR_DriverANDClockEnable1.
 simulator_timing/h_count[11]_GND_43_o_equal_17_o.
 simulator_timing/Result<3>1.
 simulator_timing/N2.
 simulator_timing/Result<6>1.
 u_BRAM_interface/Port0/Px_I0_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout
_mux3.
 DDR_p4_cmd_byte_addr<15>.
 DDR_p5_cmd_byte_addr<12>.
 DDR_p5_cmd_byte_addr<11>.
 DDR_p5_cmd_byte_addr<16>.
 DDR_p5_cmd_byte_addr<15>.
 u_ddr_to_bram_controller/N12.
 u_ddr_to_bram_controller/N2.
 u_BRAM_interface/Port0/Px_I0_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<11>.
 u_BRAM_interface/Port0/Px_I0_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_do
utb<11>.
 u_BRAM_interface/Port0/Px_I0_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_do
utb<11>.
 u_BRAM_interface/Port0/Px_I0_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_do
utb<11>.
 u_ddr_to_bram_controller/h_count_I0[10]_called_I0_AND_95_o1.
 u_ddr_to_bram_controller/N4.


The following Nets are new/changed.
-----------------------------------
 u_ddr_to_bram_controller/_n0255_inv.
 u_ddr_to_bram_controller/_n0236_inv.
 u_ddr_to_bram_controller/_n0267_inv.
 u_ddr_to_bram_controller/_n0230_inv.
 u_ddr_to_bram_controller/_n0279_inv1.
 u_ddr_to_bram_controller/_n0246_inv.
 u_ddr_to_bram_controller/_n0216.
 u_ddr_to_bram_controller/_n0226_inv.
 u_ddr_to_bram_controller/_n022022.
 u_ddr_to_bram_controller/_n02202.
 u_ddr_to_bram_controller/_n022021.


The following Nets were partially guided.
-----------------------------------------
 simulator_timing/h_count<4>.
 simulator_timing/h_count<9>.
 simulator_timing/h_count<10>.
 global_pixel_clock.
 p0_h_count_out_I1<0>.
 u_ddr_to_bram_controller/I1_proc.count_buffer<5>.
 change_S.
 u_ddr_to_bram_controller/I1_proc.address_count<5>.
 u_ddr_to_bram_controller/I1_proc.address_count<6>.
 u_ddr_to_bram_controller/I1_proc.address_count<9>.
 u_ddr_to_bram_controller/I1_proc.address_count<10>.
 simulator_timing/v_count<2>.
 simulator_timing/v_count<4>.
 simulator_timing/v_count<5>.
 u_ddr_to_bram_controller/Mcompar_GND_1442_o_I1_proc.address_count[31]_LessThan_11_o_cy<4>.
 DDR_p5_cmd_empty.
 p0_h_count_out_I0<0>.
 p0_h_count_out_I0<1>.
 p0_h_count_out_I0<2>.
 global_pixel_clock_x2_b1.
 p0_h_count_out_I0<3>.
 DDR_p2_cmd_byte_addr<13>.
 p0_h_count_out_I0<4>.
 p0_h_count_out_I0<5>.
 p0_h_count_out_I0<6>.
 p0_h_count_out_I0<7>.
 p0_h_count_out_I0<8>.
 p0_h_count_out_I0<9>.
 p0_h_count_out_I0<10>.
 p0_h_count_out_I1<1>.
 p0_h_count_out_I1<2>.
 p0_h_count_out_I1<3>.
 p0_h_count_out_I1<4>.
 p0_h_count_out_I1<5>.
 p0_h_count_out_I1<6>.
 p0_h_count_out_I1<7>.
 p0_h_count_out_I1<8>.
 p0_h_count_out_I1<9>.
 p0_h_count_out_I1<10>.
 simulator_timing/h_count<0>.
 DDR_p4_rd_empty.
 u_ddr_to_bram_controller/out_count_I0<0>.
 u_ddr_to_bram_controller/out_count_I0<1>.
 u_ddr_to_bram_controller/out_count_I0<2>.
 u_ddr_to_bram_controller/out_count_I0<3>.
 u_ddr_to_bram_controller/out_count_I0<4>.
 u_ddr_to_bram_controller/out_count_I0<5>.
 u_ddr_to_bram_controller/out_count_I0<6>.
 u_ddr_to_bram_controller/out_count_I0<7>.
 DDR_p5_rd_empty.
 global_pll_locked.
 u_BRAM_interface/Port0/Px_I0_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<
0>.
 u_BRAM_interface/Port0/Px_I0_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<
1>.
 u_ddr_to_bram_controller/N0.
 u_ddr_to_bram_controller/run_I0.
 DDR_p4_cmd_en.
 simulator_timing/Msub_GND_43_o_GND_43_o_sub_7_OUT<11:0>_xor<10>11.
 simulator_timing/Reset_OR_DriverANDClockEnable12.
 simulator_timing/Reset_OR_DriverANDClockEnable11.
 DDR_p4_cmd_byte_addr<10>.
 DDR_p4_cmd_byte_addr<11>.
 DDR_p4_cmd_byte_addr<9>.
 DDR_p4_cmd_byte_addr<8>.
 DDR_p4_cmd_byte_addr<12>.
 simulator_timing/Msub_GND_43_o_GND_43_o_sub_6_OUT<11:0>_xor<10>11.
 DDR_p4_cmd_byte_addr<16>.
 u_ddr_to_bram_controller/Mmux_internal_v_count31.
 global_v_count_pixel_out<0>.
