--------------------
Cycle:1

Pre-Issue Buffer:
	Entry 0:	LW	R1, 136(R0)
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	

Registers
R00:	0	0	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	

Data
172:	136	136	136	136	136	136	136	136	
204:	136	136	136	136	136	136	136	136	
236:	136	136	136	136	136	136	136	136	

--------------------
Cycle:2

Pre-Issue Buffer:
	Entry 0:	LW	R2, 136(R1)
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	LW	R1, 136(R0)
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LW	R1, 136(R0)

Registers
R00:	0	0	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	

Data
172:	136	136	136	136	136	136	136	136	
204:	136	136	136	136	136	136	136	136	
236:	136	136	136	136	136	136	136	136	

--------------------
Cycle:3

Pre-Issue Buffer:
	Entry 0:	LW	R3, 136(R2)
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	LW	R2, 136(R1)
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LW	R2, 136(R1)

Registers
R00:	0	0	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	

Data
172:	136	136	136	136	136	136	136	136	
204:	136	136	136	136	136	136	136	136	
236:	136	136	136	136	136	136	136	136	

--------------------
Cycle:4

Pre-Issue Buffer:
	Entry 0:	ADD	R4, R1, R3
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LW	R3, 136(R2)
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LW	R3, 136(R2)
Pre_MEM Queue:
	Entry 0:	LW	R2, 136(R1)
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LW	R2, 136(R1)

Registers
R00:	0	0	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	

Data
172:	8224	8224	8224	8224	8224	8224	8224	8224	
204:	8224	8224	8224	8224	8224	8224	8224	8224	
236:	8224	8224	8224	8224	8224	8224	8224	8224	

--------------------
Cycle:5

Pre-Issue Buffer:
	Entry 0:	ADD	R3, R4, R2
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R4, R1, R3
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R4, R1, R3
Pre_MEM Queue:
	Entry 0:	LW	R2, 136(R1)
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LW	R2, 136(R1)

Registers
R00:	0	0	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	

Data
172:	6176	6176	6176	6176	6176	6176	6176	6176	
204:	6176	6176	6176	6176	6176	6176	6176	6176	
236:	6176	6176	6176	6176	6176	6176	6176	6176	

--------------------
Cycle:6

Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #-5
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R4, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R3, R4, R2
Pre_MEM Queue:
	Entry 0:	LW	R2, 136(R1)
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LW	R2, 136(R1)

Registers
R00:	0	0	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	

Data
172:	-5	-5	-5	-5	-5	-5	-5	-5	
204:	-5	-5	-5	-5	-5	-5	-5	-5	
236:	-5	-5	-5	-5	-5	-5	-5	-5	

--------------------
Cycle:7

Pre-Issue Buffer:
	Entry 0:	ADDI	R3, R2, #-5
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #-5
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #-5
Pre_MEM Queue:
	Entry 0:	LW	R2, 136(R1)
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LW	R2, 136(R1)

Registers
R00:	0	0	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	

Data
172:	-5	-5	-5	-5	-5	-5	-5	-5	
204:	-5	-5	-5	-5	-5	-5	-5	-5	
236:	-5	-5	-5	-5	-5	-5	-5	-5	

--------------------
Cycle:8

Pre-Issue Buffer:
	Entry 0:	SW	R1, 136(R0)
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #-5
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #-5
Pre_MEM Queue:
	Entry 0:	ADDI	R3, R2, #-5
	Entry 1:	
Post_MEM Queue:
	Entry 0:	ADDI	R3, R2, #-5

Registers
R00:	0	0	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	

Data
172:	136	136	136	136	136	136	136	136	
204:	136	136	136	136	136	136	136	136	
236:	136	136	136	136	136	136	136	136	

--------------------
Cycle:9

Pre-Issue Buffer:
	Entry 0:	BLTZ	R3, #-36
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SW	R1, 136(R0)
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SW	R1, 136(R0)
Pre_MEM Queue:
	Entry 0:	ADDI	R3, R2, #-5
	Entry 1:	
Post_MEM Queue:
	Entry 0:	ADDI	R3, R2, #-5

Registers
R00:	0	0	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	

Data
172:	-36	-36	-36	-36	-36	-36	-36	-36	
204:	-36	-36	-36	-36	-36	-36	-36	-36	
236:	-36	-36	-36	-36	-36	-36	-36	-36	

--------------------
Cycle:10

Pre-Issue Buffer:
	Entry 0:	BREAK
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	BLTZ	R3, #-36
	Entry 1:	
Post_ALU Queue:
	Entry 0:	BLTZ	R3, #-36
Pre_MEM Queue:
	Entry 0:	ADDI	R3, R2, #-5
	Entry 1:	
Post_MEM Queue:
	Entry 0:	ADDI	R3, R2, #-5

Registers
R00:	0	0	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	

Data
172:	13	13	13	13	13	13	13	13	
204:	13	13	13	13	13	13	13	13	
236:	13	13	13	13	13	13	13	13	

