{
	"author": [
		"Nattawut Thepayasuwan",
		"Alex Doboli"
	],
	"booktitle": "Proceedings of the Eighth Conference on Design, Automation and Test in Europe, Volume 1",
	"booktitleshort": "DATE v1",
	"crossref": "conf/date/2004",
	"dblpkey": "conf/date/ThepayasuwanD04",
	"doi": "10.1109/DATE.2004.1268835",
	"ee": "http://doi.ieeecomputersociety.org/10.1109/DATE.2004.1268835",
	"pages": "108-113",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": [
		"layout",
		"conscious",
		"bus",
		"architectur",
		"synthesi",
		"for",
		"deep",
		"submicron",
		"system",
		"on",
		"chip"
	],
	"tag": [
		"architecture",
		"layout",
		"synthesis"
	],
	"title": "Layout Conscious Bus Architecture Synthesis for Deep Submicron Systems on Chip",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2004
}