#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x123e29c70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x123e2b000 .scope module, "video_controller_tb" "video_controller_tb" 3 4;
 .timescale -9 -12;
v0x600001902520_0 .net "active_draw", 0 0, L_0x600001a0d220;  1 drivers
v0x6000019025b0_0 .net "blue", 7 0, v0x60000190a5b0_0;  1 drivers
v0x600001902640_0 .net "green", 7 0, v0x60000190a910_0;  1 drivers
v0x6000019026d0_0 .net "hsync", 0 0, L_0x600001a0d180;  1 drivers
v0x600001902760_0 .net "new_frame", 0 0, L_0x600001a0d2c0;  1 drivers
v0x6000019027f0_0 .var "pixel_clk_in", 0 0;
v0x600001902880_0 .net "red", 7 0, v0x60000190aac0_0;  1 drivers
v0x600001902910_0 .var "rst_in", 0 0;
v0x6000019029a0_0 .net "vsync", 0 0, L_0x600001a0d0e0;  1 drivers
S_0x123e2b170 .scope module, "uut" "video_controller" 3 11, 4 10 0, S_0x123e2b000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_hdmi_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 1 "vsync_out";
    .port_info 3 /OUTPUT 1 "hsync_out";
    .port_info 4 /OUTPUT 1 "active_draw_out";
    .port_info 5 /OUTPUT 1 "new_frame_out";
    .port_info 6 /OUTPUT 8 "red_out";
    .port_info 7 /OUTPUT 8 "green_out";
    .port_info 8 /OUTPUT 8 "blue_out";
v0x600001901710_0 .net "active_draw", 0 0, L_0x600001a0c640;  1 drivers
v0x6000019017a0_0 .net "active_draw_out", 0 0, L_0x600001a0d220;  alias, 1 drivers
v0x600001901830_0 .net "blue_out", 7 0, v0x60000190a5b0_0;  alias, 1 drivers
v0x6000019018c0_0 .net "clk_hdmi_in", 0 0, v0x6000019027f0_0;  1 drivers
v0x600001901950_0 .net "frame_count", 5 0, L_0x600000008d20;  1 drivers
v0x6000019019e0_0 .net "green_out", 7 0, v0x60000190a910_0;  alias, 1 drivers
v0x600001901a70_0 .net "hcount", 10 0, v0x600001901320_0;  1 drivers
v0x600001901b00_0 .net "hsync_out", 0 0, L_0x600001a0d180;  alias, 1 drivers
v0x600001901b90_0 .net "mfb_attribute", 7 0, L_0x600001a0e3a0;  1 drivers
v0x600001901c20_0 .net "mfb_pixel", 0 0, L_0x600001a0e1c0;  1 drivers
v0x600001901cb0_0 .net "mfb_valid", 0 0, L_0x600001a0e300;  1 drivers
v0x600001901d40_0 .net "mvb_attribute", 7 0, v0x600001904a20_0;  1 drivers
v0x600001901dd0_0 .net "mvb_code_point", 7 0, L_0x600000009180;  1 drivers
v0x600001901e60_0 .net "mvb_valid", 0 0, L_0x600001a0dae0;  1 drivers
v0x600001901ef0_0 .net "mvb_x", 2 0, L_0x600001a0d9a0;  1 drivers
v0x600001901f80_0 .net "mvb_y", 3 0, L_0x600001a0da40;  1 drivers
v0x600001902010_0 .net "new_frame_out", 0 0, L_0x600001a0d2c0;  alias, 1 drivers
v0x6000019020a0_0 .net "red_out", 7 0, v0x60000190aac0_0;  alias, 1 drivers
v0x600001902130_0 .net "rst_in", 0 0, v0x600001902910_0;  1 drivers
v0x6000019021c0_0 .net "vcount", 9 0, v0x6000019015f0_0;  1 drivers
v0x600001902250_0 .net "vsg_frame_count", 5 0, v0x600001901290_0;  1 drivers
v0x6000019022e0_0 .net "vsg_hsync", 0 0, L_0x600001a0caa0;  1 drivers
v0x600001902370_0 .net "vsg_new_frame", 0 0, L_0x600001a0cfa0;  1 drivers
v0x600001902400_0 .net "vsg_vsync", 0 0, L_0x600001a0c6e0;  1 drivers
v0x600001902490_0 .net "vsync_out", 0 0, L_0x600001a0d0e0;  alias, 1 drivers
L_0x600001a0d040 .concat [ 1 1 1 1], L_0x600001a0cfa0, L_0x600001a0c640, L_0x600001a0caa0, L_0x600001a0c6e0;
v0x6000019077b0_4 .array/port v0x6000019077b0, 4;
L_0x600001a0d0e0 .part v0x6000019077b0_4, 3, 1;
L_0x600001a0d180 .part v0x6000019077b0_4, 2, 1;
L_0x600001a0d220 .part v0x6000019077b0_4, 1, 1;
L_0x600001a0d2c0 .part v0x6000019077b0_4, 0, 1;
S_0x123e0c4f0 .scope module, "frame_counter_pipeline" "pipeline" 4 53, 5 4 0, S_0x123e2b170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 6 "signal_in";
    .port_info 3 /OUTPUT 6 "signal_out";
P_0x600000509700 .param/l "PIPELINE_STAGES" 0 5 6, +C4<00000000000000000000000000000100>;
P_0x600000509740 .param/l "PIPELINE_WIDTH" 0 5 7, +C4<00000000000000000000000000000110>;
v0x600001909b90_3 .array/port v0x600001909b90, 3;
L_0x600000008d20 .functor BUFZ 6, v0x600001909b90_3, C4<000000>, C4<000000>, C4<000000>;
v0x600001909950_0 .net "clk_in", 0 0, v0x6000019027f0_0;  alias, 1 drivers
v0x6000019099e0_0 .net "rst_in", 0 0, v0x600001902910_0;  alias, 1 drivers
v0x600001909a70_0 .net "signal_in", 5 0, v0x600001901290_0;  alias, 1 drivers
v0x600001909b00_0 .net "signal_out", 5 0, L_0x600000008d20;  alias, 1 drivers
v0x600001909b90 .array "signal_pipe", 0 3, 5 0;
E_0x600003e1a680 .event posedge, v0x600001909950_0;
S_0x123e0c660 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 20, 5 20 0, S_0x123e0c4f0;
 .timescale -9 -12;
v0x600001909830_0 .var/2s "i", 31 0;
S_0x123e0b450 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 25, 5 25 0, S_0x123e0c4f0;
 .timescale -9 -12;
v0x6000019098c0_0 .var/2s "i", 31 0;
S_0x123e0b5c0 .scope module, "mab" "attribute_brom" 4 99, 6 4 0, S_0x123e2b170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_hdmi_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "pixel_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "attribute_in";
    .port_info 5 /INPUT 6 "frame_count_in";
    .port_info 6 /OUTPUT 8 "red_out";
    .port_info 7 /OUTPUT 8 "green_out";
    .port_info 8 /OUTPUT 8 "blue_out";
L_0x128088e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000190a1c0_0 .net/2u *"_ivl_2", 0 0, L_0x128088e68;  1 drivers
v0x60000190a250_0 .net *"_ivl_5", 2 0, L_0x600001a0e4e0;  1 drivers
v0x60000190a2e0_0 .net "attribute_in", 7 0, L_0x600001a0e3a0;  alias, 1 drivers
v0x60000190a370_0 .net "bg_blue", 7 0, v0x600001909c20_0;  1 drivers
v0x60000190a400_0 .net "bg_green", 7 0, v0x600001909dd0_0;  1 drivers
v0x60000190a490_0 .net "bg_red", 7 0, v0x600001909e60_0;  1 drivers
v0x60000190a520_0 .var "blink", 0 0;
v0x60000190a5b0_0 .var "blue_out", 7 0;
v0x60000190a640_0 .net "clk_hdmi_in", 0 0, v0x6000019027f0_0;  alias, 1 drivers
v0x60000190a6d0_0 .net "fg_blue", 7 0, v0x600001909ef0_0;  1 drivers
v0x60000190a760_0 .net "fg_green", 7 0, v0x60000190a0a0_0;  1 drivers
v0x60000190a7f0_0 .net "fg_red", 7 0, v0x60000190a130_0;  1 drivers
v0x60000190a880_0 .net "frame_count_in", 5 0, L_0x600000008d20;  alias, 1 drivers
v0x60000190a910_0 .var "green_out", 7 0;
v0x60000190a9a0_0 .var "pixel", 0 0;
v0x60000190aa30_0 .net "pixel_in", 0 0, L_0x600001a0e1c0;  alias, 1 drivers
v0x60000190aac0_0 .var "red_out", 7 0;
v0x60000190ab50_0 .net "rst_in", 0 0, v0x600001902910_0;  alias, 1 drivers
v0x60000190abe0_0 .var "valid", 0 0;
v0x60000190ac70_0 .net "valid_in", 0 0, L_0x600001a0e300;  alias, 1 drivers
E_0x600003e1a700/0 .event anyedge, v0x60000190abe0_0, v0x60000190a9a0_0, v0x60000190a520_0, v0x60000190a130_0;
E_0x600003e1a700/1 .event anyedge, v0x60000190a0a0_0, v0x600001909ef0_0, v0x600001909e60_0, v0x600001909dd0_0;
E_0x600003e1a700/2 .event anyedge, v0x600001909c20_0;
E_0x600003e1a700 .event/or E_0x600003e1a700/0, E_0x600003e1a700/1, E_0x600003e1a700/2;
L_0x600001a0e440 .part L_0x600001a0e3a0, 0, 4;
L_0x600001a0e4e0 .part L_0x600001a0e3a0, 4, 3;
L_0x600001a0e580 .concat [ 3 1 0 0], L_0x600001a0e4e0, L_0x128088e68;
S_0x123e04840 .scope module, "bg_lut" "palette_lut" 6 49, 6 58 0, S_0x123e0b5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 4 "entry_in";
    .port_info 2 /OUTPUT 8 "red_out";
    .port_info 3 /OUTPUT 8 "green_out";
    .port_info 4 /OUTPUT 8 "blue_out";
v0x600001909c20_0 .var "blue_out", 7 0;
v0x600001909cb0_0 .net "clk_in", 0 0, v0x6000019027f0_0;  alias, 1 drivers
v0x600001909d40_0 .net "entry_in", 3 0, L_0x600001a0e580;  1 drivers
v0x600001909dd0_0 .var "green_out", 7 0;
v0x600001909e60_0 .var "red_out", 7 0;
S_0x123e049b0 .scope module, "fg_lut" "palette_lut" 6 41, 6 58 0, S_0x123e0b5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 4 "entry_in";
    .port_info 2 /OUTPUT 8 "red_out";
    .port_info 3 /OUTPUT 8 "green_out";
    .port_info 4 /OUTPUT 8 "blue_out";
v0x600001909ef0_0 .var "blue_out", 7 0;
v0x600001909f80_0 .net "clk_in", 0 0, v0x6000019027f0_0;  alias, 1 drivers
v0x60000190a010_0 .net "entry_in", 3 0, L_0x600001a0e440;  1 drivers
v0x60000190a0a0_0 .var "green_out", 7 0;
v0x60000190a130_0 .var "red_out", 7 0;
S_0x123e09d60 .scope module, "mfb" "font_brom" 4 86, 7 4 0, S_0x123e2b170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_hdmi_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 3 "x_in";
    .port_info 4 /INPUT 4 "y_in";
    .port_info 5 /INPUT 8 "code_point_in";
    .port_info 6 /INPUT 8 "attribute_in";
    .port_info 7 /OUTPUT 8 "attribute_out";
    .port_info 8 /OUTPUT 1 "pixel_out";
    .port_info 9 /OUTPUT 1 "valid_out";
P_0x600003e1a800 .param/str "FONT_INIT_FILE" 0 7 5, "data/font.mem";
L_0x128088cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000190bc30_0 .net *"_ivl_12", 0 0, L_0x128088cb8;  1 drivers
v0x60000190bcc0_0 .net *"_ivl_13", 7 0, L_0x600001a0dfe0;  1 drivers
v0x60000190bd50_0 .net *"_ivl_18", 0 0, L_0x600001a0e120;  1 drivers
L_0x128088d00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000190bde0_0 .net/2u *"_ivl_19", 0 0, L_0x128088d00;  1 drivers
L_0x128088c70 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0x60000190be70_0 .net/2u *"_ivl_5", 7 0, L_0x128088c70;  1 drivers
v0x60000190bf00_0 .net *"_ivl_7", 6 0, L_0x600001a0dea0;  1 drivers
v0x600001904000_0 .net *"_ivl_9", 7 0, L_0x600001a0df40;  1 drivers
v0x600001904090_0 .net "attribute_in", 7 0, v0x600001904a20_0;  alias, 1 drivers
v0x600001904120_0 .net "attribute_out", 7 0, L_0x600001a0e3a0;  alias, 1 drivers
v0x6000019041b0_0 .net "character_data", 127 0, v0x60000190ae20_0;  1 drivers
v0x600001904240_0 .net "character_index", 6 0, L_0x600001a0e080;  1 drivers
v0x6000019042d0_0 .net "clk_hdmi_in", 0 0, v0x6000019027f0_0;  alias, 1 drivers
v0x600001904360_0 .net "code_point_in", 7 0, L_0x600000009180;  alias, 1 drivers
v0x6000019043f0_0 .net "pixel_out", 0 0, L_0x600001a0e1c0;  alias, 1 drivers
v0x600001904480_0 .net "rst_in", 0 0, v0x600001902910_0;  alias, 1 drivers
v0x600001904510_0 .net "valid_in", 0 0, L_0x600001a0dae0;  alias, 1 drivers
v0x6000019045a0_0 .net "valid_out", 0 0, L_0x600001a0e300;  alias, 1 drivers
v0x600001904630_0 .net "x_in", 2 0, L_0x600001a0d9a0;  alias, 1 drivers
v0x6000019046c0_0 .net "x_pipelined", 2 0, L_0x600001a0dd60;  1 drivers
v0x600001904750_0 .net "y_in", 3 0, L_0x600001a0da40;  alias, 1 drivers
v0x6000019047e0_0 .net "y_pipelined", 3 0, L_0x600001a0de00;  1 drivers
L_0x600001a0dcc0 .concat [ 4 3 0 0], L_0x600001a0da40, L_0x600001a0d9a0;
v0x60000190bba0_1 .array/port v0x60000190bba0, 1;
L_0x600001a0dd60 .part v0x60000190bba0_1, 4, 3;
L_0x600001a0de00 .part v0x60000190bba0_1, 0, 4;
L_0x600001a0dea0 .concat [ 3 4 0 0], L_0x600001a0dd60, L_0x600001a0de00;
L_0x600001a0df40 .concat [ 7 1 0 0], L_0x600001a0dea0, L_0x128088cb8;
L_0x600001a0dfe0 .arith/sub 8, L_0x128088c70, L_0x600001a0df40;
L_0x600001a0e080 .part L_0x600001a0dfe0, 0, 7;
L_0x600001a0e120 .part/v v0x60000190ae20_0, L_0x600001a0e080, 1;
L_0x600001a0e1c0 .functor MUXZ 1, L_0x128088d00, L_0x600001a0e120, L_0x600001a0e300, C4<>;
L_0x600001a0e260 .concat [ 8 1 0 0], v0x600001904a20_0, L_0x600001a0dae0;
v0x60000190b7b0_1 .array/port v0x60000190b7b0, 1;
L_0x600001a0e300 .part v0x60000190b7b0_1, 8, 1;
L_0x600001a0e3a0 .part v0x60000190b7b0_1, 0, 8;
S_0x123e09ed0 .scope module, "brom" "xilinx_single_port_ram_read_first" 7 52, 8 10 0, S_0x123e09d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 128 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 128 "douta";
P_0x60000170c300 .param/str "INIT_FILE" 0 8 14, "data/font.mem";
P_0x60000170c340 .param/l "RAM_DEPTH" 0 8 12, +C4<00000000000000000000000100000000>;
P_0x60000170c380 .param/str "RAM_PERFORMANCE" 0 8 13, "HIGH_PERFORMANCE";
P_0x60000170c3c0 .param/l "RAM_WIDTH" 0 8 11, +C4<00000000000000000000000010000000>;
v0x60000190aeb0 .array "BRAM", 0 255, 127 0;
v0x60000190af40_0 .net "addra", 7 0, L_0x600000009180;  alias, 1 drivers
v0x60000190afd0_0 .net "clka", 0 0, v0x6000019027f0_0;  alias, 1 drivers
L_0x128088d48 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000190b060_0 .net "dina", 127 0, L_0x128088d48;  1 drivers
v0x60000190b0f0_0 .net "douta", 127 0, v0x60000190ae20_0;  alias, 1 drivers
L_0x128088dd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000190b180_0 .net "ena", 0 0, L_0x128088dd8;  1 drivers
v0x60000190b210_0 .var "ram_data", 127 0;
L_0x128088e20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000190b2a0_0 .net "regcea", 0 0, L_0x128088e20;  1 drivers
v0x60000190b330_0 .net "rsta", 0 0, v0x600001902910_0;  alias, 1 drivers
L_0x128088d90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000190b3c0_0 .net "wea", 0 0, L_0x128088d90;  1 drivers
S_0x123e08cc0 .scope function.vec4.u32, "clogb2" "clogb2" 8 74, 8 74 0, S_0x123e09ed0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x123e08cc0
v0x60000190ad90_0 .var/i "depth", 31 0;
TD_video_controller_tb.uut.mfb.brom.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x60000190ad90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x60000190ad90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x60000190ad90_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x123e08e30 .scope generate, "output_register" "output_register" 8 51, 8 51 0, S_0x123e09ed0;
 .timescale -9 -12;
v0x60000190ae20_0 .var "douta_reg", 127 0;
S_0x123e063b0 .scope generate, "use_init_file" "use_init_file" 8 31, 8 31 0, S_0x123e09ed0;
 .timescale -9 -12;
S_0x123e06520 .scope module, "control_signal_pipeline" "pipeline" 7 40, 5 4 0, S_0x123e09d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 9 "signal_in";
    .port_info 3 /OUTPUT 9 "signal_out";
P_0x600000509a00 .param/l "PIPELINE_STAGES" 0 5 6, +C4<00000000000000000000000000000010>;
P_0x600000509a40 .param/l "PIPELINE_WIDTH" 0 5 7, +C4<00000000000000000000000000001001>;
v0x60000190b570_0 .net "clk_in", 0 0, v0x6000019027f0_0;  alias, 1 drivers
v0x60000190b600_0 .net "rst_in", 0 0, v0x600001902910_0;  alias, 1 drivers
v0x60000190b690_0 .net "signal_in", 8 0, L_0x600001a0e260;  1 drivers
v0x60000190b720_0 .net "signal_out", 8 0, v0x60000190b7b0_1;  1 drivers
v0x60000190b7b0 .array "signal_pipe", 0 1, 8 0;
S_0x123e087b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 20, 5 20 0, S_0x123e06520;
 .timescale -9 -12;
v0x60000190b450_0 .var/2s "i", 31 0;
S_0x123e08920 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 25, 5 25 0, S_0x123e06520;
 .timescale -9 -12;
v0x60000190b4e0_0 .var/2s "i", 31 0;
S_0x123e04f30 .scope module, "texel_pipeline" "pipeline" 7 27, 5 4 0, S_0x123e09d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 7 "signal_in";
    .port_info 3 /OUTPUT 7 "signal_out";
P_0x600000509a80 .param/l "PIPELINE_STAGES" 0 5 6, +C4<00000000000000000000000000000010>;
P_0x600000509ac0 .param/l "PIPELINE_WIDTH" 0 5 7, +C4<00000000000000000000000000000111>;
v0x60000190b960_0 .net "clk_in", 0 0, v0x6000019027f0_0;  alias, 1 drivers
v0x60000190b9f0_0 .net "rst_in", 0 0, v0x600001902910_0;  alias, 1 drivers
v0x60000190ba80_0 .net "signal_in", 6 0, L_0x600001a0dcc0;  1 drivers
v0x60000190bb10_0 .net "signal_out", 6 0, v0x60000190bba0_1;  1 drivers
v0x60000190bba0 .array "signal_pipe", 0 1, 6 0;
S_0x123e050a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 20, 5 20 0, S_0x123e04f30;
 .timescale -9 -12;
v0x60000190b840_0 .var/2s "i", 31 0;
S_0x123e2a870 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 25, 5 25 0, S_0x123e04f30;
 .timescale -9 -12;
v0x60000190b8d0_0 .var/2s "i", 31 0;
S_0x123e2a9e0 .scope module, "mvb" "video_bram" 4 68, 9 4 0, S_0x123e2b170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_hdmi_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 11 "hcount_in";
    .port_info 3 /INPUT 10 "vcount_in";
    .port_info 4 /INPUT 1 "active_draw_in";
    .port_info 5 /OUTPUT 1 "valid_out";
    .port_info 6 /OUTPUT 3 "x_out";
    .port_info 7 /OUTPUT 4 "y_out";
    .port_info 8 /OUTPUT 8 "code_point_out";
    .port_info 9 /OUTPUT 8 "attribute_out";
P_0x600000509b80 .param/str "ATTR_INIT_FILE" 0 9 6, "data/text_attribute.mem";
P_0x600000509bc0 .param/str "TEXT_INIT_FILE" 0 9 5, "data/text_codepoint.mem";
L_0x1280885f8 .functor BUFT 1, C4<0000010100000>, C4<0>, C4<0>, C4<0>;
v0x600001906640_0 .net/2u *"_ivl_10", 12 0, L_0x1280885f8;  1 drivers
v0x6000019066d0_0 .net *"_ivl_13", 12 0, L_0x600001a0d5e0;  1 drivers
v0x600001906760_0 .net *"_ivl_15", 7 0, L_0x600001a0d680;  1 drivers
v0x6000019067f0_0 .net *"_ivl_16", 12 0, L_0x600001a0d720;  1 drivers
L_0x128088640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x600001906880_0 .net *"_ivl_19", 4 0, L_0x128088640;  1 drivers
v0x600001906910_0 .net *"_ivl_20", 12 0, L_0x600001a0d7c0;  1 drivers
L_0x128088688 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000019069a0_0 .net/2u *"_ivl_22", 12 0, L_0x128088688;  1 drivers
L_0x128088718 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001906a30_0 .net/2u *"_ivl_34", 15 0, L_0x128088718;  1 drivers
v0x600001906ac0_0 .net *"_ivl_5", 5 0, L_0x600001a0d4a0;  1 drivers
L_0x1280889e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001906b50_0 .net/2u *"_ivl_56", 15 0, L_0x1280889e8;  1 drivers
v0x600001906be0_0 .net *"_ivl_6", 12 0, L_0x600001a0d540;  1 drivers
L_0x1280885b0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x600001906c70_0 .net *"_ivl_9", 6 0, L_0x1280885b0;  1 drivers
v0x600001906d00_0 .net "active_draw_in", 0 0, L_0x600001a0c640;  alias, 1 drivers
v0x600001906d90_0 .net "attribute_out", 7 0, v0x600001904a20_0;  alias, 1 drivers
v0x600001906e20_0 .net "clk_hdmi_in", 0 0, v0x6000019027f0_0;  alias, 1 drivers
v0x600001906eb0_0 .net "code_point_out", 7 0, L_0x600000009180;  alias, 1 drivers
v0x600001906f40_0 .net "frame_buffer_addr", 12 0, L_0x600001a0d860;  1 drivers
v0x600001906fd0_0 .net "hcount_in", 10 0, v0x600001901320_0;  alias, 1 drivers
v0x600001907060_0 .net "rst_in", 0 0, v0x600001902910_0;  alias, 1 drivers
v0x6000019070f0_0 .net "valid_out", 0 0, L_0x600001a0dae0;  alias, 1 drivers
v0x600001907180_0 .net "vcount_in", 9 0, v0x6000019015f0_0;  alias, 1 drivers
v0x600001907210_0 .net "x_in", 2 0, L_0x600001a0d360;  1 drivers
v0x6000019072a0_0 .net "x_out", 2 0, L_0x600001a0d9a0;  alias, 1 drivers
v0x600001907330_0 .net "y_in", 3 0, L_0x600001a0d400;  1 drivers
v0x6000019073c0_0 .net "y_out", 3 0, L_0x600001a0da40;  alias, 1 drivers
L_0x600001a0d360 .part v0x600001901320_0, 0, 3;
L_0x600001a0d400 .part v0x6000019015f0_0, 0, 4;
L_0x600001a0d4a0 .part v0x6000019015f0_0, 4, 6;
L_0x600001a0d540 .concat [ 6 7 0 0], L_0x600001a0d4a0, L_0x1280885b0;
L_0x600001a0d5e0 .arith/mult 13, L_0x600001a0d540, L_0x1280885f8;
L_0x600001a0d680 .part v0x600001901320_0, 3, 8;
L_0x600001a0d720 .concat [ 8 5 0 0], L_0x600001a0d680, L_0x128088640;
L_0x600001a0d7c0 .arith/sum 13, L_0x600001a0d5e0, L_0x600001a0d720;
L_0x600001a0d860 .functor MUXZ 13, L_0x128088688, L_0x600001a0d7c0, L_0x600001a0c640, C4<>;
L_0x600001a0d900 .concat [ 1 4 3 0], L_0x600001a0c640, L_0x600001a0d400, L_0x600001a0d360;
v0x6000019065b0_1 .array/port v0x6000019065b0, 1;
L_0x600001a0d9a0 .part v0x6000019065b0_1, 5, 3;
L_0x600001a0da40 .part v0x6000019065b0_1, 1, 4;
L_0x600001a0dae0 .part v0x6000019065b0_1, 0, 1;
L_0x600001a0db80 .part L_0x128088718, 0, 8;
L_0x600001a0dc20 .part L_0x1280889e8, 0, 8;
S_0x123e26aa0 .scope module, "attribute_bram" "xilinx_true_dual_port_read_first_2_clock_ram" 9 67, 10 10 0, S_0x123e2a9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 13 "addra";
    .port_info 1 /INPUT 13 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0x60000170c800 .param/str "INIT_FILE" 0 10 14, "data/text_attribute.mem";
P_0x60000170c840 .param/l "RAM_DEPTH" 0 10 12, +C4<0000000000000000000000000000000000000000000000000001110000100000>;
P_0x60000170c880 .param/str "RAM_PERFORMANCE" 0 10 13, "HIGH_PERFORMANCE";
P_0x60000170c8c0 .param/l "RAM_WIDTH" 0 10 11, +C4<00000000000000000000000000001000>;
v0x600001904ab0 .array "BRAM", 0 7199, 7 0;
L_0x1280889a0 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001904b40_0 .net "addra", 12 0, L_0x1280889a0;  1 drivers
v0x600001904bd0_0 .net "addrb", 12 0, L_0x600001a0d860;  alias, 1 drivers
v0x600001904c60_0 .net "clka", 0 0, v0x6000019027f0_0;  alias, 1 drivers
v0x600001904cf0_0 .net "clkb", 0 0, v0x6000019027f0_0;  alias, 1 drivers
v0x600001904d80_0 .net "dina", 7 0, L_0x600001a0dc20;  1 drivers
L_0x128088a30 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x600001904e10_0 .net "dinb", 7 0, L_0x128088a30;  1 drivers
v0x600001904ea0_0 .net "douta", 7 0, L_0x600000009420;  1 drivers
v0x600001904f30_0 .net "doutb", 7 0, v0x600001904a20_0;  alias, 1 drivers
L_0x128088b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001904fc0_0 .net "ena", 0 0, L_0x128088b08;  1 drivers
L_0x128088b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001905050_0 .net "enb", 0 0, L_0x128088b50;  1 drivers
v0x6000019050e0_0 .var "ram_data_a", 7 0;
v0x600001905170_0 .var "ram_data_b", 7 0;
L_0x128088be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001905200_0 .net "regcea", 0 0, L_0x128088be0;  1 drivers
L_0x128088c28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001905290_0 .net "regceb", 0 0, L_0x128088c28;  1 drivers
L_0x128088b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001905320_0 .net "rsta", 0 0, L_0x128088b98;  1 drivers
v0x6000019053b0_0 .net "rstb", 0 0, v0x600001902910_0;  alias, 1 drivers
L_0x128088a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001905440_0 .net "wea", 0 0, L_0x128088a78;  1 drivers
L_0x128088ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000019054d0_0 .net "web", 0 0, L_0x128088ac0;  1 drivers
S_0x123e26d90 .scope function.vec4.u32, "clogb2" "clogb2" 10 113, 10 113 0, S_0x123e26aa0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x123e26d90
v0x600001904900_0 .var/i "depth", 31 0;
TD_video_controller_tb.uut.mvb.attribute_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x600001904900_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x600001904900_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x600001904900_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x123e26f00 .scope generate, "output_register" "output_register" 10 81, 10 81 0, S_0x123e26aa0;
 .timescale -9 -12;
L_0x600000009420 .functor BUFZ 8, v0x600001904990_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600001904990_0 .var "douta_reg", 7 0;
v0x600001904a20_0 .var "doutb_reg", 7 0;
S_0x123e27070 .scope generate, "use_init_file" "use_init_file" 10 49, 10 49 0, S_0x123e26aa0;
 .timescale -9 -12;
S_0x123e271e0 .scope module, "code_point_bram" "xilinx_true_dual_port_read_first_2_clock_ram" 9 43, 10 10 0, S_0x123e2a9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 13 "addra";
    .port_info 1 /INPUT 13 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0x60000170cc00 .param/str "INIT_FILE" 0 10 14, "data/text_codepoint.mem";
P_0x60000170cc40 .param/l "RAM_DEPTH" 0 10 12, +C4<0000000000000000000000000000000000000000000000000001110000100000>;
P_0x60000170cc80 .param/str "RAM_PERFORMANCE" 0 10 13, "HIGH_PERFORMANCE";
P_0x60000170ccc0 .param/l "RAM_WIDTH" 0 10 11, +C4<00000000000000000000000000001000>;
v0x6000019057a0 .array "BRAM", 0 7199, 7 0;
L_0x1280886d0 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001905830_0 .net "addra", 12 0, L_0x1280886d0;  1 drivers
v0x6000019058c0_0 .net "addrb", 12 0, L_0x600001a0d860;  alias, 1 drivers
v0x600001905950_0 .net "clka", 0 0, v0x6000019027f0_0;  alias, 1 drivers
v0x6000019059e0_0 .net "clkb", 0 0, v0x6000019027f0_0;  alias, 1 drivers
v0x600001905a70_0 .net "dina", 7 0, L_0x600001a0db80;  1 drivers
L_0x128088760 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x600001905b00_0 .net "dinb", 7 0, L_0x128088760;  1 drivers
v0x600001905b90_0 .net "douta", 7 0, L_0x6000000091f0;  1 drivers
v0x600001905c20_0 .net "doutb", 7 0, L_0x600000009180;  alias, 1 drivers
L_0x128088838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001905cb0_0 .net "ena", 0 0, L_0x128088838;  1 drivers
L_0x128088880 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001905d40_0 .net "enb", 0 0, L_0x128088880;  1 drivers
v0x600001905dd0_0 .var "ram_data_a", 7 0;
v0x600001905e60_0 .var "ram_data_b", 7 0;
L_0x128088910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001905ef0_0 .net "regcea", 0 0, L_0x128088910;  1 drivers
L_0x128088958 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001905f80_0 .net "regceb", 0 0, L_0x128088958;  1 drivers
L_0x1280888c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001906010_0 .net "rsta", 0 0, L_0x1280888c8;  1 drivers
v0x6000019060a0_0 .net "rstb", 0 0, v0x600001902910_0;  alias, 1 drivers
L_0x1280887a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001906130_0 .net "wea", 0 0, L_0x1280887a8;  1 drivers
L_0x1280887f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000019061c0_0 .net "web", 0 0, L_0x1280887f0;  1 drivers
S_0x123e274d0 .scope function.vec4.u32, "clogb2" "clogb2" 10 113, 10 113 0, S_0x123e271e0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x123e274d0
v0x6000019055f0_0 .var/i "depth", 31 0;
TD_video_controller_tb.uut.mvb.code_point_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0x6000019055f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x6000019055f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x6000019055f0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0x123e247c0 .scope generate, "output_register" "output_register" 10 81, 10 81 0, S_0x123e271e0;
 .timescale -9 -12;
L_0x6000000091f0 .functor BUFZ 8, v0x600001905680_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000009180 .functor BUFZ 8, v0x600001905710_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600001905680_0 .var "douta_reg", 7 0;
v0x600001905710_0 .var "doutb_reg", 7 0;
S_0x123e24930 .scope generate, "use_init_file" "use_init_file" 10 49, 10 49 0, S_0x123e271e0;
 .timescale -9 -12;
S_0x123e24aa0 .scope module, "control_signal_pipeline" "pipeline" 9 32, 5 4 0, S_0x123e2a9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "signal_in";
    .port_info 3 /OUTPUT 8 "signal_out";
P_0x600000509c00 .param/l "PIPELINE_STAGES" 0 5 6, +C4<00000000000000000000000000000010>;
P_0x600000509c40 .param/l "PIPELINE_WIDTH" 0 5 7, +C4<00000000000000000000000000001000>;
v0x600001906370_0 .net "clk_in", 0 0, v0x6000019027f0_0;  alias, 1 drivers
v0x600001906400_0 .net "rst_in", 0 0, v0x600001902910_0;  alias, 1 drivers
v0x600001906490_0 .net "signal_in", 7 0, L_0x600001a0d900;  1 drivers
v0x600001906520_0 .net "signal_out", 7 0, v0x6000019065b0_1;  1 drivers
v0x6000019065b0 .array "signal_pipe", 0 1, 7 0;
S_0x123e24c10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 20, 5 20 0, S_0x123e24aa0;
 .timescale -9 -12;
v0x600001906250_0 .var/2s "i", 31 0;
S_0x123e24d80 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 25, 5 25 0, S_0x123e24aa0;
 .timescale -9 -12;
v0x6000019062e0_0 .var/2s "i", 31 0;
S_0x123e24ef0 .scope module, "output_pipeline" "pipeline" 4 43, 5 4 0, S_0x123e2b170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 4 "signal_in";
    .port_info 3 /OUTPUT 4 "signal_out";
P_0x600000509b00 .param/l "PIPELINE_STAGES" 0 5 6, +C4<00000000000000000000000000000101>;
P_0x600000509b40 .param/l "PIPELINE_WIDTH" 0 5 7, +C4<00000000000000000000000000000100>;
v0x600001907570_0 .net "clk_in", 0 0, v0x6000019027f0_0;  alias, 1 drivers
v0x600001907600_0 .net "rst_in", 0 0, v0x600001902910_0;  alias, 1 drivers
v0x600001907690_0 .net "signal_in", 3 0, L_0x600001a0d040;  1 drivers
v0x600001907720_0 .net "signal_out", 3 0, v0x6000019077b0_4;  1 drivers
v0x6000019077b0 .array "signal_pipe", 0 4, 3 0;
S_0x123e25bf0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 20, 5 20 0, S_0x123e24ef0;
 .timescale -9 -12;
v0x600001907450_0 .var/2s "i", 31 0;
S_0x123e25d60 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 25, 5 25 0, S_0x123e24ef0;
 .timescale -9 -12;
v0x6000019074e0_0 .var/2s "i", 31 0;
S_0x123e25ed0 .scope module, "vsg" "video_sig_gen" 4 28, 11 1 0, S_0x123e2b170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_pixel_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 11 "hcount_out";
    .port_info 3 /OUTPUT 10 "vcount_out";
    .port_info 4 /OUTPUT 1 "vs_out";
    .port_info 5 /OUTPUT 1 "hs_out";
    .port_info 6 /OUTPUT 1 "ad_out";
    .port_info 7 /OUTPUT 1 "nf_out";
    .port_info 8 /OUTPUT 6 "fc_out";
P_0x123e26040 .param/l "ACTIVE_H_PIXELS" 0 11 3, +C4<00000000000000000000010100000000>;
P_0x123e26080 .param/l "ACTIVE_LINES" 0 11 7, +C4<00000000000000000000001011010000>;
P_0x123e260c0 .param/l "H_BACK_PORCH" 0 11 6, +C4<00000000000000000000000011011100>;
P_0x123e26100 .param/l "H_FRONT_PORCH" 0 11 4, +C4<00000000000000000000000001101110>;
P_0x123e26140 .param/l "H_SYNC_WIDTH" 0 11 5, +C4<00000000000000000000000000101000>;
P_0x123e26180 .param/l "TOTAL_LINES" 1 11 24, +C4<00000000000000000000000001011101110>;
P_0x123e261c0 .param/l "TOTAL_PIXELS" 1 11 25, +C4<00000000000000000000000011001110010>;
P_0x123e26200 .param/l "V_BACK_PORCH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x123e26240 .param/l "V_FRONT_PORCH" 0 11 8, +C4<00000000000000000000000000000101>;
P_0x123e26280 .param/l "V_SYNC_WIDTH" 0 11 9, +C4<00000000000000000000000000000101>;
L_0x600000008850 .functor OR 1, v0x600001902910_0, v0x600001901440_0, C4<0>, C4<0>;
L_0x600000008a80 .functor AND 1, L_0x600001a0c280, L_0x600001a0c5a0, C4<1>, C4<1>;
L_0x600000008bd0 .functor OR 1, v0x600001902910_0, v0x600001901440_0, C4<0>, C4<0>;
L_0x600000008c40 .functor AND 1, L_0x600001a0c500, L_0x600001a0c8c0, C4<1>, C4<1>;
L_0x600000008af0 .functor OR 1, v0x600001902910_0, v0x600001901440_0, C4<0>, C4<0>;
L_0x600000008d90 .functor AND 1, L_0x600001a0c960, L_0x600001a0cb40, C4<1>, C4<1>;
L_0x600000008b60 .functor OR 1, v0x600001902910_0, v0x600001901440_0, C4<0>, C4<0>;
L_0x600000008e00 .functor AND 1, L_0x600001a0cbe0, L_0x600001a0ce60, C4<1>, C4<1>;
v0x600001907840_0 .net *"_ivl_1", 0 0, L_0x600000008850;  1 drivers
v0x6000019078d0_0 .net *"_ivl_10", 0 0, L_0x600001a0c280;  1 drivers
v0x600001907960_0 .net *"_ivl_12", 31 0, L_0x600001a0c3c0;  1 drivers
L_0x1280880e8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000019079f0_0 .net *"_ivl_15", 21 0, L_0x1280880e8;  1 drivers
L_0x128088130 .functor BUFT 1, C4<00000000000000000000001011010000>, C4<0>, C4<0>, C4<0>;
v0x600001907a80_0 .net/2u *"_ivl_16", 31 0, L_0x128088130;  1 drivers
v0x600001907b10_0 .net *"_ivl_18", 0 0, L_0x600001a0c5a0;  1 drivers
L_0x128088010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001907ba0_0 .net/2u *"_ivl_2", 0 0, L_0x128088010;  1 drivers
v0x600001907c30_0 .net *"_ivl_21", 0 0, L_0x600000008a80;  1 drivers
v0x600001907cc0_0 .net *"_ivl_25", 0 0, L_0x600000008bd0;  1 drivers
L_0x128088178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001907d50_0 .net/2u *"_ivl_26", 0 0, L_0x128088178;  1 drivers
v0x600001907de0_0 .net *"_ivl_28", 31 0, L_0x600001a0c460;  1 drivers
L_0x1280881c0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001907e70_0 .net *"_ivl_31", 21 0, L_0x1280881c0;  1 drivers
L_0x128088208 .functor BUFT 1, C4<00000000000000000000001011010101>, C4<0>, C4<0>, C4<0>;
v0x600001907f00_0 .net/2u *"_ivl_32", 31 0, L_0x128088208;  1 drivers
v0x600001900000_0 .net *"_ivl_34", 0 0, L_0x600001a0c500;  1 drivers
v0x600001900090_0 .net *"_ivl_36", 31 0, L_0x600001a0c820;  1 drivers
L_0x128088250 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001900120_0 .net *"_ivl_39", 21 0, L_0x128088250;  1 drivers
v0x6000019001b0_0 .net *"_ivl_4", 31 0, L_0x600001a0c1e0;  1 drivers
L_0x128088298 .functor BUFT 1, C4<00000000000000000000001011011010>, C4<0>, C4<0>, C4<0>;
v0x600001900240_0 .net/2u *"_ivl_40", 31 0, L_0x128088298;  1 drivers
v0x6000019002d0_0 .net *"_ivl_42", 0 0, L_0x600001a0c8c0;  1 drivers
v0x600001900360_0 .net *"_ivl_45", 0 0, L_0x600000008c40;  1 drivers
v0x6000019003f0_0 .net *"_ivl_49", 0 0, L_0x600000008af0;  1 drivers
L_0x1280882e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001900480_0 .net/2u *"_ivl_50", 0 0, L_0x1280882e0;  1 drivers
v0x600001900510_0 .net *"_ivl_52", 31 0, L_0x600001a0c780;  1 drivers
L_0x128088328 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000019005a0_0 .net *"_ivl_55", 20 0, L_0x128088328;  1 drivers
L_0x128088370 .functor BUFT 1, C4<00000000000000000000010101101110>, C4<0>, C4<0>, C4<0>;
v0x600001900630_0 .net/2u *"_ivl_56", 31 0, L_0x128088370;  1 drivers
v0x6000019006c0_0 .net *"_ivl_58", 0 0, L_0x600001a0c960;  1 drivers
v0x600001900750_0 .net *"_ivl_60", 31 0, L_0x600001a0ca00;  1 drivers
L_0x1280883b8 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000019007e0_0 .net *"_ivl_63", 20 0, L_0x1280883b8;  1 drivers
L_0x128088400 .functor BUFT 1, C4<00000000000000000000010110010110>, C4<0>, C4<0>, C4<0>;
v0x600001900870_0 .net/2u *"_ivl_64", 31 0, L_0x128088400;  1 drivers
v0x600001900900_0 .net *"_ivl_66", 0 0, L_0x600001a0cb40;  1 drivers
v0x600001900990_0 .net *"_ivl_69", 0 0, L_0x600000008d90;  1 drivers
L_0x128088058 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001900a20_0 .net *"_ivl_7", 20 0, L_0x128088058;  1 drivers
v0x600001900ab0_0 .net *"_ivl_73", 0 0, L_0x600000008b60;  1 drivers
L_0x128088448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001900b40_0 .net/2u *"_ivl_74", 0 0, L_0x128088448;  1 drivers
v0x600001900bd0_0 .net *"_ivl_76", 31 0, L_0x600001a0cdc0;  1 drivers
L_0x128088490 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001900c60_0 .net *"_ivl_79", 20 0, L_0x128088490;  1 drivers
L_0x1280880a0 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v0x600001900cf0_0 .net/2u *"_ivl_8", 31 0, L_0x1280880a0;  1 drivers
L_0x1280884d8 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v0x600001900d80_0 .net/2u *"_ivl_80", 31 0, L_0x1280884d8;  1 drivers
v0x600001900e10_0 .net *"_ivl_82", 0 0, L_0x600001a0cbe0;  1 drivers
v0x600001900ea0_0 .net *"_ivl_84", 31 0, L_0x600001a0cc80;  1 drivers
L_0x128088520 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001900f30_0 .net *"_ivl_87", 21 0, L_0x128088520;  1 drivers
L_0x128088568 .functor BUFT 1, C4<00000000000000000000001011010000>, C4<0>, C4<0>, C4<0>;
v0x600001900fc0_0 .net/2u *"_ivl_88", 31 0, L_0x128088568;  1 drivers
v0x600001901050_0 .net *"_ivl_90", 0 0, L_0x600001a0ce60;  1 drivers
v0x6000019010e0_0 .net *"_ivl_93", 0 0, L_0x600000008e00;  1 drivers
v0x600001901170_0 .net "ad_out", 0 0, L_0x600001a0c640;  alias, 1 drivers
v0x600001901200_0 .net "clk_pixel_in", 0 0, v0x6000019027f0_0;  alias, 1 drivers
v0x600001901290_0 .var "fc_out", 5 0;
v0x600001901320_0 .var "hcount_out", 10 0;
v0x6000019013b0_0 .net "hs_out", 0 0, L_0x600001a0caa0;  alias, 1 drivers
v0x600001901440_0 .var "last_rst", 0 0;
v0x6000019014d0_0 .net "nf_out", 0 0, L_0x600001a0cfa0;  alias, 1 drivers
v0x600001901560_0 .net "rst_in", 0 0, v0x600001902910_0;  alias, 1 drivers
v0x6000019015f0_0 .var "vcount_out", 9 0;
v0x600001901680_0 .net "vs_out", 0 0, L_0x600001a0c6e0;  alias, 1 drivers
L_0x600001a0c1e0 .concat [ 11 21 0 0], v0x600001901320_0, L_0x128088058;
L_0x600001a0c280 .cmp/gt 32, L_0x1280880a0, L_0x600001a0c1e0;
L_0x600001a0c3c0 .concat [ 10 22 0 0], v0x6000019015f0_0, L_0x1280880e8;
L_0x600001a0c5a0 .cmp/gt 32, L_0x128088130, L_0x600001a0c3c0;
L_0x600001a0c640 .functor MUXZ 1, L_0x600000008a80, L_0x128088010, L_0x600000008850, C4<>;
L_0x600001a0c460 .concat [ 10 22 0 0], v0x6000019015f0_0, L_0x1280881c0;
L_0x600001a0c500 .cmp/ge 32, L_0x600001a0c460, L_0x128088208;
L_0x600001a0c820 .concat [ 10 22 0 0], v0x6000019015f0_0, L_0x128088250;
L_0x600001a0c8c0 .cmp/gt 32, L_0x128088298, L_0x600001a0c820;
L_0x600001a0c6e0 .functor MUXZ 1, L_0x600000008c40, L_0x128088178, L_0x600000008bd0, C4<>;
L_0x600001a0c780 .concat [ 11 21 0 0], v0x600001901320_0, L_0x128088328;
L_0x600001a0c960 .cmp/ge 32, L_0x600001a0c780, L_0x128088370;
L_0x600001a0ca00 .concat [ 11 21 0 0], v0x600001901320_0, L_0x1280883b8;
L_0x600001a0cb40 .cmp/gt 32, L_0x128088400, L_0x600001a0ca00;
L_0x600001a0caa0 .functor MUXZ 1, L_0x600000008d90, L_0x1280882e0, L_0x600000008af0, C4<>;
L_0x600001a0cdc0 .concat [ 11 21 0 0], v0x600001901320_0, L_0x128088490;
L_0x600001a0cbe0 .cmp/eeq 32, L_0x600001a0cdc0, L_0x1280884d8;
L_0x600001a0cc80 .concat [ 10 22 0 0], v0x6000019015f0_0, L_0x128088520;
L_0x600001a0ce60 .cmp/eq 32, L_0x600001a0cc80, L_0x128088568;
L_0x600001a0cfa0 .functor MUXZ 1, L_0x600000008e00, L_0x128088448, L_0x600000008b60, C4<>;
    .scope S_0x123e25ed0;
T_3 ;
    %wait E_0x600003e1a680;
    %load/vec4 v0x600001901560_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.2, 8;
    %load/vec4 v0x600001901440_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.2;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x600001901320_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000019015f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600001901290_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600001901320_0;
    %pad/u 35;
    %cmpi/e 1649, 0, 35;
    %jmp/0xz  T_3.3, 6;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x600001901320_0, 0;
    %load/vec4 v0x6000019015f0_0;
    %pad/u 35;
    %cmpi/e 749, 0, 35;
    %flag_mov 8, 6;
    %jmp/0 T_3.5, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_3.6, 8;
T_3.5 ; End of true expr.
    %load/vec4 v0x6000019015f0_0;
    %addi 1, 0, 10;
    %jmp/0 T_3.6, 8;
 ; End of false expr.
    %blend;
T_3.6;
    %assign/vec4 v0x6000019015f0_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x600001901320_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x600001901320_0, 0;
T_3.4 ;
    %load/vec4 v0x600001901320_0;
    %pad/u 32;
    %cmpi/e 1279, 0, 32;
    %flag_get/vec4 6;
    %jmp/0 T_3.9, 6;
    %load/vec4 v0x6000019015f0_0;
    %pad/u 32;
    %pushi/vec4 720, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v0x600001901290_0;
    %cmpi/e 59, 0, 6;
    %flag_mov 8, 6;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 0, 0, 6;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %load/vec4 v0x600001901290_0;
    %addi 1, 0, 6;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %assign/vec4 v0x600001901290_0, 0;
T_3.7 ;
T_3.1 ;
    %load/vec4 v0x600001901560_0;
    %assign/vec4 v0x600001901440_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x123e24ef0;
T_4 ;
    %wait E_0x600003e1a680;
    %load/vec4 v0x600001907600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %fork t_1, S_0x123e25bf0;
    %jmp t_0;
    .scope S_0x123e25bf0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001907450_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x600001907450_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x600001907450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000019077b0, 0, 4;
    %load/vec4 v0x600001907450_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600001907450_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .scope S_0x123e24ef0;
t_0 %join;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600001907690_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000019077b0, 0, 4;
    %fork t_3, S_0x123e25d60;
    %jmp t_2;
    .scope S_0x123e25d60;
t_3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000019074e0_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x6000019074e0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_4.5, 5;
    %load/vec4 v0x6000019074e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000019077b0, 4;
    %ix/getv/s 3, v0x6000019074e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000019077b0, 0, 4;
    %load/vec4 v0x6000019074e0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x6000019074e0_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %end;
    .scope S_0x123e24ef0;
t_2 %join;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x123e0c4f0;
T_5 ;
    %wait E_0x600003e1a680;
    %load/vec4 v0x6000019099e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_5, S_0x123e0c660;
    %jmp t_4;
    .scope S_0x123e0c660;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001909830_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600001909830_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x600001909830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001909b90, 0, 4;
    %load/vec4 v0x600001909830_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600001909830_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x123e0c4f0;
t_4 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600001909a70_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001909b90, 0, 4;
    %fork t_7, S_0x123e0b450;
    %jmp t_6;
    .scope S_0x123e0b450;
t_7 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000019098c0_0, 0, 32;
T_5.4 ;
    %load/vec4 v0x6000019098c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.5, 5;
    %load/vec4 v0x6000019098c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001909b90, 4;
    %ix/getv/s 3, v0x6000019098c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001909b90, 0, 4;
    %load/vec4 v0x6000019098c0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x6000019098c0_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %end;
    .scope S_0x123e0c4f0;
t_6 %join;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x123e24aa0;
T_6 ;
    %wait E_0x600003e1a680;
    %load/vec4 v0x600001906400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_9, S_0x123e24c10;
    %jmp t_8;
    .scope S_0x123e24c10;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001906250_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600001906250_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001906250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000019065b0, 0, 4;
    %load/vec4 v0x600001906250_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600001906250_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .scope S_0x123e24aa0;
t_8 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600001906490_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000019065b0, 0, 4;
    %fork t_11, S_0x123e24d80;
    %jmp t_10;
    .scope S_0x123e24d80;
t_11 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000019062e0_0, 0, 32;
T_6.4 ;
    %load/vec4 v0x6000019062e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.5, 5;
    %load/vec4 v0x6000019062e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000019065b0, 4;
    %ix/getv/s 3, v0x6000019062e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000019065b0, 0, 4;
    %load/vec4 v0x6000019062e0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x6000019062e0_0, 0, 32;
    %jmp T_6.4;
T_6.5 ;
    %end;
    .scope S_0x123e24aa0;
t_10 %join;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x123e24930;
T_7 ;
    %vpi_call/w 10 51 "$readmemh", P_0x60000170cc00, v0x6000019057a0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000001110000011111 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x123e247c0;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001905680_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001905710_0, 0, 8;
    %end;
    .thread T_8, $init;
    .scope S_0x123e247c0;
T_9 ;
    %wait E_0x600003e1a680;
    %load/vec4 v0x600001906010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001905680_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600001905ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600001905dd0_0;
    %assign/vec4 v0x600001905680_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x123e247c0;
T_10 ;
    %wait E_0x600003e1a680;
    %load/vec4 v0x6000019060a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001905710_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600001905f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600001905e60_0;
    %assign/vec4 v0x600001905710_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x123e271e0;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001905dd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001905e60_0, 0, 8;
    %end;
    .thread T_11, $init;
    .scope S_0x123e271e0;
T_12 ;
    %wait E_0x600003e1a680;
    %load/vec4 v0x600001905cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x600001906130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600001905a70_0;
    %load/vec4 v0x600001905830_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000019057a0, 0, 4;
T_12.2 ;
    %load/vec4 v0x600001905830_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000019057a0, 4;
    %assign/vec4 v0x600001905dd0_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x123e271e0;
T_13 ;
    %wait E_0x600003e1a680;
    %load/vec4 v0x600001905d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x6000019061c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600001905b00_0;
    %load/vec4 v0x6000019058c0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000019057a0, 0, 4;
T_13.2 ;
    %load/vec4 v0x6000019058c0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000019057a0, 4;
    %assign/vec4 v0x600001905e60_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x123e27070;
T_14 ;
    %vpi_call/w 10 51 "$readmemh", P_0x60000170c800, v0x600001904ab0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000001110000011111 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x123e26f00;
T_15 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001904990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001904a20_0, 0, 8;
    %end;
    .thread T_15, $init;
    .scope S_0x123e26f00;
T_16 ;
    %wait E_0x600003e1a680;
    %load/vec4 v0x600001905320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001904990_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600001905200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x6000019050e0_0;
    %assign/vec4 v0x600001904990_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x123e26f00;
T_17 ;
    %wait E_0x600003e1a680;
    %load/vec4 v0x6000019053b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001904a20_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600001905290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600001905170_0;
    %assign/vec4 v0x600001904a20_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x123e26aa0;
T_18 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000019050e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001905170_0, 0, 8;
    %end;
    .thread T_18, $init;
    .scope S_0x123e26aa0;
T_19 ;
    %wait E_0x600003e1a680;
    %load/vec4 v0x600001904fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x600001905440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600001904d80_0;
    %load/vec4 v0x600001904b40_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001904ab0, 0, 4;
T_19.2 ;
    %load/vec4 v0x600001904b40_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600001904ab0, 4;
    %assign/vec4 v0x6000019050e0_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x123e26aa0;
T_20 ;
    %wait E_0x600003e1a680;
    %load/vec4 v0x600001905050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x6000019054d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600001904e10_0;
    %load/vec4 v0x600001904bd0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001904ab0, 0, 4;
T_20.2 ;
    %load/vec4 v0x600001904bd0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600001904ab0, 4;
    %assign/vec4 v0x600001905170_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x123e04f30;
T_21 ;
    %wait E_0x600003e1a680;
    %load/vec4 v0x60000190b9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %fork t_13, S_0x123e050a0;
    %jmp t_12;
    .scope S_0x123e050a0;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000190b840_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x60000190b840_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 3, v0x60000190b840_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000190bba0, 0, 4;
    %load/vec4 v0x60000190b840_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x60000190b840_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %end;
    .scope S_0x123e04f30;
t_12 %join;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x60000190ba80_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000190bba0, 0, 4;
    %fork t_15, S_0x123e2a870;
    %jmp t_14;
    .scope S_0x123e2a870;
t_15 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000190b8d0_0, 0, 32;
T_21.4 ;
    %load/vec4 v0x60000190b8d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_21.5, 5;
    %load/vec4 v0x60000190b8d0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000190bba0, 4;
    %ix/getv/s 3, v0x60000190b8d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000190bba0, 0, 4;
    %load/vec4 v0x60000190b8d0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x60000190b8d0_0, 0, 32;
    %jmp T_21.4;
T_21.5 ;
    %end;
    .scope S_0x123e04f30;
t_14 %join;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x123e06520;
T_22 ;
    %wait E_0x600003e1a680;
    %load/vec4 v0x60000190b600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %fork t_17, S_0x123e087b0;
    %jmp t_16;
    .scope S_0x123e087b0;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000190b450_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x60000190b450_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 3, v0x60000190b450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000190b7b0, 0, 4;
    %load/vec4 v0x60000190b450_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x60000190b450_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %end;
    .scope S_0x123e06520;
t_16 %join;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x60000190b690_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000190b7b0, 0, 4;
    %fork t_19, S_0x123e08920;
    %jmp t_18;
    .scope S_0x123e08920;
t_19 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000190b4e0_0, 0, 32;
T_22.4 ;
    %load/vec4 v0x60000190b4e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_22.5, 5;
    %load/vec4 v0x60000190b4e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000190b7b0, 4;
    %ix/getv/s 3, v0x60000190b4e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000190b7b0, 0, 4;
    %load/vec4 v0x60000190b4e0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x60000190b4e0_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %end;
    .scope S_0x123e06520;
t_18 %join;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x123e063b0;
T_23 ;
    %vpi_call/w 8 33 "$readmemh", P_0x60000170c300, v0x60000190aeb0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x123e08e30;
T_24 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x60000190ae20_0, 0, 128;
    %end;
    .thread T_24, $init;
    .scope S_0x123e08e30;
T_25 ;
    %wait E_0x600003e1a680;
    %load/vec4 v0x60000190b330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000190ae20_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x60000190b2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x60000190b210_0;
    %assign/vec4 v0x60000190ae20_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x123e09ed0;
T_26 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x60000190b210_0, 0, 128;
    %end;
    .thread T_26, $init;
    .scope S_0x123e09ed0;
T_27 ;
    %wait E_0x600003e1a680;
    %load/vec4 v0x60000190b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x60000190b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x60000190b060_0;
    %load/vec4 v0x60000190af40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000190aeb0, 0, 4;
T_27.2 ;
    %load/vec4 v0x60000190af40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000190aeb0, 4;
    %assign/vec4 v0x60000190b210_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x123e049b0;
T_28 ;
    %wait E_0x600003e1a680;
    %load/vec4 v0x60000190a010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_28.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_28.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_28.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_28.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_28.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_28.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_28.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_28.15, 6;
    %jmp T_28.16;
T_28.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000190a130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000190a0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909ef0_0, 0;
    %jmp T_28.16;
T_28.1 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x60000190a130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000190a0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909ef0_0, 0;
    %jmp T_28.16;
T_28.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000190a130_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x60000190a0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909ef0_0, 0;
    %jmp T_28.16;
T_28.3 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x60000190a130_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x60000190a0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909ef0_0, 0;
    %jmp T_28.16;
T_28.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000190a130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000190a0a0_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x600001909ef0_0, 0;
    %jmp T_28.16;
T_28.5 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x60000190a130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000190a0a0_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x600001909ef0_0, 0;
    %jmp T_28.16;
T_28.6 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000190a130_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x60000190a0a0_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x600001909ef0_0, 0;
    %jmp T_28.16;
T_28.7 ;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0x60000190a130_0, 0;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0x60000190a0a0_0, 0;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0x600001909ef0_0, 0;
    %jmp T_28.16;
T_28.8 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x60000190a130_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x60000190a0a0_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x600001909ef0_0, 0;
    %jmp T_28.16;
T_28.9 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x60000190a130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000190a0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909ef0_0, 0;
    %jmp T_28.16;
T_28.10 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000190a130_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x60000190a0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909ef0_0, 0;
    %jmp T_28.16;
T_28.11 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x60000190a130_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x60000190a0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909ef0_0, 0;
    %jmp T_28.16;
T_28.12 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000190a130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000190a0a0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x600001909ef0_0, 0;
    %jmp T_28.16;
T_28.13 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x60000190a130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000190a0a0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x600001909ef0_0, 0;
    %jmp T_28.16;
T_28.14 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000190a130_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x60000190a0a0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x600001909ef0_0, 0;
    %jmp T_28.16;
T_28.15 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x60000190a130_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x60000190a0a0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x600001909ef0_0, 0;
    %jmp T_28.16;
T_28.16 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x123e04840;
T_29 ;
    %wait E_0x600003e1a680;
    %load/vec4 v0x600001909d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_29.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_29.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_29.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_29.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_29.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_29.15, 6;
    %jmp T_29.16;
T_29.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909c20_0, 0;
    %jmp T_29.16;
T_29.1 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x600001909e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909c20_0, 0;
    %jmp T_29.16;
T_29.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909e60_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x600001909dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909c20_0, 0;
    %jmp T_29.16;
T_29.3 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x600001909e60_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x600001909dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909c20_0, 0;
    %jmp T_29.16;
T_29.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909dd0_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x600001909c20_0, 0;
    %jmp T_29.16;
T_29.5 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x600001909e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909dd0_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x600001909c20_0, 0;
    %jmp T_29.16;
T_29.6 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909e60_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x600001909dd0_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x600001909c20_0, 0;
    %jmp T_29.16;
T_29.7 ;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0x600001909e60_0, 0;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0x600001909dd0_0, 0;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0x600001909c20_0, 0;
    %jmp T_29.16;
T_29.8 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x600001909e60_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x600001909dd0_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x600001909c20_0, 0;
    %jmp T_29.16;
T_29.9 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x600001909e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909c20_0, 0;
    %jmp T_29.16;
T_29.10 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909e60_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x600001909dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909c20_0, 0;
    %jmp T_29.16;
T_29.11 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x600001909e60_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x600001909dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909c20_0, 0;
    %jmp T_29.16;
T_29.12 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909dd0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x600001909c20_0, 0;
    %jmp T_29.16;
T_29.13 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x600001909e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909dd0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x600001909c20_0, 0;
    %jmp T_29.16;
T_29.14 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001909e60_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x600001909dd0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x600001909c20_0, 0;
    %jmp T_29.16;
T_29.15 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x600001909e60_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x600001909dd0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x600001909c20_0, 0;
    %jmp T_29.16;
T_29.16 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x123e0b5c0;
T_30 ;
Ewait_0 .event/or E_0x600003e1a700, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x60000190abe0_0;
    %load/vec4 v0x60000190a9a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000190a520_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 3, 3;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %jmp T_30.5;
T_30.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000190aac0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000190a910_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000190a5b0_0, 0, 8;
    %jmp T_30.5;
T_30.1 ;
    %load/vec4 v0x60000190a7f0_0;
    %store/vec4 v0x60000190aac0_0, 0, 8;
    %load/vec4 v0x60000190a760_0;
    %store/vec4 v0x60000190a910_0, 0, 8;
    %load/vec4 v0x60000190a6d0_0;
    %store/vec4 v0x60000190a5b0_0, 0, 8;
    %jmp T_30.5;
T_30.2 ;
    %load/vec4 v0x60000190a490_0;
    %store/vec4 v0x60000190aac0_0, 0, 8;
    %load/vec4 v0x60000190a400_0;
    %store/vec4 v0x60000190a910_0, 0, 8;
    %load/vec4 v0x60000190a370_0;
    %store/vec4 v0x60000190a5b0_0, 0, 8;
    %jmp T_30.5;
T_30.3 ;
    %load/vec4 v0x60000190a490_0;
    %store/vec4 v0x60000190aac0_0, 0, 8;
    %load/vec4 v0x60000190a400_0;
    %store/vec4 v0x60000190a910_0, 0, 8;
    %load/vec4 v0x60000190a370_0;
    %store/vec4 v0x60000190a5b0_0, 0, 8;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x60000190a7f0_0;
    %store/vec4 v0x60000190aac0_0, 0, 8;
    %load/vec4 v0x60000190a760_0;
    %store/vec4 v0x60000190a910_0, 0, 8;
    %load/vec4 v0x60000190a6d0_0;
    %store/vec4 v0x60000190a5b0_0, 0, 8;
    %jmp T_30.5;
T_30.5 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x123e0b5c0;
T_31 ;
    %wait E_0x600003e1a680;
    %load/vec4 v0x60000190ab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000190abe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000190a9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000190a520_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x60000190ac70_0;
    %assign/vec4 v0x60000190abe0_0, 0;
    %load/vec4 v0x60000190aa30_0;
    %assign/vec4 v0x60000190a9a0_0, 0;
    %load/vec4 v0x60000190a880_0;
    %cmpi/u 30, 0, 6;
    %flag_get/vec4 5;
    %load/vec4 v0x60000190a2e0_0;
    %parti/s 1, 7, 4;
    %and;
    %assign/vec4 v0x60000190a520_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x123e2b000;
T_32 ;
    %delay 5000, 0;
    %load/vec4 v0x6000019027f0_0;
    %nor/r;
    %store/vec4 v0x6000019027f0_0, 0, 1;
    %jmp T_32;
    .thread T_32;
    .scope S_0x123e2b000;
T_33 ;
    %vpi_call/w 3 29 "$dumpfile", "vcd/video_controller.vcd" {0 0 0};
    %vpi_call/w 3 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x123e2b000 {0 0 0};
    %vpi_call/w 3 31 "$display", "Starting simulation..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019027f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001902910_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001902910_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001902910_0, 0, 1;
    %delay 115108112, 3;
    %vpi_call/w 3 39 "$display", "Finishing simulation..." {0 0 0};
    %vpi_call/w 3 40 "$finish" {0 0 0};
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "sim/video_controller_tb.sv";
    "hdl/video_controller.sv";
    "hdl/pipeline.sv";
    "hdl/attribute_brom.sv";
    "hdl/font_brom.sv";
    "hdl/xilinx_single_port_ram_read_first.v";
    "hdl/video_bram.sv";
    "hdl/xilinx_true_dual_port_read_first_2_clock_ram.v";
    "hdl/video_sig_gen.sv";
