[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PortRanges/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 182
LIB: work
FILE: ${SURELOG_DIR}/tests/PortRanges/dut.sv
n<> u<181> t<Top_level_rule> c<1> l<1:1> el<18:1>
  n<> u<1> t<Null_rule> p<181> s<180> l<1:1>
  n<> u<180> t<Source_text> p<181> c<104> l<1:1> el<17:10>
    n<> u<104> t<Description> p<180> c<103> s<179> l<1:1> el<9:10>
      n<> u<103> t<Module_declaration> p<104> c<30> l<1:1> el<9:10>
        n<> u<30> t<Module_nonansi_header> p<103> c<2> s<49> l<1:1> el<1:38>
          n<module> u<2> t<Module_keyword> p<30> s<3> l<1:1> el<1:7>
          n<DFlipflop8Bit> u<3> t<STRING_CONST> p<30> s<4> l<1:8> el<1:21>
          n<> u<4> t<Package_import_declaration_list> p<30> s<29> l<1:21> el<1:21>
          n<> u<29> t<Port_list> p<30> c<10> l<1:21> el<1:37>
            n<> u<10> t<Port> p<29> c<9> s<16> l<1:22> el<1:24>
              n<> u<9> t<Port_expression> p<10> c<8> l<1:22> el<1:24>
                n<> u<8> t<Port_reference> p<9> c<5> l<1:22> el<1:24>
                  n<A1> u<5> t<STRING_CONST> p<8> s<7> l<1:22> el<1:24>
                  n<> u<7> t<Constant_select> p<8> c<6> l<1:24> el<1:24>
                    n<> u<6> t<Constant_bit_select> p<7> l<1:24> el<1:24>
            n<> u<16> t<Port> p<29> c<15> s<22> l<1:26> el<1:28>
              n<> u<15> t<Port_expression> p<16> c<14> l<1:26> el<1:28>
                n<> u<14> t<Port_reference> p<15> c<11> l<1:26> el<1:28>
                  n<Q1> u<11> t<STRING_CONST> p<14> s<13> l<1:26> el<1:28>
                  n<> u<13> t<Constant_select> p<14> c<12> l<1:28> el<1:28>
                    n<> u<12> t<Constant_bit_select> p<13> l<1:28> el<1:28>
            n<> u<22> t<Port> p<29> c<21> s<28> l<1:30> el<1:32>
              n<> u<21> t<Port_expression> p<22> c<20> l<1:30> el<1:32>
                n<> u<20> t<Port_reference> p<21> c<17> l<1:30> el<1:32>
                  n<A2> u<17> t<STRING_CONST> p<20> s<19> l<1:30> el<1:32>
                  n<> u<19> t<Constant_select> p<20> c<18> l<1:32> el<1:32>
                    n<> u<18> t<Constant_bit_select> p<19> l<1:32> el<1:32>
            n<> u<28> t<Port> p<29> c<27> l<1:34> el<1:36>
              n<> u<27> t<Port_expression> p<28> c<26> l<1:34> el<1:36>
                n<> u<26> t<Port_reference> p<27> c<23> l<1:34> el<1:36>
                  n<Q2> u<23> t<STRING_CONST> p<26> s<25> l<1:34> el<1:36>
                  n<> u<25> t<Constant_select> p<26> c<24> l<1:36> el<1:36>
                    n<> u<24> t<Constant_bit_select> p<25> l<1:36> el<1:36>
        n<> u<49> t<Module_item> p<103> c<48> s<67> l<3:1> el<3:21>
          n<> u<48> t<Port_declaration> p<49> c<47> l<3:1> el<3:20>
            n<> u<47> t<Output_declaration> p<48> c<44> l<3:1> el<3:20>
              n<> u<44> t<Net_port_type> p<47> c<43> s<46> l<3:8> el<3:17>
                n<> u<43> t<Data_type_or_implicit> p<44> c<42> l<3:8> el<3:17>
                  n<> u<42> t<Data_type> p<43> c<31> l<3:8> el<3:17>
                    n<> u<31> t<IntVec_TypeReg> p<42> s<41> l<3:8> el<3:11>
                    n<> u<41> t<Packed_dimension> p<42> c<40> l<3:12> el<3:17>
                      n<> u<40> t<Constant_range> p<41> c<35> l<3:13> el<3:16>
                        n<> u<35> t<Constant_expression> p<40> c<34> s<39> l<3:13> el<3:14>
                          n<> u<34> t<Constant_primary> p<35> c<33> l<3:13> el<3:14>
                            n<> u<33> t<Primary_literal> p<34> c<32> l<3:13> el<3:14>
                              n<7> u<32> t<INT_CONST> p<33> l<3:13> el<3:14>
                        n<> u<39> t<Constant_expression> p<40> c<38> l<3:15> el<3:16>
                          n<> u<38> t<Constant_primary> p<39> c<37> l<3:15> el<3:16>
                            n<> u<37> t<Primary_literal> p<38> c<36> l<3:15> el<3:16>
                              n<0> u<36> t<INT_CONST> p<37> l<3:15> el<3:16>
              n<> u<46> t<Port_identifier_list> p<47> c<45> l<3:18> el<3:20>
                n<Q1> u<45> t<STRING_CONST> p<46> l<3:18> el<3:20>
        n<> u<67> t<Module_item> p<103> c<66> s<84> l<4:1> el<4:21>
          n<> u<66> t<Port_declaration> p<67> c<65> l<4:1> el<4:20>
            n<> u<65> t<Input_declaration> p<66> c<62> l<4:1> el<4:20>
              n<> u<62> t<Net_port_type> p<65> c<50> s<64> l<4:7> el<4:17>
                n<> u<50> t<NetType_Wire> p<62> s<61> l<4:7> el<4:11>
                n<> u<61> t<Data_type_or_implicit> p<62> c<60> l<4:12> el<4:17>
                  n<> u<60> t<Packed_dimension> p<61> c<59> l<4:12> el<4:17>
                    n<> u<59> t<Constant_range> p<60> c<54> l<4:13> el<4:16>
                      n<> u<54> t<Constant_expression> p<59> c<53> s<58> l<4:13> el<4:14>
                        n<> u<53> t<Constant_primary> p<54> c<52> l<4:13> el<4:14>
                          n<> u<52> t<Primary_literal> p<53> c<51> l<4:13> el<4:14>
                            n<7> u<51> t<INT_CONST> p<52> l<4:13> el<4:14>
                      n<> u<58> t<Constant_expression> p<59> c<57> l<4:15> el<4:16>
                        n<> u<57> t<Constant_primary> p<58> c<56> l<4:15> el<4:16>
                          n<> u<56> t<Primary_literal> p<57> c<55> l<4:15> el<4:16>
                            n<0> u<55> t<INT_CONST> p<56> l<4:15> el<4:16>
              n<> u<64> t<Port_identifier_list> p<65> c<63> l<4:18> el<4:20>
                n<A1> u<63> t<STRING_CONST> p<64> l<4:18> el<4:20>
        n<> u<84> t<Module_item> p<103> c<83> s<101> l<6:1> el<6:18>
          n<> u<83> t<Port_declaration> p<84> c<82> l<6:1> el<6:17>
            n<> u<82> t<Output_declaration> p<83> c<79> l<6:1> el<6:17>
              n<> u<79> t<Net_port_type> p<82> c<78> s<81> l<6:9> el<6:14>
                n<> u<78> t<Data_type_or_implicit> p<79> c<77> l<6:9> el<6:14>
                  n<> u<77> t<Packed_dimension> p<78> c<76> l<6:9> el<6:14>
                    n<> u<76> t<Constant_range> p<77> c<71> l<6:10> el<6:13>
                      n<> u<71> t<Constant_expression> p<76> c<70> s<75> l<6:10> el<6:11>
                        n<> u<70> t<Constant_primary> p<71> c<69> l<6:10> el<6:11>
                          n<> u<69> t<Primary_literal> p<70> c<68> l<6:10> el<6:11>
                            n<7> u<68> t<INT_CONST> p<69> l<6:10> el<6:11>
                      n<> u<75> t<Constant_expression> p<76> c<74> l<6:12> el<6:13>
                        n<> u<74> t<Constant_primary> p<75> c<73> l<6:12> el<6:13>
                          n<> u<73> t<Primary_literal> p<74> c<72> l<6:12> el<6:13>
                            n<0> u<72> t<INT_CONST> p<73> l<6:12> el<6:13>
              n<> u<81> t<Port_identifier_list> p<82> c<80> l<6:15> el<6:17>
                n<Q2> u<80> t<STRING_CONST> p<81> l<6:15> el<6:17>
        n<> u<101> t<Module_item> p<103> c<100> s<102> l<7:1> el<7:17>
          n<> u<100> t<Port_declaration> p<101> c<99> l<7:1> el<7:16>
            n<> u<99> t<Input_declaration> p<100> c<96> l<7:1> el<7:16>
              n<> u<96> t<Net_port_type> p<99> c<95> s<98> l<7:8> el<7:13>
                n<> u<95> t<Data_type_or_implicit> p<96> c<94> l<7:8> el<7:13>
                  n<> u<94> t<Packed_dimension> p<95> c<93> l<7:8> el<7:13>
                    n<> u<93> t<Constant_range> p<94> c<88> l<7:9> el<7:12>
                      n<> u<88> t<Constant_expression> p<93> c<87> s<92> l<7:9> el<7:10>
                        n<> u<87> t<Constant_primary> p<88> c<86> l<7:9> el<7:10>
                          n<> u<86> t<Primary_literal> p<87> c<85> l<7:9> el<7:10>
                            n<7> u<85> t<INT_CONST> p<86> l<7:9> el<7:10>
                      n<> u<92> t<Constant_expression> p<93> c<91> l<7:11> el<7:12>
                        n<> u<91> t<Constant_primary> p<92> c<90> l<7:11> el<7:12>
                          n<> u<90> t<Primary_literal> p<91> c<89> l<7:11> el<7:12>
                            n<0> u<89> t<INT_CONST> p<90> l<7:11> el<7:12>
              n<> u<98> t<Port_identifier_list> p<99> c<97> l<7:14> el<7:16>
                n<A2> u<97> t<STRING_CONST> p<98> l<7:14> el<7:16>
        n<> u<102> t<ENDMODULE> p<103> l<9:1> el<9:10>
    n<> u<179> t<Description> p<180> c<178> l<12:1> el<17:10>
      n<> u<178> t<Module_declaration> p<179> c<176> l<12:1> el<17:10>
        n<> u<176> t<Module_ansi_header> p<178> c<105> s<177> l<12:1> el<15:44>
          n<module> u<105> t<Module_keyword> p<176> s<106> l<12:1> el<12:7>
          n<DFlipflop8Bit2> u<106> t<STRING_CONST> p<176> s<107> l<12:8> el<12:22>
          n<> u<107> t<Package_import_declaration_list> p<176> s<175> l<12:22> el<12:22>
          n<> u<175> t<Port_declaration_list> p<176> c<123> l<12:22> el<15:43>
            n<> u<123> t<Ansi_port_declaration> p<175> c<121> s<140> l<12:23> el<12:37>
              n<> u<121> t<Net_port_header> p<123> c<108> s<122> l<12:23> el<12:34>
                n<> u<108> t<PortDir_Inp> p<121> s<120> l<12:23> el<12:28>
                n<> u<120> t<Net_port_type> p<121> c<119> l<12:29> el<12:34>
                  n<> u<119> t<Data_type_or_implicit> p<120> c<118> l<12:29> el<12:34>
                    n<> u<118> t<Packed_dimension> p<119> c<117> l<12:29> el<12:34>
                      n<> u<117> t<Constant_range> p<118> c<112> l<12:30> el<12:33>
                        n<> u<112> t<Constant_expression> p<117> c<111> s<116> l<12:30> el<12:31>
                          n<> u<111> t<Constant_primary> p<112> c<110> l<12:30> el<12:31>
                            n<> u<110> t<Primary_literal> p<111> c<109> l<12:30> el<12:31>
                              n<7> u<109> t<INT_CONST> p<110> l<12:30> el<12:31>
                        n<> u<116> t<Constant_expression> p<117> c<115> l<12:32> el<12:33>
                          n<> u<115> t<Constant_primary> p<116> c<114> l<12:32> el<12:33>
                            n<> u<114> t<Primary_literal> p<115> c<113> l<12:32> el<12:33>
                              n<0> u<113> t<INT_CONST> p<114> l<12:32> el<12:33>
              n<A3> u<122> t<STRING_CONST> p<123> l<12:35> el<12:37>
            n<> u<140> t<Ansi_port_declaration> p<175> c<138> s<156> l<13:23> el<13:42>
              n<> u<138> t<Net_port_header> p<140> c<124> s<139> l<13:23> el<13:39>
                n<> u<124> t<PortDir_Inp> p<138> s<137> l<13:23> el<13:28>
                n<> u<137> t<Net_port_type> p<138> c<125> l<13:29> el<13:39>
                  n<> u<125> t<NetType_Wire> p<137> s<136> l<13:29> el<13:33>
                  n<> u<136> t<Data_type_or_implicit> p<137> c<135> l<13:34> el<13:39>
                    n<> u<135> t<Packed_dimension> p<136> c<134> l<13:34> el<13:39>
                      n<> u<134> t<Constant_range> p<135> c<129> l<13:35> el<13:38>
                        n<> u<129> t<Constant_expression> p<134> c<128> s<133> l<13:35> el<13:36>
                          n<> u<128> t<Constant_primary> p<129> c<127> l<13:35> el<13:36>
                            n<> u<127> t<Primary_literal> p<128> c<126> l<13:35> el<13:36>
                              n<7> u<126> t<INT_CONST> p<127> l<13:35> el<13:36>
                        n<> u<133> t<Constant_expression> p<134> c<132> l<13:37> el<13:38>
                          n<> u<132> t<Constant_primary> p<133> c<131> l<13:37> el<13:38>
                            n<> u<131> t<Primary_literal> p<132> c<130> l<13:37> el<13:38>
                              n<0> u<130> t<INT_CONST> p<131> l<13:37> el<13:38>
              n<A4> u<139> t<STRING_CONST> p<140> l<13:40> el<13:42>
            n<> u<156> t<Ansi_port_declaration> p<175> c<154> s<174> l<14:23> el<14:38>
              n<> u<154> t<Net_port_header> p<156> c<141> s<155> l<14:23> el<14:35>
                n<> u<141> t<PortDir_Out> p<154> s<153> l<14:23> el<14:29>
                n<> u<153> t<Net_port_type> p<154> c<152> l<14:30> el<14:35>
                  n<> u<152> t<Data_type_or_implicit> p<153> c<151> l<14:30> el<14:35>
                    n<> u<151> t<Packed_dimension> p<152> c<150> l<14:30> el<14:35>
                      n<> u<150> t<Constant_range> p<151> c<145> l<14:31> el<14:34>
                        n<> u<145> t<Constant_expression> p<150> c<144> s<149> l<14:31> el<14:32>
                          n<> u<144> t<Constant_primary> p<145> c<143> l<14:31> el<14:32>
                            n<> u<143> t<Primary_literal> p<144> c<142> l<14:31> el<14:32>
                              n<7> u<142> t<INT_CONST> p<143> l<14:31> el<14:32>
                        n<> u<149> t<Constant_expression> p<150> c<148> l<14:33> el<14:34>
                          n<> u<148> t<Constant_primary> p<149> c<147> l<14:33> el<14:34>
                            n<> u<147> t<Primary_literal> p<148> c<146> l<14:33> el<14:34>
                              n<0> u<146> t<INT_CONST> p<147> l<14:33> el<14:34>
              n<Q3> u<155> t<STRING_CONST> p<156> l<14:36> el<14:38>
            n<> u<174> t<Ansi_port_declaration> p<175> c<172> l<15:23> el<15:42>
              n<> u<172> t<Net_port_header> p<174> c<157> s<173> l<15:23> el<15:39>
                n<> u<157> t<PortDir_Out> p<172> s<171> l<15:23> el<15:29>
                n<> u<171> t<Net_port_type> p<172> c<170> l<15:30> el<15:39>
                  n<> u<170> t<Data_type_or_implicit> p<171> c<169> l<15:30> el<15:39>
                    n<> u<169> t<Data_type> p<170> c<158> l<15:30> el<15:39>
                      n<> u<158> t<IntVec_TypeReg> p<169> s<168> l<15:30> el<15:33>
                      n<> u<168> t<Packed_dimension> p<169> c<167> l<15:34> el<15:39>
                        n<> u<167> t<Constant_range> p<168> c<162> l<15:35> el<15:38>
                          n<> u<162> t<Constant_expression> p<167> c<161> s<166> l<15:35> el<15:36>
                            n<> u<161> t<Constant_primary> p<162> c<160> l<15:35> el<15:36>
                              n<> u<160> t<Primary_literal> p<161> c<159> l<15:35> el<15:36>
                                n<7> u<159> t<INT_CONST> p<160> l<15:35> el<15:36>
                          n<> u<166> t<Constant_expression> p<167> c<165> l<15:37> el<15:38>
                            n<> u<165> t<Constant_primary> p<166> c<164> l<15:37> el<15:38>
                              n<> u<164> t<Primary_literal> p<165> c<163> l<15:37> el<15:38>
                                n<0> u<163> t<INT_CONST> p<164> l<15:37> el<15:38>
              n<Q4> u<173> t<STRING_CONST> p<174> l<15:40> el<15:42>
        n<> u<177> t<ENDMODULE> p<178> l<17:1> el<17:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PortRanges/dut.sv:1:1: No timescale set for "DFlipflop8Bit".
[WRN:PA0205] ${SURELOG_DIR}/tests/PortRanges/dut.sv:12:1: No timescale set for "DFlipflop8Bit2".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PortRanges/dut.sv:1:1: Compile module "work@DFlipflop8Bit".
[INF:CP0303] ${SURELOG_DIR}/tests/PortRanges/dut.sv:12:1: Compile module "work@DFlipflop8Bit2".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[NTE:CP0309] ${SURELOG_DIR}/tests/PortRanges/dut.sv:1:34: Implicit port type (wire) for "Q2".
[NTE:CP0309] ${SURELOG_DIR}/tests/PortRanges/dut.sv:14:36: Implicit port type (wire) for "Q3".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ClassDefn                                              8
ClassTypespec                                          8
Constant                                              29
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
Function                                               9
IODecl                                                11
Identifier                                            30
IntTypespec                                            9
LogicNet                                               8
LogicTypespec                                         17
Module                                                 2
ModuleTypespec                                         2
Package                                                1
Port                                                   8
Range                                                 12
RefTypespec                                           29
SourceFile                                             1
Task                                                   9
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[ERR:IG0807] ${SURELOG_DIR}/tests/PortRanges/dut.sv:3:8: Bad relative location: Child: 11, RefTypespec,  Parent: 10, LogicNet, Q1.
[ERR:IG0807] ${SURELOG_DIR}/tests/PortRanges/dut.sv:4:7: Bad relative location: Child: 17, RefTypespec,  Parent: 16, LogicNet, A1.
[ERR:IG0807] ${SURELOG_DIR}/tests/PortRanges/dut.sv:6:9: Bad relative location: Child: 23, RefTypespec,  Parent: 22, LogicNet, Q2.
[ERR:IG0807] ${SURELOG_DIR}/tests/PortRanges/dut.sv:7:8: Bad relative location: Child: 29, RefTypespec,  Parent: 28, LogicNet, A2.
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortRanges/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/PortRanges/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (builtin)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (array)
      |vpiParent:
      \_ClassDefn: (builtin::array)
      |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (queue)
      |vpiParent:
      \_ClassDefn: (builtin::queue)
      |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (string)
      |vpiParent:
      \_ClassDefn: (builtin::string)
      |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (system)
      |vpiParent:
      \_ClassDefn: (builtin::system)
      |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (any_sverilog_class)
      |vpiParent:
      \_ClassDefn: (builtin::any_sverilog_class)
      |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (mailbox)
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:1:3, endln:27:11
      |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiName:new
      |vpiFullName:builtin::mailbox::new
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (bound), line:3:23, endln:3:28
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiDirection:1
        |vpiName:bound
        |vpiExpr:
        \_Constant: , line:3:31, endln:3:32
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::mailbox::new::bound), line:3:19, endln:3:22
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiFullName:builtin::mailbox::new::bound
          |vpiActual:
          \_IntTypespec: 
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (num)
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: 
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (put)
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (get)
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (peek)
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_peek)
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (process)
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:30:3, endln:52:11
      |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (self)
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process)
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (status)
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (kill)
        |vpiParent:
        \_Task: (builtin::process::kill), line:40:5, endln:41:12
        |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (await)
        |vpiParent:
        \_Task: (builtin::process::await), line:43:5, endln:44:12
        |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (suspend)
        |vpiParent:
        \_Task: (builtin::process::suspend), line:46:5, endln:47:12
        |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (resume)
        |vpiParent:
        \_Task: (builtin::process::resume), line:49:5, endln:50:12
        |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypedef:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (state)
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (semaphore)
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:55:3, endln:69:11
      |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiName:new
      |vpiFullName:builtin::semaphore::new
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:57:22, endln:57:30
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:57:33, endln:57:34
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::new::keyCount), line:57:18, endln:57:21
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiFullName:builtin::semaphore::new::keyCount
          |vpiActual:
          \_IntTypespec: 
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (put)
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: 
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (get)
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: 
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: 
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: 
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiTypedef:
  \_ClassTypespec: (array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiClassDefn:
    \_ClassDefn: (builtin::array)
  |vpiTypedef:
  \_ClassTypespec: (queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiClassDefn:
    \_ClassDefn: (builtin::queue)
  |vpiTypedef:
  \_ClassTypespec: (string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiClassDefn:
    \_ClassDefn: (builtin::string)
  |vpiTypedef:
  \_ClassTypespec: (system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiClassDefn:
    \_ClassDefn: (builtin::system)
  |vpiTypedef:
  \_ClassTypespec: (any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiClassDefn:
    \_ClassDefn: (builtin::any_sverilog_class)
  |vpiTypedef:
  \_ClassTypespec: (mailbox)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiClassDefn:
    \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:1:3, endln:27:11
  |vpiTypedef:
  \_ClassTypespec: (process)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiClassDefn:
    \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:30:3, endln:52:11
  |vpiTypedef:
  \_ClassTypespec: (semaphore)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiClassDefn:
    \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:55:3, endln:69:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassTypespec: (array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassTypespec: (queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassTypespec: (string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassTypespec: (system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassTypespec: (any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassTypespec: (mailbox)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassTypespec: (process)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:55:3, endln:69:11
  |vpiImportTypespec:
  \_ClassTypespec: (semaphore)
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@DFlipflop8Bit)
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
    |vpiName:work@DFlipflop8Bit
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
    |vpiRange:
    \_Range: , line:4:12, endln:4:17
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:4:13, endln:4:14
        |vpiParent:
        \_Range: , line:4:12, endln:4:17
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:15, endln:4:16
        |vpiParent:
        \_Range: , line:4:12, endln:4:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
    |vpiRange:
    \_Range: , line:6:9, endln:6:14
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:6:10, endln:6:11
        |vpiParent:
        \_Range: , line:6:9, endln:6:14
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:12, endln:6:13
        |vpiParent:
        \_Range: , line:6:9, endln:6:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
    |vpiRange:
    \_Range: , line:7:8, endln:7:13
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:7:9, endln:7:10
        |vpiParent:
        \_Range: , line:7:8, endln:7:13
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:7:11, endln:7:12
        |vpiParent:
        \_Range: , line:7:8, endln:7:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@DFlipflop8Bit.Q1), line:1:26, endln:1:28
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@DFlipflop8Bit.Q1), line:3:8, endln:3:11
      |vpiParent:
      \_LogicNet: (work@DFlipflop8Bit.Q1), line:1:26, endln:1:28
      |vpiFullName:work@DFlipflop8Bit.Q1
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:Q1
    |vpiFullName:work@DFlipflop8Bit.Q1
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@DFlipflop8Bit.A1), line:1:22, endln:1:24
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@DFlipflop8Bit.A1), line:4:7, endln:4:11
      |vpiParent:
      \_LogicNet: (work@DFlipflop8Bit.A1), line:1:22, endln:1:24
      |vpiFullName:work@DFlipflop8Bit.A1
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:A1
    |vpiFullName:work@DFlipflop8Bit.A1
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@DFlipflop8Bit.Q2), line:1:34, endln:1:36
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@DFlipflop8Bit.Q2), line:6:9, endln:6:14
      |vpiParent:
      \_LogicNet: (work@DFlipflop8Bit.Q2), line:1:34, endln:1:36
      |vpiFullName:work@DFlipflop8Bit.Q2
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:Q2
    |vpiFullName:work@DFlipflop8Bit.Q2
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@DFlipflop8Bit.A2), line:1:30, endln:1:32
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@DFlipflop8Bit.A2), line:7:8, endln:7:13
      |vpiParent:
      \_LogicNet: (work@DFlipflop8Bit.A2), line:1:30, endln:1:32
      |vpiFullName:work@DFlipflop8Bit.A2
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:A2
    |vpiFullName:work@DFlipflop8Bit.A2
  |vpiDefName:work@DFlipflop8Bit
  |vpiNet:
  \_LogicNet: (work@DFlipflop8Bit.Q1), line:1:26, endln:1:28
  |vpiNet:
  \_LogicNet: (work@DFlipflop8Bit.A1), line:1:22, endln:1:24
  |vpiNet:
  \_LogicNet: (work@DFlipflop8Bit.Q2), line:1:34, endln:1:36
  |vpiNet:
  \_LogicNet: (work@DFlipflop8Bit.A2), line:1:30, endln:1:32
  |vpiPort:
  \_Port: (A1), line:1:22, endln:1:24
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
    |vpiName:A1
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@DFlipflop8Bit.A1), line:4:7, endln:4:11
      |vpiParent:
      \_Port: (A1), line:1:22, endln:1:24
      |vpiFullName:work@DFlipflop8Bit.A1
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (Q1), line:1:26, endln:1:28
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
    |vpiName:Q1
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@DFlipflop8Bit.Q1), line:3:8, endln:3:11
      |vpiParent:
      \_Port: (Q1), line:1:26, endln:1:28
      |vpiFullName:work@DFlipflop8Bit.Q1
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (A2), line:1:30, endln:1:32
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
    |vpiName:A2
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@DFlipflop8Bit.A2), line:7:8, endln:7:13
      |vpiParent:
      \_Port: (A2), line:1:30, endln:1:32
      |vpiFullName:work@DFlipflop8Bit.A2
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (Q2), line:1:34, endln:1:36
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
    |vpiName:Q2
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@DFlipflop8Bit.Q2), line:6:9, endln:6:14
      |vpiParent:
      \_Port: (Q2), line:1:34, endln:1:36
      |vpiFullName:work@DFlipflop8Bit.Q2
      |vpiActual:
      \_LogicTypespec: 
|vpiAllModules:
\_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@DFlipflop8Bit2)
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
    |vpiName:work@DFlipflop8Bit2
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
    |vpiRange:
    \_Range: , line:12:29, endln:12:34
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:12:30, endln:12:31
        |vpiParent:
        \_Range: , line:12:29, endln:12:34
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:12:32, endln:12:33
        |vpiParent:
        \_Range: , line:12:29, endln:12:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
    |vpiRange:
    \_Range: , line:13:34, endln:13:39
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:13:35, endln:13:36
        |vpiParent:
        \_Range: , line:13:34, endln:13:39
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:13:37, endln:13:38
        |vpiParent:
        \_Range: , line:13:34, endln:13:39
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
    |vpiRange:
    \_Range: , line:14:30, endln:14:35
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:14:31, endln:14:32
        |vpiParent:
        \_Range: , line:14:30, endln:14:35
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:14:33, endln:14:34
        |vpiParent:
        \_Range: , line:14:30, endln:14:35
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@DFlipflop8Bit2.A3), line:12:35, endln:12:37
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
    |vpiTypespec:
    \_RefTypespec: (work@DFlipflop8Bit2.A3), line:12:29, endln:12:34
      |vpiParent:
      \_LogicNet: (work@DFlipflop8Bit2.A3), line:12:35, endln:12:37
      |vpiFullName:work@DFlipflop8Bit2.A3
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:A3
    |vpiFullName:work@DFlipflop8Bit2.A3
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@DFlipflop8Bit2.A4), line:13:40, endln:13:42
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
    |vpiTypespec:
    \_RefTypespec: (work@DFlipflop8Bit2.A4), line:13:29, endln:13:33
      |vpiParent:
      \_LogicNet: (work@DFlipflop8Bit2.A4), line:13:40, endln:13:42
      |vpiFullName:work@DFlipflop8Bit2.A4
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:A4
    |vpiFullName:work@DFlipflop8Bit2.A4
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@DFlipflop8Bit2.Q3), line:14:36, endln:14:38
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
    |vpiTypespec:
    \_RefTypespec: (work@DFlipflop8Bit2.Q3), line:14:30, endln:14:35
      |vpiParent:
      \_LogicNet: (work@DFlipflop8Bit2.Q3), line:14:36, endln:14:38
      |vpiFullName:work@DFlipflop8Bit2.Q3
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:Q3
    |vpiFullName:work@DFlipflop8Bit2.Q3
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@DFlipflop8Bit2.Q4), line:15:40, endln:15:42
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
    |vpiTypespec:
    \_RefTypespec: (work@DFlipflop8Bit2.Q4), line:15:30, endln:15:33
      |vpiParent:
      \_LogicNet: (work@DFlipflop8Bit2.Q4), line:15:40, endln:15:42
      |vpiFullName:work@DFlipflop8Bit2.Q4
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:Q4
    |vpiFullName:work@DFlipflop8Bit2.Q4
    |vpiNetType:48
  |vpiDefName:work@DFlipflop8Bit2
  |vpiNet:
  \_LogicNet: (work@DFlipflop8Bit2.A3), line:12:35, endln:12:37
  |vpiNet:
  \_LogicNet: (work@DFlipflop8Bit2.A4), line:13:40, endln:13:42
  |vpiNet:
  \_LogicNet: (work@DFlipflop8Bit2.Q3), line:14:36, endln:14:38
  |vpiNet:
  \_LogicNet: (work@DFlipflop8Bit2.Q4), line:15:40, endln:15:42
  |vpiPort:
  \_Port: (A3), line:12:35, endln:12:37
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
    |vpiName:A3
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@DFlipflop8Bit2.A3), line:12:29, endln:12:34
      |vpiParent:
      \_Port: (A3), line:12:35, endln:12:37
      |vpiFullName:work@DFlipflop8Bit2.A3
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (A4), line:13:40, endln:13:42
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
    |vpiName:A4
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@DFlipflop8Bit2.A4), line:13:29, endln:13:33
      |vpiParent:
      \_Port: (A4), line:13:40, endln:13:42
      |vpiFullName:work@DFlipflop8Bit2.A4
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (Q3), line:14:36, endln:14:38
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
    |vpiName:Q3
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@DFlipflop8Bit2.Q3), line:14:30, endln:14:35
      |vpiParent:
      \_Port: (Q3), line:14:36, endln:14:38
      |vpiFullName:work@DFlipflop8Bit2.Q3
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (Q4), line:15:40, endln:15:42
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
    |vpiName:Q4
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@DFlipflop8Bit2.Q4), line:15:30, endln:15:33
      |vpiParent:
      \_Port: (Q4), line:15:40, endln:15:42
      |vpiFullName:work@DFlipflop8Bit2.Q4
      |vpiActual:
      \_LogicTypespec: 
|vpiTypedef:
\_ModuleTypespec: (DFlipflop8Bit)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:DFlipflop8Bit
  |vpiModule:
  \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
|vpiTypedef:
\_ModuleTypespec: (DFlipflop8Bit2)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:DFlipflop8Bit2
  |vpiModule:
  \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 2
[   NOTE] : 2
