<profile>

<section name = "Vivado HLS Report for 'YCrCb_GUASSIAN'" level="0">
<item name = "Date">Tue Mar 24 00:13:44 2020
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">YCrCbGuass</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 10.60, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">364911, 494706, 364797, 494592, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="otsu_threshold_U0">otsu_threshold, 364796, 494591, 364796, 494591, none</column>
<column name="YCrCb_GUASSIAN_Loop_1_U0">YCrCb_GUASSIAN_Loop_1, 345661, 345661, 345661, 345661, none</column>
<column name="normalized_U0">normalized, 345653, 345653, 345654, 345654, dataflow</column>
<column name="erode_dilate_U0">erode_dilate, 353786, 353786, 353782, 353782, dataflow</column>
<column name="YCrCb_GUASSIAN_Loop_U0">YCrCb_GUASSIAN_Loop_s, 345604, 345604, 345604, 345604, none</column>
<column name="MinMaxLoc_U0">MinMaxLoc, 348482, 348482, 348482, 348482, none</column>
<column name="CvtColor_U0">CvtColor, 10, 351361, 10, 351361, none</column>
<column name="Duplicate349_U0">Duplicate349, 1, 347761, 1, 347761, none</column>
<column name="Duplicate_U0">Duplicate, 1, 347761, 1, 347761, none</column>
<column name="Split_U0">Split, 347761, 347761, 347761, 347761, none</column>
<column name="YCrCb_GUASSIAN_Block_2_U0">YCrCb_GUASSIAN_Block_2, 0, 0, 0, 0, none</column>
<column name="YCrCb_GUASSIAN_Block_U0">YCrCb_GUASSIAN_Block, 0, 0, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 48</column>
<column name="FIFO">0, -, 100, 756</column>
<column name="Instance">10, 158, 31765, 38988</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">3, 71, 29, 74</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="CvtColor_U0">CvtColor, 0, 5, 391, 699</column>
<column name="Duplicate_U0">Duplicate, 0, 0, 59, 222</column>
<column name="Duplicate349_U0">Duplicate349, 0, 0, 59, 222</column>
<column name="MinMaxLoc_U0">MinMaxLoc, 0, 0, 464, 786</column>
<column name="Split_U0">Split, 0, 0, 46, 231</column>
<column name="YCrCb_GUASSIAN_Block_U0">YCrCb_GUASSIAN_Block, 0, 0, 66, 35</column>
<column name="YCrCb_GUASSIAN_Block_2_U0">YCrCb_GUASSIAN_Block_2, 0, 0, 2, 53</column>
<column name="YCrCb_GUASSIAN_Loop_1_U0">YCrCb_GUASSIAN_Loop_1, 4, 118, 8111, 14210</column>
<column name="YCrCb_GUASSIAN_Loop_U0">YCrCb_GUASSIAN_Loop_s, 0, 0, 584, 974</column>
<column name="erode_dilate_U0">erode_dilate, 6, 0, 954, 1741</column>
<column name="normalized_U0">normalized, 0, 14, 5060, 6991</column>
<column name="otsu_threshold_U0">otsu_threshold, 0, 21, 15969, 12824</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="Cb_Img_data_stream_0_U">0, 5, 20, 1, 8, 8</column>
<column name="Cr_Img_data_stream_0_U">0, 5, 20, 1, 8, 8</column>
<column name="Sim_cols_V_c_i_U">0, 5, 22, 3, 10, 30</column>
<column name="Sim_copy1_data_strea_U">0, 5, 44, 1, 32, 32</column>
<column name="Sim_copy2_data_strea_U">0, 5, 44, 1, 32, 32</column>
<column name="Sim_data_stream_0_V_U">0, 5, 44, 1, 32, 32</column>
<column name="Sim_rows_V_c_i_U">0, 5, 23, 3, 11, 33</column>
<column name="YCrCb_IMG_data_strea_1_U">0, 5, 20, 1, 8, 8</column>
<column name="YCrCb_IMG_data_strea_2_U">0, 5, 20, 1, 8, 8</column>
<column name="YCrCb_IMG_data_strea_U">0, 5, 20, 1, 8, 8</column>
<column name="gray_data_stream_0_s_U">0, 5, 20, 1, 8, 8</column>
<column name="max_c_i_U">0, 5, 76, 1, 64, 64</column>
<column name="min_c_i_U">0, 5, 76, 1, 64, 64</column>
<column name="nor_copy1_cols_V_c_i_U">0, 5, 23, 6, 10, 60</column>
<column name="nor_copy1_data_strea_U">0, 5, 44, 1, 32, 32</column>
<column name="nor_copy1_rows_V_c_i_U">0, 5, 24, 6, 11, 66</column>
<column name="nor_copy2_data_strea_U">0, 5, 44, 1, 32, 32</column>
<column name="origin_data_stream_0_U">0, 5, 20, 1, 8, 8</column>
<column name="tmp3_c5_i_U">0, 5, 76, 1, 64, 64</column>
<column name="tmp3_c_i_U">0, 5, 76, 1, 64, 64</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="CvtColor_U0_ap_start">and, 0, 0, 8, 1, 0</column>
<column name="Duplicate349_U0_start_full_n">and, 0, 0, 8, 1, 1</column>
<column name="ap_idle">and, 0, 0, 8, 1, 1</column>
<column name="ap_sync_continue">and, 0, 0, 8, 1, 1</column>
<column name="ap_sync_done">and, 0, 0, 8, 1, 1</column>
<column name="normalized_U0_start_full_n">and, 0, 0, 8, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="rows">in, 32, ap_stable, rows, scalar</column>
<column name="rows_ap_vld">in, 1, ap_stable, rows, scalar</column>
<column name="cols">in, 32, ap_stable, cols, scalar</column>
<column name="cols_ap_vld">in, 1, ap_stable, cols, scalar</column>
<column name="src_data_stream_0_V_dout">in, 8, ap_fifo, src_data_stream_0_V, pointer</column>
<column name="src_data_stream_0_V_empty_n">in, 1, ap_fifo, src_data_stream_0_V, pointer</column>
<column name="src_data_stream_0_V_read">out, 1, ap_fifo, src_data_stream_0_V, pointer</column>
<column name="src_data_stream_1_V_dout">in, 8, ap_fifo, src_data_stream_1_V, pointer</column>
<column name="src_data_stream_1_V_empty_n">in, 1, ap_fifo, src_data_stream_1_V, pointer</column>
<column name="src_data_stream_1_V_read">out, 1, ap_fifo, src_data_stream_1_V, pointer</column>
<column name="src_data_stream_2_V_dout">in, 8, ap_fifo, src_data_stream_2_V, pointer</column>
<column name="src_data_stream_2_V_empty_n">in, 1, ap_fifo, src_data_stream_2_V, pointer</column>
<column name="src_data_stream_2_V_read">out, 1, ap_fifo, src_data_stream_2_V, pointer</column>
<column name="res_data_stream_V_din">out, 8, ap_fifo, res_data_stream_V, pointer</column>
<column name="res_data_stream_V_full_n">in, 1, ap_fifo, res_data_stream_V, pointer</column>
<column name="res_data_stream_V_write">out, 1, ap_fifo, res_data_stream_V, pointer</column>
<column name="nor_data_stream_V_din">out, 32, ap_fifo, nor_data_stream_V, pointer</column>
<column name="nor_data_stream_V_full_n">in, 1, ap_fifo, nor_data_stream_V, pointer</column>
<column name="nor_data_stream_V_write">out, 1, ap_fifo, nor_data_stream_V, pointer</column>
<column name="threshold">out, 64, ap_vld, threshold, pointer</column>
<column name="threshold_ap_vld">out, 1, ap_vld, threshold, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, YCrCb_GUASSIAN, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, YCrCb_GUASSIAN, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, YCrCb_GUASSIAN, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, YCrCb_GUASSIAN, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, YCrCb_GUASSIAN, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, YCrCb_GUASSIAN, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, YCrCb_GUASSIAN, return value</column>
</table>
</item>
</section>
</profile>
