DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
language 1
dialect 5
dmPackageRefs [
]
properties [
(HdrProperty
class "HDS"
name "DocView"
value "divider_sigma.v"
)
(HdrProperty
class "HDS"
name "DocViewState"
value "1605776356"
)
(HdrProperty
class "HDS"
name "DocView"
value "Temp Path"
)
(HdrProperty
class "HDS"
name "DocViewState"
value ""
)
]
)
version "31.1"
newIbd 1
appVersion "2018.2 (Build 19)"
noEmbeddedEditors 1
model (IbdDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hds\\divider_sigma\\struct.ibd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hds\\divider_sigma\\struct.ibd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hds\\divider_sigma"
)
(vvPair
variable "d_logical"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hds\\divider_sigma"
)
(vvPair
variable "date"
value "11/19/2020"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "19"
)
(vvPair
variable "entity_name"
value "divider_sigma"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.ibd"
)
(vvPair
variable "f_logical"
value "struct.ibd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "Ruben"
)
(vvPair
variable "graphical_source_date"
value "11/19/2020"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "RUBEN-LAPTOP"
)
(vvPair
variable "graphical_source_time"
value "11:05:14"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "RUBEN-LAPTOP"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Visibal_Watermarking_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/Visibal_Watermarking_lib/designcheck"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "divider_sigma"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hds\\divider_sigma\\struct.ibd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hds\\divider_sigma\\struct.ibd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "Visibal_Watermarking"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\intelFPGA_lite\\20.1\\modelsim_ase\\win32aloem"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "ibd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:05:14"
)
(vvPair
variable "unit"
value "divider_sigma"
)
(vvPair
variable "user"
value "Ruben"
)
(vvPair
variable "version"
value "2018.2 (Build 19)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2020"
)
(vvPair
variable "yy"
value "20"
)
]
)
LanguageMgr "Verilog2001LangMgr"
uid 1,0
optionalChildren [
*1 (Property
uid 42,0
pclass "HDS"
pname "DocView"
pvalue "divider_sigma.v"
ptn "String"
)
*2 (Property
uid 43,0
pclass "HDS"
pname "DocViewState"
pvalue "1605776356"
ptn "String"
)
*3 (Property
uid 44,0
pclass "HDS"
pname "DocView"
pvalue "Temp Path"
ptn "String"
)
*4 (Property
uid 45,0
pclass "HDS"
pname "DocViewState"
ptn "String"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "65535,0,0"
)
packageList *5 (PackageList
uid 2,0
stg "VerticalLayoutStrategy"
textVec [
*6 (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*7 (MLText
uid 4,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,10800,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 5,0
stg "VerticalLayoutStrategy"
textVec [
*8 (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*9 (Text
uid 7,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*10 (MLText
uid 8,0
va (VaSet
font "arial,8,0"
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps
"
tm "BdCompilerDirectivesTextMgr"
)
*11 (Text
uid 9,0
va (VaSet
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*12 (MLText
uid 10,0
va (VaSet
font "arial,8,0"
)
xt "20000,0,36800,1000"
st "// ### Please start your Verilog code here ###
"
tm "BdCompilerDirectivesTextMgr"
)
*13 (Text
uid 11,0
va (VaSet
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*14 (MLText
uid 12,0
va (VaSet
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1015,690"
viewArea "0,0,0,0"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
logical (IbdLogical
uid 13,0
colContainer (IbdColContainer
uid 14,0
optionalChildren [
*15 (IbdInterface
ordering 1
uid 15,0
name "divider_sigma"
on 7
fa [
]
dec [
]
)
]
)
rowContainer (IbdRowContainer
uid 16,0
)
)
physical (MPhysicalIbd
activeIct &0
mainIct (MIct
name "All"
mcolContainer (MIctColContainer
optionalChildren [
*16 (MRefCol
p 0
uid 20,0
d 20
)
*17 (MNameCol
p 1
uid 21,0
d 114
)
*18 (MTypeCol
p 2
uid 22,0
)
*19 (MSignedCol
p 3
uid 23,0
)
*20 (MBoundsCol
p 4
uid 24,0
)
*21 (MFilterCol
p 5
hidden 1
uid 25,0
d 120
)
*22 (MFixedCol
p 6
hidden 1
uid 26,0
d 20
)
*23 (MInterfaceCol
p 7
uid 27,0
d 35
ibdInterface &15
)
*24 (MDelayCol
p 8
uid 28,0
)
*25 (MValueCol
p 9
uid 29,0
)
*26 (MEolCol
p 10
uid 30,0
)
]
)
mrowContainer (MIctRowContainer
optionalChildren [
*27 (MRefRow
p 0
uid 32,0
)
*28 (MNameRow
p 1
uid 33,0
)
*29 (MLibRow
p 2
uid 34,0
)
*30 (MInstanceRefRow
p 3
uid 35,0
)
*31 (MPortMapLabelRow
p 4
uid 36,0
)
*32 (MFilterRow
p 5
hidden 1
uid 37,0
d 20
)
*33 (MFixedRow
p 6
hidden 1
uid 38,0
)
*34 (MReqRow
p 7
hidden 1
uid 39,0
)
*35 (MUcPortGroupRow
p 8
hidden 1
uid 40,0
)
*36 (MEmptyRow
p 9
uid 41,0
)
]
)
vaOverrides [
]
)
blkMVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,1"
)
hdsCompMva (MVa
cellColor "45055,65535,30000"
fontColor "0,0,0"
font "Tahoma,10,1"
)
mwCompMva (MVa
cellColor "0,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,1"
)
ipCompMva (MVa
cellColor "45055,65535,30000"
fontColor "0,0,0"
font "Tahoma,10,1"
)
embeddedBlkMva (MVa
cellColor "65535,65535,37120"
fontColor "0,0,0"
font "Tahoma,10,1"
)
expressionRowMva (MVa
alignment 0
cellColor "65280,65280,46080"
fontColor "0,0,0"
font "Tahoma,10,1"
)
netSliceMva (MVa
alignment 0
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,1"
)
bundleMva (MVa
alignment 0
cellColor "65280,65280,46080"
fontColor "0,0,0"
font "Tahoma,10,1"
)
propColMva (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,1"
)
groupColMva (MVa
alignment 0
cellColor "62965,57054,46003"
fontColor "0,0,0"
font "Tahoma,10,1"
)
interfaceColMva (MVa
cellColor "59904,39936,65280"
fontColor "0,0,0"
font "Tahoma,10,1"
)
frameColMva (MVa
alignment 0
cellColor "0,0,65535"
fontColor "65535,65535,65535"
font "Tahoma,10,1"
)
propRowMva (MVa
alignment 0
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,1"
)
groupRowMva (MVa
alignment 0
cellColor "62965,57054,46003"
fontColor "0,0,0"
font "Tahoma,10,1"
)
netRowMva (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
uid 17,0
)
lastUid 45,0
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *37 (LEmptyRow
)
optionalChildren [
*38 (RefLabelRowHdr
)
*39 (TitleRowHdr
)
*40 (FilterRowHdr
)
*41 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*42 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*43 (GroupColHdr
tm "GroupColHdrMgr"
)
*44 (NameColHdr
tm "GenericNameColHdrMgr"
)
*45 (InitColHdr
tm "GenericValueColHdrMgr"
)
*46 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*47 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *48 (MRCItem
litem &37
pos 3
dimension 20
)
optionalChildren [
*49 (MRCItem
litem &38
pos 0
dimension 20
)
*50 (MRCItem
litem &39
pos 1
dimension 23
)
*51 (MRCItem
litem &40
pos 2
hidden 1
dimension 20
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
optionalChildren [
*52 (MRCItem
litem &41
pos 0
dimension 20
)
*53 (MRCItem
litem &43
pos 1
dimension 50
)
*54 (MRCItem
litem &44
pos 2
dimension 100
)
*55 (MRCItem
litem &45
pos 3
dimension 50
)
*56 (MRCItem
litem &46
pos 4
dimension 80
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
type 1
)
)
