Protel Design System Design Rule Check
PCB File : C:\Users\Nassima Elotmani\Evaluation-2-M1-2024\Eval_2_M1\Eval_2_M1\PCB1.PcbDoc
Date     : 16/12/2024
Time     : 13:32:26

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad B2-A1(68.644mm,31.75mm) on Multi-Layer And Pad B2-A2(66.644mm,31.75mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad B2-A1(68.644mm,31.75mm) on Multi-Layer And Pad B2-B1(70.644mm,31.75mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad B2-B1(70.644mm,31.75mm) on Multi-Layer And Pad B2-B2(72.644mm,31.75mm) on Multi-Layer 
Rule Violations :3

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Pad B1-13(63.106mm,41.179mm) on Top Layer And Pad B2-MH1(65.844mm,42.75mm) on Multi-Layer Location : [X = 63.999mm][Y = 41.501mm]
   Violation between Short-Circuit Constraint: Between Pad B1-14(63.106mm,42.449mm) on Top Layer And Pad B2-MH1(65.844mm,42.75mm) on Multi-Layer Location : [X = 63.816mm][Y = 42.449mm]
   Violation between Short-Circuit Constraint: Between Pad J1-MH1(49.498mm,35.596mm) on Multi-Layer And Polygon Region (6 hole(s)) Bottom Layer Location : [X = 0mm][Y = 0mm]
   Violation between Short-Circuit Constraint: Between Pad J1-MH2(45.498mm,35.596mm) on Multi-Layer And Polygon Region (6 hole(s)) Bottom Layer Location : [X = 0mm][Y = 0mm]
Rule Violations :4

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net GND Between Pad B1-11(63.106mm,38.639mm) on Top Layer [Unplated] And Pad B2-A2(66.644mm,31.75mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad J1-2(42.798mm,40.596mm) on Top Layer [Unplated] And Pad B1-11(63.106mm,38.639mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net VCC Between Pad B1-4(55.982mm,38.639mm) on Top Layer [Unplated] And Pad B2-A1(68.644mm,31.75mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VCC Between Track (53.673mm,39.751mm)(53.673mm,39.878mm) on Top Layer And Pad B1-4(55.982mm,38.639mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D1-1(64.897mm,24.384mm) on Top Layer And Pad B2-A2(66.644mm,31.75mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetD?_1 Between Pad D?-1(80.53mm,39.497mm) on Top Layer And Track (81.444mm,40.64mm)(81.661mm,40.64mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetK_3 Between Pad K-3(90.627mm,37.005mm) on Top Layer And Pad K-4(92.827mm,37.005mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetK_3 Between Pad K-4(92.827mm,37.005mm) on Top Layer And Pad K-5(92.827mm,43.005mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetK_3 Between Pad K-6(90.627mm,43.005mm) on Top Layer And Pad K-5(92.827mm,43.005mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetK_3 Between Pad K-7(88.427mm,43.005mm) on Top Layer And Pad K-6(90.627mm,43.005mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Polygon  (NONET_L02_P000) on Bottom Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Polygon  (NONET_L02_P001) on Bottom Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Net NetB1_1 Between Track (54.356mm,43.513mm)(55.197mm,42.672mm) on Top Layer And Track (77.514mm,49.455mm)(77.584mm,49.385mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 12V Between Track (88.519mm,31.548mm)(88.519mm,36.913mm) on Top Layer And Track (88.993mm,30.024mm)(88.993mm,30.213mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Via (71.501mm,41.275mm) from Top Layer to Bottom Layer Dead Copper - Net Not Assigned.
Rule Violations :15

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (2.97mm > 2.54mm) Pad B2-MH1(65.844mm,42.75mm) on Multi-Layer Actual Hole Size = 2.97mm
   Violation between Hole Size Constraint: (2.97mm > 2.54mm) Pad B2-MH2(77.444mm,42.75mm) on Multi-Layer Actual Hole Size = 2.97mm
Rule Violations :2

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad R1-1(50.326mm,47.529mm) on Top Layer And Pad R1-2(51.226mm,47.529mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad R1-1(88.241mm,29.876mm) on Top Layer And Pad R1-2(89.141mm,29.876mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad R2-1(45.003mm,25.304mm) on Top Layer And Pad R2-2(45.903mm,25.304mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad R2-1(76.684mm,49.307mm) on Top Layer And Pad R2-2(77.584mm,49.307mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
Rule Violations :4

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (50.948mm,44.746mm) on Top Overlay And Pad J1-1(50.798mm,43.496mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (50.948mm,44.746mm) on Top Overlay And Pad J1-1(50.798mm,43.496mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (50.948mm,44.746mm) on Top Overlay And Pad J1-1(50.798mm,43.496mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (64.047mm,24.684mm) on Top Overlay And Pad D1-1(64.897mm,24.384mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (74.092mm,23.922mm) on Top Overlay And Pad D3-1(74.942mm,23.622mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (79.68mm,39.797mm) on Top Overlay And Pad D?-1(80.53mm,39.497mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Arc (85.207mm,35.565mm) on Top Overlay And Pad K-1(85.227mm,37.005mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (85.325mm,49.988mm) on Top Overlay And Pad D2-1(86.175mm,49.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad B1-1(55.982mm,42.449mm) on Top Layer And Track (55.069mm,43.149mm)(56.894mm,43.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-1(55.982mm,42.449mm) on Top Layer And Track (57.244mm,33.539mm)(57.244mm,43.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-10(63.106mm,37.369mm) on Top Layer And Track (61.844mm,33.539mm)(61.844mm,43.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-11(63.106mm,38.639mm) on Top Layer And Track (61.844mm,33.539mm)(61.844mm,43.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-12(63.106mm,39.909mm) on Top Layer And Track (61.844mm,33.539mm)(61.844mm,43.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-13(63.106mm,41.179mm) on Top Layer And Track (61.844mm,33.539mm)(61.844mm,43.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-14(63.106mm,42.449mm) on Top Layer And Track (61.844mm,33.539mm)(61.844mm,43.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-2(55.982mm,41.179mm) on Top Layer And Track (57.244mm,33.539mm)(57.244mm,43.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-3(55.982mm,39.909mm) on Top Layer And Track (57.244mm,33.539mm)(57.244mm,43.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-4(55.982mm,38.639mm) on Top Layer And Track (57.244mm,33.539mm)(57.244mm,43.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-5(55.982mm,37.369mm) on Top Layer And Track (57.244mm,33.539mm)(57.244mm,43.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-6(55.982mm,36.099mm) on Top Layer And Track (57.244mm,33.539mm)(57.244mm,43.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-7(55.982mm,34.829mm) on Top Layer And Track (57.244mm,33.539mm)(57.244mm,43.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-8(63.106mm,34.829mm) on Top Layer And Track (61.844mm,33.539mm)(61.844mm,43.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-9(63.106mm,36.099mm) on Top Layer And Track (61.844mm,33.539mm)(61.844mm,43.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad B2-MH2(77.444mm,42.75mm) on Multi-Layer And Text "D?" (79.68mm,40.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad K-1(85.227mm,37.005mm) on Top Layer And Track (84.027mm,37.005mm)(84.737mm,37.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad K-4(92.827mm,37.005mm) on Top Layer And Track (93.307mm,37.005mm)(94.027mm,37.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad K-5(92.827mm,43.005mm) on Top Layer And Track (93.307mm,43.005mm)(94.027mm,43.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad K-8(85.227mm,43.005mm) on Top Layer And Track (84.027mm,43.005mm)(84.627mm,43.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q1-1(54.553mm,26.99mm) on Top Layer And Track (54.053mm,27.54mm)(55.053mm,27.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q1-1(54.553mm,26.99mm) on Top Layer And Track (55.403mm,24.575mm)(55.403mm,27.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q1-2(54.553mm,25.08mm) on Top Layer And Track (55.403mm,24.575mm)(55.403mm,27.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q1-3(56.953mm,26.035mm) on Top Layer And Track (56.103mm,24.575mm)(56.103mm,27.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-1(76.684mm,49.307mm) on Top Layer And Track (65.494mm,49.15mm)(77.794mm,49.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-1(76.684mm,49.307mm) on Top Layer And Track (65.494mm,49.15mm)(77.794mm,49.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-2(77.584mm,49.307mm) on Top Layer And Track (65.494mm,49.15mm)(77.794mm,49.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-2(77.584mm,49.307mm) on Top Layer And Track (65.494mm,49.15mm)(77.794mm,49.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-2(77.584mm,49.307mm) on Top Layer And Track (77.794mm,45.5mm)(77.794mm,49.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-2(77.584mm,49.307mm) on Top Layer And Track (77.794mm,45.5mm)(77.794mm,49.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :38

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D?" (79.68mm,40.919mm) on Top Overlay And Text "K" (81.966mm,42.494mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :1

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Track (53.673mm,39.751mm)(53.673mm,39.878mm) on Top Layer 
   Violation between Net Antennae: Track (53.673mm,39.751mm)(53.673mm,39.878mm) on Top Layer 
   Violation between Net Antennae: Track (81.661mm,40.64mm)(83.153mm,42.132mm) on Top Layer 
   Violation between Net Antennae: Track (88.519mm,31.548mm)(88.519mm,36.913mm) on Top Layer 
Rule Violations :4

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 71
Waived Violations : 0
Time Elapsed        : 00:00:01