INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/Bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
WARNING: [VRFC 10-3380] identifier 'r_typ' is used before its declaration [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/Ctrl.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/DATA_RISK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RISK
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
WARNING: [VRFC 10-3380] identifier 'jump' is used before its declaration [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/NPC.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/SEXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEXT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/STORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STORE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/button.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/dig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig
INFO: [VRFC 10-2458] undeclared symbol cnt_end, assumed default net type wire [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/dig.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
WARNING: [VRFC 10-3380] identifier 'PC_pc' is used before its declaration [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v:34]
WARNING: [VRFC 10-3380] identifier 'MEM_dram_we' is used before its declaration [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v:35]
WARNING: [VRFC 10-3380] identifier 'MEM_C' is used before its declaration [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v:36]
WARNING: [VRFC 10-3380] identifier 'STORE_outdata' is used before its declaration [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sim_1/new/miniRV_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_sim
