
Projekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c5c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08004de4  08004de4  00014de4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004e7c  08004e7c  00014e7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004e80  08004e80  00014e80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08004e84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000002b0  20000004  08004e88  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200002b4  08004e88  000202b4  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   00011816  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002540  00000000  00000000  0003184a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001020  00000000  00000000  00033d90  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000f00  00000000  00000000  00034db0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00007864  00000000  00000000  00035cb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00005999  00000000  00000000  0003d514  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00042ead  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000041bc  00000000  00000000  00042f2c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004dcc 	.word	0x08004dcc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08004dcc 	.word	0x08004dcc

080001c8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80001ce:	2300      	movs	r3, #0
 80001d0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001d2:	4a0c      	ldr	r2, [pc, #48]	; (8000204 <HAL_Init+0x3c>)
 80001d4:	4b0b      	ldr	r3, [pc, #44]	; (8000204 <HAL_Init+0x3c>)
 80001d6:	681b      	ldr	r3, [r3, #0]
 80001d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80001dc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001de:	2003      	movs	r0, #3
 80001e0:	f000 f940 	bl	8000464 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80001e4:	2000      	movs	r0, #0
 80001e6:	f000 f817 	bl	8000218 <HAL_InitTick>
 80001ea:	4603      	mov	r3, r0
 80001ec:	2b00      	cmp	r3, #0
 80001ee:	d002      	beq.n	80001f6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80001f0:	2301      	movs	r3, #1
 80001f2:	71fb      	strb	r3, [r7, #7]
 80001f4:	e001      	b.n	80001fa <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80001f6:	f000 f807 	bl	8000208 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80001fa:	79fb      	ldrb	r3, [r7, #7]
}
 80001fc:	4618      	mov	r0, r3
 80001fe:	3708      	adds	r7, #8
 8000200:	46bd      	mov	sp, r7
 8000202:	bd80      	pop	{r7, pc}
 8000204:	40022000 	.word	0x40022000

08000208 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8000208:	b480      	push	{r7}
 800020a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 800020c:	bf00      	nop
 800020e:	46bd      	mov	sp, r7
 8000210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000214:	4770      	bx	lr
	...

08000218 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b084      	sub	sp, #16
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000220:	2300      	movs	r3, #0
 8000222:	73fb      	strb	r3, [r7, #15]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000224:	4b0c      	ldr	r3, [pc, #48]	; (8000258 <HAL_InitTick+0x40>)
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	4a0c      	ldr	r2, [pc, #48]	; (800025c <HAL_InitTick+0x44>)
 800022a:	fba2 2303 	umull	r2, r3, r2, r3
 800022e:	099b      	lsrs	r3, r3, #6
 8000230:	4618      	mov	r0, r3
 8000232:	f000 f94c 	bl	80004ce <HAL_SYSTICK_Config>
 8000236:	4603      	mov	r3, r0
 8000238:	2b00      	cmp	r3, #0
 800023a:	d002      	beq.n	8000242 <HAL_InitTick+0x2a>
  {
    status = HAL_ERROR;
 800023c:	2301      	movs	r3, #1
 800023e:	73fb      	strb	r3, [r7, #15]
 8000240:	e005      	b.n	800024e <HAL_InitTick+0x36>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8000242:	2200      	movs	r2, #0
 8000244:	6879      	ldr	r1, [r7, #4]
 8000246:	f04f 30ff 	mov.w	r0, #4294967295
 800024a:	f000 f916 	bl	800047a <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 800024e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000250:	4618      	mov	r0, r3
 8000252:	3710      	adds	r7, #16
 8000254:	46bd      	mov	sp, r7
 8000256:	bd80      	pop	{r7, pc}
 8000258:	20000000 	.word	0x20000000
 800025c:	10624dd3 	.word	0x10624dd3

08000260 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000260:	b480      	push	{r7}
 8000262:	af00      	add	r7, sp, #0
  uwTick++;
 8000264:	4b04      	ldr	r3, [pc, #16]	; (8000278 <HAL_IncTick+0x18>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	3301      	adds	r3, #1
 800026a:	4a03      	ldr	r2, [pc, #12]	; (8000278 <HAL_IncTick+0x18>)
 800026c:	6013      	str	r3, [r2, #0]
}
 800026e:	bf00      	nop
 8000270:	46bd      	mov	sp, r7
 8000272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000276:	4770      	bx	lr
 8000278:	2000006c 	.word	0x2000006c

0800027c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800027c:	b480      	push	{r7}
 800027e:	af00      	add	r7, sp, #0
  return uwTick;
 8000280:	4b03      	ldr	r3, [pc, #12]	; (8000290 <HAL_GetTick+0x14>)
 8000282:	681b      	ldr	r3, [r3, #0]
}
 8000284:	4618      	mov	r0, r3
 8000286:	46bd      	mov	sp, r7
 8000288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop
 8000290:	2000006c 	.word	0x2000006c

08000294 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b084      	sub	sp, #16
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800029c:	f7ff ffee 	bl	800027c <HAL_GetTick>
 80002a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002a6:	68fb      	ldr	r3, [r7, #12]
 80002a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80002ac:	d002      	beq.n	80002b4 <HAL_Delay+0x20>
  {
    wait++;
 80002ae:	68fb      	ldr	r3, [r7, #12]
 80002b0:	3301      	adds	r3, #1
 80002b2:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80002b4:	bf00      	nop
 80002b6:	f7ff ffe1 	bl	800027c <HAL_GetTick>
 80002ba:	4602      	mov	r2, r0
 80002bc:	68bb      	ldr	r3, [r7, #8]
 80002be:	1ad2      	subs	r2, r2, r3
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	429a      	cmp	r2, r3
 80002c4:	d3f7      	bcc.n	80002b6 <HAL_Delay+0x22>
  {
  }
}
 80002c6:	bf00      	nop
 80002c8:	3710      	adds	r7, #16
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bd80      	pop	{r7, pc}
	...

080002d0 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80002d0:	b480      	push	{r7}
 80002d2:	b085      	sub	sp, #20
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	f003 0307 	and.w	r3, r3, #7
 80002de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002e0:	4b0c      	ldr	r3, [pc, #48]	; (8000314 <NVIC_SetPriorityGrouping+0x44>)
 80002e2:	68db      	ldr	r3, [r3, #12]
 80002e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002e6:	68ba      	ldr	r2, [r7, #8]
 80002e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80002ec:	4013      	ands	r3, r2
 80002ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002f0:	68fb      	ldr	r3, [r7, #12]
 80002f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80002f4:	68bb      	ldr	r3, [r7, #8]
 80002f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80002f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80002fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000300:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000302:	4a04      	ldr	r2, [pc, #16]	; (8000314 <NVIC_SetPriorityGrouping+0x44>)
 8000304:	68bb      	ldr	r3, [r7, #8]
 8000306:	60d3      	str	r3, [r2, #12]
}
 8000308:	bf00      	nop
 800030a:	3714      	adds	r7, #20
 800030c:	46bd      	mov	sp, r7
 800030e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000312:	4770      	bx	lr
 8000314:	e000ed00 	.word	0xe000ed00

08000318 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000318:	b480      	push	{r7}
 800031a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800031c:	4b04      	ldr	r3, [pc, #16]	; (8000330 <NVIC_GetPriorityGrouping+0x18>)
 800031e:	68db      	ldr	r3, [r3, #12]
 8000320:	0a1b      	lsrs	r3, r3, #8
 8000322:	f003 0307 	and.w	r3, r3, #7
}
 8000326:	4618      	mov	r0, r3
 8000328:	46bd      	mov	sp, r7
 800032a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032e:	4770      	bx	lr
 8000330:	e000ed00 	.word	0xe000ed00

08000334 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000334:	b480      	push	{r7}
 8000336:	b083      	sub	sp, #12
 8000338:	af00      	add	r7, sp, #0
 800033a:	4603      	mov	r3, r0
 800033c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800033e:	4909      	ldr	r1, [pc, #36]	; (8000364 <NVIC_EnableIRQ+0x30>)
 8000340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000344:	095b      	lsrs	r3, r3, #5
 8000346:	79fa      	ldrb	r2, [r7, #7]
 8000348:	f002 021f 	and.w	r2, r2, #31
 800034c:	2001      	movs	r0, #1
 800034e:	fa00 f202 	lsl.w	r2, r0, r2
 8000352:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000356:	bf00      	nop
 8000358:	370c      	adds	r7, #12
 800035a:	46bd      	mov	sp, r7
 800035c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000360:	4770      	bx	lr
 8000362:	bf00      	nop
 8000364:	e000e100 	.word	0xe000e100

08000368 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000368:	b480      	push	{r7}
 800036a:	b083      	sub	sp, #12
 800036c:	af00      	add	r7, sp, #0
 800036e:	4603      	mov	r3, r0
 8000370:	6039      	str	r1, [r7, #0]
 8000372:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000374:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000378:	2b00      	cmp	r3, #0
 800037a:	da0b      	bge.n	8000394 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800037c:	490d      	ldr	r1, [pc, #52]	; (80003b4 <NVIC_SetPriority+0x4c>)
 800037e:	79fb      	ldrb	r3, [r7, #7]
 8000380:	f003 030f 	and.w	r3, r3, #15
 8000384:	3b04      	subs	r3, #4
 8000386:	683a      	ldr	r2, [r7, #0]
 8000388:	b2d2      	uxtb	r2, r2
 800038a:	0112      	lsls	r2, r2, #4
 800038c:	b2d2      	uxtb	r2, r2
 800038e:	440b      	add	r3, r1
 8000390:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000392:	e009      	b.n	80003a8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000394:	4908      	ldr	r1, [pc, #32]	; (80003b8 <NVIC_SetPriority+0x50>)
 8000396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800039a:	683a      	ldr	r2, [r7, #0]
 800039c:	b2d2      	uxtb	r2, r2
 800039e:	0112      	lsls	r2, r2, #4
 80003a0:	b2d2      	uxtb	r2, r2
 80003a2:	440b      	add	r3, r1
 80003a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80003a8:	bf00      	nop
 80003aa:	370c      	adds	r7, #12
 80003ac:	46bd      	mov	sp, r7
 80003ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b2:	4770      	bx	lr
 80003b4:	e000ed00 	.word	0xe000ed00
 80003b8:	e000e100 	.word	0xe000e100

080003bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80003bc:	b480      	push	{r7}
 80003be:	b089      	sub	sp, #36	; 0x24
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	60f8      	str	r0, [r7, #12]
 80003c4:	60b9      	str	r1, [r7, #8]
 80003c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80003c8:	68fb      	ldr	r3, [r7, #12]
 80003ca:	f003 0307 	and.w	r3, r3, #7
 80003ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80003d0:	69fb      	ldr	r3, [r7, #28]
 80003d2:	f1c3 0307 	rsb	r3, r3, #7
 80003d6:	2b04      	cmp	r3, #4
 80003d8:	bf28      	it	cs
 80003da:	2304      	movcs	r3, #4
 80003dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80003de:	69fb      	ldr	r3, [r7, #28]
 80003e0:	3304      	adds	r3, #4
 80003e2:	2b06      	cmp	r3, #6
 80003e4:	d902      	bls.n	80003ec <NVIC_EncodePriority+0x30>
 80003e6:	69fb      	ldr	r3, [r7, #28]
 80003e8:	3b03      	subs	r3, #3
 80003ea:	e000      	b.n	80003ee <NVIC_EncodePriority+0x32>
 80003ec:	2300      	movs	r3, #0
 80003ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003f0:	2201      	movs	r2, #1
 80003f2:	69bb      	ldr	r3, [r7, #24]
 80003f4:	fa02 f303 	lsl.w	r3, r2, r3
 80003f8:	1e5a      	subs	r2, r3, #1
 80003fa:	68bb      	ldr	r3, [r7, #8]
 80003fc:	401a      	ands	r2, r3
 80003fe:	697b      	ldr	r3, [r7, #20]
 8000400:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000402:	2101      	movs	r1, #1
 8000404:	697b      	ldr	r3, [r7, #20]
 8000406:	fa01 f303 	lsl.w	r3, r1, r3
 800040a:	1e59      	subs	r1, r3, #1
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000410:	4313      	orrs	r3, r2
         );
}
 8000412:	4618      	mov	r0, r3
 8000414:	3724      	adds	r7, #36	; 0x24
 8000416:	46bd      	mov	sp, r7
 8000418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041c:	4770      	bx	lr
	...

08000420 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b082      	sub	sp, #8
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	3b01      	subs	r3, #1
 800042c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000430:	d301      	bcc.n	8000436 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000432:	2301      	movs	r3, #1
 8000434:	e00f      	b.n	8000456 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000436:	4a0a      	ldr	r2, [pc, #40]	; (8000460 <SysTick_Config+0x40>)
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	3b01      	subs	r3, #1
 800043c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800043e:	210f      	movs	r1, #15
 8000440:	f04f 30ff 	mov.w	r0, #4294967295
 8000444:	f7ff ff90 	bl	8000368 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000448:	4b05      	ldr	r3, [pc, #20]	; (8000460 <SysTick_Config+0x40>)
 800044a:	2200      	movs	r2, #0
 800044c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800044e:	4b04      	ldr	r3, [pc, #16]	; (8000460 <SysTick_Config+0x40>)
 8000450:	2207      	movs	r2, #7
 8000452:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000454:	2300      	movs	r3, #0
}
 8000456:	4618      	mov	r0, r3
 8000458:	3708      	adds	r7, #8
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}
 800045e:	bf00      	nop
 8000460:	e000e010 	.word	0xe000e010

08000464 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b082      	sub	sp, #8
 8000468:	af00      	add	r7, sp, #0
 800046a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800046c:	6878      	ldr	r0, [r7, #4]
 800046e:	f7ff ff2f 	bl	80002d0 <NVIC_SetPriorityGrouping>
}
 8000472:	bf00      	nop
 8000474:	3708      	adds	r7, #8
 8000476:	46bd      	mov	sp, r7
 8000478:	bd80      	pop	{r7, pc}

0800047a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800047a:	b580      	push	{r7, lr}
 800047c:	b086      	sub	sp, #24
 800047e:	af00      	add	r7, sp, #0
 8000480:	4603      	mov	r3, r0
 8000482:	60b9      	str	r1, [r7, #8]
 8000484:	607a      	str	r2, [r7, #4]
 8000486:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000488:	2300      	movs	r3, #0
 800048a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800048c:	f7ff ff44 	bl	8000318 <NVIC_GetPriorityGrouping>
 8000490:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000492:	687a      	ldr	r2, [r7, #4]
 8000494:	68b9      	ldr	r1, [r7, #8]
 8000496:	6978      	ldr	r0, [r7, #20]
 8000498:	f7ff ff90 	bl	80003bc <NVIC_EncodePriority>
 800049c:	4602      	mov	r2, r0
 800049e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80004a2:	4611      	mov	r1, r2
 80004a4:	4618      	mov	r0, r3
 80004a6:	f7ff ff5f 	bl	8000368 <NVIC_SetPriority>
}
 80004aa:	bf00      	nop
 80004ac:	3718      	adds	r7, #24
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bd80      	pop	{r7, pc}

080004b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80004b2:	b580      	push	{r7, lr}
 80004b4:	b082      	sub	sp, #8
 80004b6:	af00      	add	r7, sp, #0
 80004b8:	4603      	mov	r3, r0
 80004ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80004bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004c0:	4618      	mov	r0, r3
 80004c2:	f7ff ff37 	bl	8000334 <NVIC_EnableIRQ>
}
 80004c6:	bf00      	nop
 80004c8:	3708      	adds	r7, #8
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bd80      	pop	{r7, pc}

080004ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80004ce:	b580      	push	{r7, lr}
 80004d0:	b082      	sub	sp, #8
 80004d2:	af00      	add	r7, sp, #0
 80004d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80004d6:	6878      	ldr	r0, [r7, #4]
 80004d8:	f7ff ffa2 	bl	8000420 <SysTick_Config>
 80004dc:	4603      	mov	r3, r0
}
 80004de:	4618      	mov	r0, r3
 80004e0:	3708      	adds	r7, #8
 80004e2:	46bd      	mov	sp, r7
 80004e4:	bd80      	pop	{r7, pc}
	...

080004e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80004e8:	b480      	push	{r7}
 80004ea:	b085      	sub	sp, #20
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d101      	bne.n	80004fa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80004f6:	2301      	movs	r3, #1
 80004f8:	e098      	b.n	800062c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	461a      	mov	r2, r3
 8000500:	4b4d      	ldr	r3, [pc, #308]	; (8000638 <HAL_DMA_Init+0x150>)
 8000502:	429a      	cmp	r2, r3
 8000504:	d80f      	bhi.n	8000526 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	461a      	mov	r2, r3
 800050c:	4b4b      	ldr	r3, [pc, #300]	; (800063c <HAL_DMA_Init+0x154>)
 800050e:	4413      	add	r3, r2
 8000510:	4a4b      	ldr	r2, [pc, #300]	; (8000640 <HAL_DMA_Init+0x158>)
 8000512:	fba2 2303 	umull	r2, r3, r2, r3
 8000516:	091b      	lsrs	r3, r3, #4
 8000518:	009a      	lsls	r2, r3, #2
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	4a48      	ldr	r2, [pc, #288]	; (8000644 <HAL_DMA_Init+0x15c>)
 8000522:	641a      	str	r2, [r3, #64]	; 0x40
 8000524:	e00e      	b.n	8000544 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	461a      	mov	r2, r3
 800052c:	4b46      	ldr	r3, [pc, #280]	; (8000648 <HAL_DMA_Init+0x160>)
 800052e:	4413      	add	r3, r2
 8000530:	4a43      	ldr	r2, [pc, #268]	; (8000640 <HAL_DMA_Init+0x158>)
 8000532:	fba2 2303 	umull	r2, r3, r2, r3
 8000536:	091b      	lsrs	r3, r3, #4
 8000538:	009a      	lsls	r2, r3, #2
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	4a42      	ldr	r2, [pc, #264]	; (800064c <HAL_DMA_Init+0x164>)
 8000542:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	2202      	movs	r2, #2
 8000548:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800055a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800055e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8000568:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	691b      	ldr	r3, [r3, #16]
 800056e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000574:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	699b      	ldr	r3, [r3, #24]
 800057a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000580:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	6a1b      	ldr	r3, [r3, #32]
 8000586:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000588:	68fa      	ldr	r2, [r7, #12]
 800058a:	4313      	orrs	r3, r2
 800058c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	68fa      	ldr	r2, [r7, #12]
 8000594:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	689b      	ldr	r3, [r3, #8]
 800059a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800059e:	d039      	beq.n	8000614 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005a4:	4a27      	ldr	r2, [pc, #156]	; (8000644 <HAL_DMA_Init+0x15c>)
 80005a6:	4293      	cmp	r3, r2
 80005a8:	d11a      	bne.n	80005e0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80005aa:	4929      	ldr	r1, [pc, #164]	; (8000650 <HAL_DMA_Init+0x168>)
 80005ac:	4b28      	ldr	r3, [pc, #160]	; (8000650 <HAL_DMA_Init+0x168>)
 80005ae:	681a      	ldr	r2, [r3, #0]
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80005b4:	f003 031c 	and.w	r3, r3, #28
 80005b8:	200f      	movs	r0, #15
 80005ba:	fa00 f303 	lsl.w	r3, r0, r3
 80005be:	43db      	mvns	r3, r3
 80005c0:	4013      	ands	r3, r2
 80005c2:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80005c4:	4822      	ldr	r0, [pc, #136]	; (8000650 <HAL_DMA_Init+0x168>)
 80005c6:	4b22      	ldr	r3, [pc, #136]	; (8000650 <HAL_DMA_Init+0x168>)
 80005c8:	681a      	ldr	r2, [r3, #0]
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	6859      	ldr	r1, [r3, #4]
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80005d2:	f003 031c 	and.w	r3, r3, #28
 80005d6:	fa01 f303 	lsl.w	r3, r1, r3
 80005da:	4313      	orrs	r3, r2
 80005dc:	6003      	str	r3, [r0, #0]
 80005de:	e019      	b.n	8000614 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80005e0:	491c      	ldr	r1, [pc, #112]	; (8000654 <HAL_DMA_Init+0x16c>)
 80005e2:	4b1c      	ldr	r3, [pc, #112]	; (8000654 <HAL_DMA_Init+0x16c>)
 80005e4:	681a      	ldr	r2, [r3, #0]
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80005ea:	f003 031c 	and.w	r3, r3, #28
 80005ee:	200f      	movs	r0, #15
 80005f0:	fa00 f303 	lsl.w	r3, r0, r3
 80005f4:	43db      	mvns	r3, r3
 80005f6:	4013      	ands	r3, r2
 80005f8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80005fa:	4816      	ldr	r0, [pc, #88]	; (8000654 <HAL_DMA_Init+0x16c>)
 80005fc:	4b15      	ldr	r3, [pc, #84]	; (8000654 <HAL_DMA_Init+0x16c>)
 80005fe:	681a      	ldr	r2, [r3, #0]
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	6859      	ldr	r1, [r3, #4]
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000608:	f003 031c 	and.w	r3, r3, #28
 800060c:	fa01 f303 	lsl.w	r3, r1, r3
 8000610:	4313      	orrs	r3, r2
 8000612:	6003      	str	r3, [r0, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	2200      	movs	r2, #0
 8000618:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	2201      	movs	r2, #1
 800061e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	2200      	movs	r2, #0
 8000626:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800062a:	2300      	movs	r3, #0
}
 800062c:	4618      	mov	r0, r3
 800062e:	3714      	adds	r7, #20
 8000630:	46bd      	mov	sp, r7
 8000632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000636:	4770      	bx	lr
 8000638:	40020407 	.word	0x40020407
 800063c:	bffdfff8 	.word	0xbffdfff8
 8000640:	cccccccd 	.word	0xcccccccd
 8000644:	40020000 	.word	0x40020000
 8000648:	bffdfbf8 	.word	0xbffdfbf8
 800064c:	40020400 	.word	0x40020400
 8000650:	400200a8 	.word	0x400200a8
 8000654:	400204a8 	.word	0x400204a8

08000658 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8000658:	b480      	push	{r7}
 800065a:	b083      	sub	sp, #12
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	2b00      	cmp	r3, #0
 8000664:	d101      	bne.n	800066a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8000666:	2301      	movs	r3, #1
 8000668:	e072      	b.n	8000750 <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	687a      	ldr	r2, [r7, #4]
 8000670:	6812      	ldr	r2, [r2, #0]
 8000672:	6812      	ldr	r2, [r2, #0]
 8000674:	f022 0201 	bic.w	r2, r2, #1
 8000678:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	461a      	mov	r2, r3
 8000680:	4b36      	ldr	r3, [pc, #216]	; (800075c <HAL_DMA_DeInit+0x104>)
 8000682:	429a      	cmp	r2, r3
 8000684:	d80f      	bhi.n	80006a6 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	461a      	mov	r2, r3
 800068c:	4b34      	ldr	r3, [pc, #208]	; (8000760 <HAL_DMA_DeInit+0x108>)
 800068e:	4413      	add	r3, r2
 8000690:	4a34      	ldr	r2, [pc, #208]	; (8000764 <HAL_DMA_DeInit+0x10c>)
 8000692:	fba2 2303 	umull	r2, r3, r2, r3
 8000696:	091b      	lsrs	r3, r3, #4
 8000698:	009a      	lsls	r2, r3, #2
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	4a31      	ldr	r2, [pc, #196]	; (8000768 <HAL_DMA_DeInit+0x110>)
 80006a2:	641a      	str	r2, [r3, #64]	; 0x40
 80006a4:	e00e      	b.n	80006c4 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	461a      	mov	r2, r3
 80006ac:	4b2f      	ldr	r3, [pc, #188]	; (800076c <HAL_DMA_DeInit+0x114>)
 80006ae:	4413      	add	r3, r2
 80006b0:	4a2c      	ldr	r2, [pc, #176]	; (8000764 <HAL_DMA_DeInit+0x10c>)
 80006b2:	fba2 2303 	umull	r2, r3, r2, r3
 80006b6:	091b      	lsrs	r3, r3, #4
 80006b8:	009a      	lsls	r2, r3, #2
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	4a2b      	ldr	r2, [pc, #172]	; (8000770 <HAL_DMA_DeInit+0x118>)
 80006c2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	2200      	movs	r2, #0
 80006ca:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d0:	687a      	ldr	r2, [r7, #4]
 80006d2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80006d4:	f002 021c 	and.w	r2, r2, #28
 80006d8:	2101      	movs	r1, #1
 80006da:	fa01 f202 	lsl.w	r2, r1, r2
 80006de:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006e4:	4a20      	ldr	r2, [pc, #128]	; (8000768 <HAL_DMA_DeInit+0x110>)
 80006e6:	4293      	cmp	r3, r2
 80006e8:	d10d      	bne.n	8000706 <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80006ea:	4922      	ldr	r1, [pc, #136]	; (8000774 <HAL_DMA_DeInit+0x11c>)
 80006ec:	4b21      	ldr	r3, [pc, #132]	; (8000774 <HAL_DMA_DeInit+0x11c>)
 80006ee:	681a      	ldr	r2, [r3, #0]
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006f4:	f003 031c 	and.w	r3, r3, #28
 80006f8:	200f      	movs	r0, #15
 80006fa:	fa00 f303 	lsl.w	r3, r0, r3
 80006fe:	43db      	mvns	r3, r3
 8000700:	4013      	ands	r3, r2
 8000702:	600b      	str	r3, [r1, #0]
 8000704:	e00c      	b.n	8000720 <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000706:	491c      	ldr	r1, [pc, #112]	; (8000778 <HAL_DMA_DeInit+0x120>)
 8000708:	4b1b      	ldr	r3, [pc, #108]	; (8000778 <HAL_DMA_DeInit+0x120>)
 800070a:	681a      	ldr	r2, [r3, #0]
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000710:	f003 031c 	and.w	r3, r3, #28
 8000714:	200f      	movs	r0, #15
 8000716:	fa00 f303 	lsl.w	r3, r0, r3
 800071a:	43db      	mvns	r3, r3
 800071c:	4013      	ands	r3, r2
 800071e:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	2200      	movs	r2, #0
 8000724:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	2200      	movs	r2, #0
 800072a:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	2200      	movs	r2, #0
 8000730:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	2200      	movs	r2, #0
 8000736:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	2200      	movs	r2, #0
 800073c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	2200      	movs	r2, #0
 8000742:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	2200      	movs	r2, #0
 800074a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800074e:	2300      	movs	r3, #0
}
 8000750:	4618      	mov	r0, r3
 8000752:	370c      	adds	r7, #12
 8000754:	46bd      	mov	sp, r7
 8000756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075a:	4770      	bx	lr
 800075c:	40020407 	.word	0x40020407
 8000760:	bffdfff8 	.word	0xbffdfff8
 8000764:	cccccccd 	.word	0xcccccccd
 8000768:	40020000 	.word	0x40020000
 800076c:	bffdfbf8 	.word	0xbffdfbf8
 8000770:	40020400 	.word	0x40020400
 8000774:	400200a8 	.word	0x400200a8
 8000778:	400204a8 	.word	0x400204a8

0800077c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800077c:	b480      	push	{r7}
 800077e:	b087      	sub	sp, #28
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
 8000784:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000786:	2300      	movs	r3, #0
 8000788:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800078a:	e17f      	b.n	8000a8c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800078c:	683b      	ldr	r3, [r7, #0]
 800078e:	681a      	ldr	r2, [r3, #0]
 8000790:	2101      	movs	r1, #1
 8000792:	697b      	ldr	r3, [r7, #20]
 8000794:	fa01 f303 	lsl.w	r3, r1, r3
 8000798:	4013      	ands	r3, r2
 800079a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800079c:	68fb      	ldr	r3, [r7, #12]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	f000 8171 	beq.w	8000a86 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	685b      	ldr	r3, [r3, #4]
 80007a8:	2b02      	cmp	r3, #2
 80007aa:	d003      	beq.n	80007b4 <HAL_GPIO_Init+0x38>
 80007ac:	683b      	ldr	r3, [r7, #0]
 80007ae:	685b      	ldr	r3, [r3, #4]
 80007b0:	2b12      	cmp	r3, #18
 80007b2:	d123      	bne.n	80007fc <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80007b4:	697b      	ldr	r3, [r7, #20]
 80007b6:	08da      	lsrs	r2, r3, #3
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	3208      	adds	r2, #8
 80007bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80007c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80007c2:	697b      	ldr	r3, [r7, #20]
 80007c4:	f003 0307 	and.w	r3, r3, #7
 80007c8:	009b      	lsls	r3, r3, #2
 80007ca:	220f      	movs	r2, #15
 80007cc:	fa02 f303 	lsl.w	r3, r2, r3
 80007d0:	43db      	mvns	r3, r3
 80007d2:	693a      	ldr	r2, [r7, #16]
 80007d4:	4013      	ands	r3, r2
 80007d6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	691a      	ldr	r2, [r3, #16]
 80007dc:	697b      	ldr	r3, [r7, #20]
 80007de:	f003 0307 	and.w	r3, r3, #7
 80007e2:	009b      	lsls	r3, r3, #2
 80007e4:	fa02 f303 	lsl.w	r3, r2, r3
 80007e8:	693a      	ldr	r2, [r7, #16]
 80007ea:	4313      	orrs	r3, r2
 80007ec:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80007ee:	697b      	ldr	r3, [r7, #20]
 80007f0:	08da      	lsrs	r2, r3, #3
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	3208      	adds	r2, #8
 80007f6:	6939      	ldr	r1, [r7, #16]
 80007f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000802:	697b      	ldr	r3, [r7, #20]
 8000804:	005b      	lsls	r3, r3, #1
 8000806:	2203      	movs	r2, #3
 8000808:	fa02 f303 	lsl.w	r3, r2, r3
 800080c:	43db      	mvns	r3, r3
 800080e:	693a      	ldr	r2, [r7, #16]
 8000810:	4013      	ands	r3, r2
 8000812:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	685b      	ldr	r3, [r3, #4]
 8000818:	f003 0203 	and.w	r2, r3, #3
 800081c:	697b      	ldr	r3, [r7, #20]
 800081e:	005b      	lsls	r3, r3, #1
 8000820:	fa02 f303 	lsl.w	r3, r2, r3
 8000824:	693a      	ldr	r2, [r7, #16]
 8000826:	4313      	orrs	r3, r2
 8000828:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	693a      	ldr	r2, [r7, #16]
 800082e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000830:	683b      	ldr	r3, [r7, #0]
 8000832:	685b      	ldr	r3, [r3, #4]
 8000834:	2b01      	cmp	r3, #1
 8000836:	d00b      	beq.n	8000850 <HAL_GPIO_Init+0xd4>
 8000838:	683b      	ldr	r3, [r7, #0]
 800083a:	685b      	ldr	r3, [r3, #4]
 800083c:	2b02      	cmp	r3, #2
 800083e:	d007      	beq.n	8000850 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000844:	2b11      	cmp	r3, #17
 8000846:	d003      	beq.n	8000850 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000848:	683b      	ldr	r3, [r7, #0]
 800084a:	685b      	ldr	r3, [r3, #4]
 800084c:	2b12      	cmp	r3, #18
 800084e:	d130      	bne.n	80008b2 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	689b      	ldr	r3, [r3, #8]
 8000854:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000856:	697b      	ldr	r3, [r7, #20]
 8000858:	005b      	lsls	r3, r3, #1
 800085a:	2203      	movs	r2, #3
 800085c:	fa02 f303 	lsl.w	r3, r2, r3
 8000860:	43db      	mvns	r3, r3
 8000862:	693a      	ldr	r2, [r7, #16]
 8000864:	4013      	ands	r3, r2
 8000866:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000868:	683b      	ldr	r3, [r7, #0]
 800086a:	68da      	ldr	r2, [r3, #12]
 800086c:	697b      	ldr	r3, [r7, #20]
 800086e:	005b      	lsls	r3, r3, #1
 8000870:	fa02 f303 	lsl.w	r3, r2, r3
 8000874:	693a      	ldr	r2, [r7, #16]
 8000876:	4313      	orrs	r3, r2
 8000878:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	693a      	ldr	r2, [r7, #16]
 800087e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	685b      	ldr	r3, [r3, #4]
 8000884:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000886:	2201      	movs	r2, #1
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	fa02 f303 	lsl.w	r3, r2, r3
 800088e:	43db      	mvns	r3, r3
 8000890:	693a      	ldr	r2, [r7, #16]
 8000892:	4013      	ands	r3, r2
 8000894:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	685b      	ldr	r3, [r3, #4]
 800089a:	091b      	lsrs	r3, r3, #4
 800089c:	f003 0201 	and.w	r2, r3, #1
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	fa02 f303 	lsl.w	r3, r2, r3
 80008a6:	693a      	ldr	r2, [r7, #16]
 80008a8:	4313      	orrs	r3, r2
 80008aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	693a      	ldr	r2, [r7, #16]
 80008b0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	685b      	ldr	r3, [r3, #4]
 80008b6:	f003 0303 	and.w	r3, r3, #3
 80008ba:	2b03      	cmp	r3, #3
 80008bc:	d118      	bne.n	80008f0 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80008c4:	2201      	movs	r2, #1
 80008c6:	697b      	ldr	r3, [r7, #20]
 80008c8:	fa02 f303 	lsl.w	r3, r2, r3
 80008cc:	43db      	mvns	r3, r3
 80008ce:	693a      	ldr	r2, [r7, #16]
 80008d0:	4013      	ands	r3, r2
 80008d2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	685b      	ldr	r3, [r3, #4]
 80008d8:	08db      	lsrs	r3, r3, #3
 80008da:	f003 0201 	and.w	r2, r3, #1
 80008de:	697b      	ldr	r3, [r7, #20]
 80008e0:	fa02 f303 	lsl.w	r3, r2, r3
 80008e4:	693a      	ldr	r2, [r7, #16]
 80008e6:	4313      	orrs	r3, r2
 80008e8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	693a      	ldr	r2, [r7, #16]
 80008ee:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	68db      	ldr	r3, [r3, #12]
 80008f4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80008f6:	697b      	ldr	r3, [r7, #20]
 80008f8:	005b      	lsls	r3, r3, #1
 80008fa:	2203      	movs	r2, #3
 80008fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000900:	43db      	mvns	r3, r3
 8000902:	693a      	ldr	r2, [r7, #16]
 8000904:	4013      	ands	r3, r2
 8000906:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	689a      	ldr	r2, [r3, #8]
 800090c:	697b      	ldr	r3, [r7, #20]
 800090e:	005b      	lsls	r3, r3, #1
 8000910:	fa02 f303 	lsl.w	r3, r2, r3
 8000914:	693a      	ldr	r2, [r7, #16]
 8000916:	4313      	orrs	r3, r2
 8000918:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	693a      	ldr	r2, [r7, #16]
 800091e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	685b      	ldr	r3, [r3, #4]
 8000924:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000928:	2b00      	cmp	r3, #0
 800092a:	f000 80ac 	beq.w	8000a86 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800092e:	4a5e      	ldr	r2, [pc, #376]	; (8000aa8 <HAL_GPIO_Init+0x32c>)
 8000930:	4b5d      	ldr	r3, [pc, #372]	; (8000aa8 <HAL_GPIO_Init+0x32c>)
 8000932:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000934:	f043 0301 	orr.w	r3, r3, #1
 8000938:	6613      	str	r3, [r2, #96]	; 0x60
 800093a:	4b5b      	ldr	r3, [pc, #364]	; (8000aa8 <HAL_GPIO_Init+0x32c>)
 800093c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800093e:	f003 0301 	and.w	r3, r3, #1
 8000942:	60bb      	str	r3, [r7, #8]
 8000944:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000946:	4a59      	ldr	r2, [pc, #356]	; (8000aac <HAL_GPIO_Init+0x330>)
 8000948:	697b      	ldr	r3, [r7, #20]
 800094a:	089b      	lsrs	r3, r3, #2
 800094c:	3302      	adds	r3, #2
 800094e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000952:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000954:	697b      	ldr	r3, [r7, #20]
 8000956:	f003 0303 	and.w	r3, r3, #3
 800095a:	009b      	lsls	r3, r3, #2
 800095c:	220f      	movs	r2, #15
 800095e:	fa02 f303 	lsl.w	r3, r2, r3
 8000962:	43db      	mvns	r3, r3
 8000964:	693a      	ldr	r2, [r7, #16]
 8000966:	4013      	ands	r3, r2
 8000968:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000970:	d025      	beq.n	80009be <HAL_GPIO_Init+0x242>
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	4a4e      	ldr	r2, [pc, #312]	; (8000ab0 <HAL_GPIO_Init+0x334>)
 8000976:	4293      	cmp	r3, r2
 8000978:	d01f      	beq.n	80009ba <HAL_GPIO_Init+0x23e>
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	4a4d      	ldr	r2, [pc, #308]	; (8000ab4 <HAL_GPIO_Init+0x338>)
 800097e:	4293      	cmp	r3, r2
 8000980:	d019      	beq.n	80009b6 <HAL_GPIO_Init+0x23a>
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	4a4c      	ldr	r2, [pc, #304]	; (8000ab8 <HAL_GPIO_Init+0x33c>)
 8000986:	4293      	cmp	r3, r2
 8000988:	d013      	beq.n	80009b2 <HAL_GPIO_Init+0x236>
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	4a4b      	ldr	r2, [pc, #300]	; (8000abc <HAL_GPIO_Init+0x340>)
 800098e:	4293      	cmp	r3, r2
 8000990:	d00d      	beq.n	80009ae <HAL_GPIO_Init+0x232>
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	4a4a      	ldr	r2, [pc, #296]	; (8000ac0 <HAL_GPIO_Init+0x344>)
 8000996:	4293      	cmp	r3, r2
 8000998:	d007      	beq.n	80009aa <HAL_GPIO_Init+0x22e>
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	4a49      	ldr	r2, [pc, #292]	; (8000ac4 <HAL_GPIO_Init+0x348>)
 800099e:	4293      	cmp	r3, r2
 80009a0:	d101      	bne.n	80009a6 <HAL_GPIO_Init+0x22a>
 80009a2:	2306      	movs	r3, #6
 80009a4:	e00c      	b.n	80009c0 <HAL_GPIO_Init+0x244>
 80009a6:	2307      	movs	r3, #7
 80009a8:	e00a      	b.n	80009c0 <HAL_GPIO_Init+0x244>
 80009aa:	2305      	movs	r3, #5
 80009ac:	e008      	b.n	80009c0 <HAL_GPIO_Init+0x244>
 80009ae:	2304      	movs	r3, #4
 80009b0:	e006      	b.n	80009c0 <HAL_GPIO_Init+0x244>
 80009b2:	2303      	movs	r3, #3
 80009b4:	e004      	b.n	80009c0 <HAL_GPIO_Init+0x244>
 80009b6:	2302      	movs	r3, #2
 80009b8:	e002      	b.n	80009c0 <HAL_GPIO_Init+0x244>
 80009ba:	2301      	movs	r3, #1
 80009bc:	e000      	b.n	80009c0 <HAL_GPIO_Init+0x244>
 80009be:	2300      	movs	r3, #0
 80009c0:	697a      	ldr	r2, [r7, #20]
 80009c2:	f002 0203 	and.w	r2, r2, #3
 80009c6:	0092      	lsls	r2, r2, #2
 80009c8:	4093      	lsls	r3, r2
 80009ca:	693a      	ldr	r2, [r7, #16]
 80009cc:	4313      	orrs	r3, r2
 80009ce:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80009d0:	4936      	ldr	r1, [pc, #216]	; (8000aac <HAL_GPIO_Init+0x330>)
 80009d2:	697b      	ldr	r3, [r7, #20]
 80009d4:	089b      	lsrs	r3, r3, #2
 80009d6:	3302      	adds	r3, #2
 80009d8:	693a      	ldr	r2, [r7, #16]
 80009da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80009de:	4b3a      	ldr	r3, [pc, #232]	; (8000ac8 <HAL_GPIO_Init+0x34c>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	43db      	mvns	r3, r3
 80009e8:	693a      	ldr	r2, [r7, #16]
 80009ea:	4013      	ands	r3, r2
 80009ec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80009ee:	683b      	ldr	r3, [r7, #0]
 80009f0:	685b      	ldr	r3, [r3, #4]
 80009f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d003      	beq.n	8000a02 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80009fa:	693a      	ldr	r2, [r7, #16]
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	4313      	orrs	r3, r2
 8000a00:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000a02:	4a31      	ldr	r2, [pc, #196]	; (8000ac8 <HAL_GPIO_Init+0x34c>)
 8000a04:	693b      	ldr	r3, [r7, #16]
 8000a06:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000a08:	4b2f      	ldr	r3, [pc, #188]	; (8000ac8 <HAL_GPIO_Init+0x34c>)
 8000a0a:	685b      	ldr	r3, [r3, #4]
 8000a0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	43db      	mvns	r3, r3
 8000a12:	693a      	ldr	r2, [r7, #16]
 8000a14:	4013      	ands	r3, r2
 8000a16:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	685b      	ldr	r3, [r3, #4]
 8000a1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d003      	beq.n	8000a2c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000a24:	693a      	ldr	r2, [r7, #16]
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	4313      	orrs	r3, r2
 8000a2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000a2c:	4a26      	ldr	r2, [pc, #152]	; (8000ac8 <HAL_GPIO_Init+0x34c>)
 8000a2e:	693b      	ldr	r3, [r7, #16]
 8000a30:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000a32:	4b25      	ldr	r3, [pc, #148]	; (8000ac8 <HAL_GPIO_Init+0x34c>)
 8000a34:	689b      	ldr	r3, [r3, #8]
 8000a36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	43db      	mvns	r3, r3
 8000a3c:	693a      	ldr	r2, [r7, #16]
 8000a3e:	4013      	ands	r3, r2
 8000a40:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a42:	683b      	ldr	r3, [r7, #0]
 8000a44:	685b      	ldr	r3, [r3, #4]
 8000a46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d003      	beq.n	8000a56 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000a4e:	693a      	ldr	r2, [r7, #16]
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	4313      	orrs	r3, r2
 8000a54:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000a56:	4a1c      	ldr	r2, [pc, #112]	; (8000ac8 <HAL_GPIO_Init+0x34c>)
 8000a58:	693b      	ldr	r3, [r7, #16]
 8000a5a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000a5c:	4b1a      	ldr	r3, [pc, #104]	; (8000ac8 <HAL_GPIO_Init+0x34c>)
 8000a5e:	68db      	ldr	r3, [r3, #12]
 8000a60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	43db      	mvns	r3, r3
 8000a66:	693a      	ldr	r2, [r7, #16]
 8000a68:	4013      	ands	r3, r2
 8000a6a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	685b      	ldr	r3, [r3, #4]
 8000a70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d003      	beq.n	8000a80 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000a78:	693a      	ldr	r2, [r7, #16]
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	4313      	orrs	r3, r2
 8000a7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000a80:	4a11      	ldr	r2, [pc, #68]	; (8000ac8 <HAL_GPIO_Init+0x34c>)
 8000a82:	693b      	ldr	r3, [r7, #16]
 8000a84:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	3301      	adds	r3, #1
 8000a8a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	681a      	ldr	r2, [r3, #0]
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	fa22 f303 	lsr.w	r3, r2, r3
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	f47f ae78 	bne.w	800078c <HAL_GPIO_Init+0x10>
  }
}
 8000a9c:	bf00      	nop
 8000a9e:	371c      	adds	r7, #28
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa6:	4770      	bx	lr
 8000aa8:	40021000 	.word	0x40021000
 8000aac:	40010000 	.word	0x40010000
 8000ab0:	48000400 	.word	0x48000400
 8000ab4:	48000800 	.word	0x48000800
 8000ab8:	48000c00 	.word	0x48000c00
 8000abc:	48001000 	.word	0x48001000
 8000ac0:	48001400 	.word	0x48001400
 8000ac4:	48001800 	.word	0x48001800
 8000ac8:	40010400 	.word	0x40010400

08000acc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b083      	sub	sp, #12
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
 8000ad4:	460b      	mov	r3, r1
 8000ad6:	807b      	strh	r3, [r7, #2]
 8000ad8:	4613      	mov	r3, r2
 8000ada:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000adc:	787b      	ldrb	r3, [r7, #1]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d003      	beq.n	8000aea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ae2:	887a      	ldrh	r2, [r7, #2]
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ae8:	e002      	b.n	8000af0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000aea:	887a      	ldrh	r2, [r7, #2]
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000af0:	bf00      	nop
 8000af2:	370c      	adds	r7, #12
 8000af4:	46bd      	mov	sp, r7
 8000af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afa:	4770      	bx	lr

08000afc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b083      	sub	sp, #12
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
 8000b04:	460b      	mov	r3, r1
 8000b06:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	695a      	ldr	r2, [r3, #20]
 8000b0c:	887b      	ldrh	r3, [r7, #2]
 8000b0e:	405a      	eors	r2, r3
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	615a      	str	r2, [r3, #20]
}
 8000b14:	bf00      	nop
 8000b16:	370c      	adds	r7, #12
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1e:	4770      	bx	lr

08000b20 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b082      	sub	sp, #8
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	4603      	mov	r3, r0
 8000b28:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000b2a:	4b08      	ldr	r3, [pc, #32]	; (8000b4c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000b2c:	695a      	ldr	r2, [r3, #20]
 8000b2e:	88fb      	ldrh	r3, [r7, #6]
 8000b30:	4013      	ands	r3, r2
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d006      	beq.n	8000b44 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000b36:	4a05      	ldr	r2, [pc, #20]	; (8000b4c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000b38:	88fb      	ldrh	r3, [r7, #6]
 8000b3a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000b3c:	88fb      	ldrh	r3, [r7, #6]
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f002 fec4 	bl	80038cc <HAL_GPIO_EXTI_Callback>
  }
}
 8000b44:	bf00      	nop
 8000b46:	3708      	adds	r7, #8
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	40010400 	.word	0x40010400

08000b50 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d101      	bne.n	8000b62 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	e080      	b.n	8000c64 <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000b68:	b2db      	uxtb	r3, r3
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d106      	bne.n	8000b7c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	2200      	movs	r2, #0
 8000b72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000b76:	6878      	ldr	r0, [r7, #4]
 8000b78:	f000 f878 	bl	8000c6c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	2224      	movs	r2, #36	; 0x24
 8000b80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	687a      	ldr	r2, [r7, #4]
 8000b8a:	6812      	ldr	r2, [r2, #0]
 8000b8c:	6812      	ldr	r2, [r2, #0]
 8000b8e:	f022 0201 	bic.w	r2, r2, #1
 8000b92:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	687a      	ldr	r2, [r7, #4]
 8000b9a:	6852      	ldr	r2, [r2, #4]
 8000b9c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000ba0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	687a      	ldr	r2, [r7, #4]
 8000ba8:	6812      	ldr	r2, [r2, #0]
 8000baa:	6892      	ldr	r2, [r2, #8]
 8000bac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000bb0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	68db      	ldr	r3, [r3, #12]
 8000bb6:	2b01      	cmp	r3, #1
 8000bb8:	d107      	bne.n	8000bca <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	687a      	ldr	r2, [r7, #4]
 8000bc0:	6892      	ldr	r2, [r2, #8]
 8000bc2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000bc6:	609a      	str	r2, [r3, #8]
 8000bc8:	e006      	b.n	8000bd8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	687a      	ldr	r2, [r7, #4]
 8000bd0:	6892      	ldr	r2, [r2, #8]
 8000bd2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8000bd6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	68db      	ldr	r3, [r3, #12]
 8000bdc:	2b02      	cmp	r3, #2
 8000bde:	d104      	bne.n	8000bea <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000be8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681a      	ldr	r2, [r3, #0]
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000bf8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000bfc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	687a      	ldr	r2, [r7, #4]
 8000c04:	6812      	ldr	r2, [r2, #0]
 8000c06:	68d2      	ldr	r2, [r2, #12]
 8000c08:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000c0c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	687a      	ldr	r2, [r7, #4]
 8000c14:	6911      	ldr	r1, [r2, #16]
 8000c16:	687a      	ldr	r2, [r7, #4]
 8000c18:	6952      	ldr	r2, [r2, #20]
 8000c1a:	4311      	orrs	r1, r2
 8000c1c:	687a      	ldr	r2, [r7, #4]
 8000c1e:	6992      	ldr	r2, [r2, #24]
 8000c20:	0212      	lsls	r2, r2, #8
 8000c22:	430a      	orrs	r2, r1
 8000c24:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	687a      	ldr	r2, [r7, #4]
 8000c2c:	69d1      	ldr	r1, [r2, #28]
 8000c2e:	687a      	ldr	r2, [r7, #4]
 8000c30:	6a12      	ldr	r2, [r2, #32]
 8000c32:	430a      	orrs	r2, r1
 8000c34:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	687a      	ldr	r2, [r7, #4]
 8000c3c:	6812      	ldr	r2, [r2, #0]
 8000c3e:	6812      	ldr	r2, [r2, #0]
 8000c40:	f042 0201 	orr.w	r2, r2, #1
 8000c44:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	2200      	movs	r2, #0
 8000c4a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	2220      	movs	r2, #32
 8000c50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	2200      	movs	r2, #0
 8000c58:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8000c62:	2300      	movs	r3, #0
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	3708      	adds	r7, #8
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}

08000c6c <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8000c74:	bf00      	nop
 8000c76:	370c      	adds	r7, #12
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr

08000c80 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
 8000c88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	2b20      	cmp	r3, #32
 8000c94:	d138      	bne.n	8000d08 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000c9c:	2b01      	cmp	r3, #1
 8000c9e:	d101      	bne.n	8000ca4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8000ca0:	2302      	movs	r3, #2
 8000ca2:	e032      	b.n	8000d0a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2224      	movs	r2, #36	; 0x24
 8000cb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	687a      	ldr	r2, [r7, #4]
 8000cba:	6812      	ldr	r2, [r2, #0]
 8000cbc:	6812      	ldr	r2, [r2, #0]
 8000cbe:	f022 0201 	bic.w	r2, r2, #1
 8000cc2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	687a      	ldr	r2, [r7, #4]
 8000cca:	6812      	ldr	r2, [r2, #0]
 8000ccc:	6812      	ldr	r2, [r2, #0]
 8000cce:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000cd2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	687a      	ldr	r2, [r7, #4]
 8000cda:	6812      	ldr	r2, [r2, #0]
 8000cdc:	6811      	ldr	r1, [r2, #0]
 8000cde:	683a      	ldr	r2, [r7, #0]
 8000ce0:	430a      	orrs	r2, r1
 8000ce2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	687a      	ldr	r2, [r7, #4]
 8000cea:	6812      	ldr	r2, [r2, #0]
 8000cec:	6812      	ldr	r2, [r2, #0]
 8000cee:	f042 0201 	orr.w	r2, r2, #1
 8000cf2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	2220      	movs	r2, #32
 8000cf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	2200      	movs	r2, #0
 8000d00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8000d04:	2300      	movs	r3, #0
 8000d06:	e000      	b.n	8000d0a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8000d08:	2302      	movs	r3, #2
  }
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	370c      	adds	r7, #12
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr

08000d16 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8000d16:	b480      	push	{r7}
 8000d18:	b085      	sub	sp, #20
 8000d1a:	af00      	add	r7, sp, #0
 8000d1c:	6078      	str	r0, [r7, #4]
 8000d1e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000d26:	b2db      	uxtb	r3, r3
 8000d28:	2b20      	cmp	r3, #32
 8000d2a:	d139      	bne.n	8000da0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000d32:	2b01      	cmp	r3, #1
 8000d34:	d101      	bne.n	8000d3a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8000d36:	2302      	movs	r3, #2
 8000d38:	e033      	b.n	8000da2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	2224      	movs	r2, #36	; 0x24
 8000d46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	687a      	ldr	r2, [r7, #4]
 8000d50:	6812      	ldr	r2, [r2, #0]
 8000d52:	6812      	ldr	r2, [r2, #0]
 8000d54:	f022 0201 	bic.w	r2, r2, #1
 8000d58:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000d68:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	021b      	lsls	r3, r3, #8
 8000d6e:	68fa      	ldr	r2, [r7, #12]
 8000d70:	4313      	orrs	r3, r2
 8000d72:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	68fa      	ldr	r2, [r7, #12]
 8000d7a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	687a      	ldr	r2, [r7, #4]
 8000d82:	6812      	ldr	r2, [r2, #0]
 8000d84:	6812      	ldr	r2, [r2, #0]
 8000d86:	f042 0201 	orr.w	r2, r2, #1
 8000d8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	2220      	movs	r2, #32
 8000d90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	2200      	movs	r2, #0
 8000d98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	e000      	b.n	8000da2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8000da0:	2302      	movs	r3, #2
  }
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	3714      	adds	r7, #20
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
	...

08000db0 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param  hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b084      	sub	sp, #16
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8000db8:	2300      	movs	r3, #0
 8000dba:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	60fb      	str	r3, [r7, #12]

  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d101      	bne.n	8000dca <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	e0a8      	b.n	8000f1c <HAL_LCD_Init+0x16c>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if(hlcd->State == HAL_LCD_STATE_RESET)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d106      	bne.n	8000de4 <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	2200      	movs	r2, #0
 8000dda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8000dde:	6878      	ldr	r0, [r7, #4]
 8000de0:	f000 f8a2 	bl	8000f28 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	2202      	movs	r2, #2
 8000de8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	687a      	ldr	r2, [r7, #4]
 8000df2:	6812      	ldr	r2, [r2, #0]
 8000df4:	6812      	ldr	r2, [r2, #0]
 8000df6:	f022 0201 	bic.w	r2, r2, #1
 8000dfa:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	60fb      	str	r3, [r7, #12]
 8000e00:	e00a      	b.n	8000e18 <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681a      	ldr	r2, [r3, #0]
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	3304      	adds	r3, #4
 8000e0a:	009b      	lsls	r3, r3, #2
 8000e0c:	4413      	add	r3, r2
 8000e0e:	2200      	movs	r2, #0
 8000e10:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	3301      	adds	r3, #1
 8000e16:	60fb      	str	r3, [r7, #12]
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	2b0f      	cmp	r3, #15
 8000e1c:	d9f1      	bls.n	8000e02 <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	687a      	ldr	r2, [r7, #4]
 8000e24:	6812      	ldr	r2, [r2, #0]
 8000e26:	6892      	ldr	r2, [r2, #8]
 8000e28:	f042 0204 	orr.w	r2, r2, #4
 8000e2c:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
   MODIFY_REG(hlcd->Instance->FCR, \
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681a      	ldr	r2, [r3, #0]
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	6859      	ldr	r1, [r3, #4]
 8000e38:	4b3a      	ldr	r3, [pc, #232]	; (8000f24 <HAL_LCD_Init+0x174>)
 8000e3a:	400b      	ands	r3, r1
 8000e3c:	6879      	ldr	r1, [r7, #4]
 8000e3e:	6848      	ldr	r0, [r1, #4]
 8000e40:	6879      	ldr	r1, [r7, #4]
 8000e42:	6889      	ldr	r1, [r1, #8]
 8000e44:	4308      	orrs	r0, r1
 8000e46:	6879      	ldr	r1, [r7, #4]
 8000e48:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8000e4a:	4308      	orrs	r0, r1
 8000e4c:	6879      	ldr	r1, [r7, #4]
 8000e4e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8000e50:	4308      	orrs	r0, r1
 8000e52:	6879      	ldr	r1, [r7, #4]
 8000e54:	69c9      	ldr	r1, [r1, #28]
 8000e56:	4308      	orrs	r0, r1
 8000e58:	6879      	ldr	r1, [r7, #4]
 8000e5a:	6a09      	ldr	r1, [r1, #32]
 8000e5c:	4308      	orrs	r0, r1
 8000e5e:	6879      	ldr	r1, [r7, #4]
 8000e60:	6989      	ldr	r1, [r1, #24]
 8000e62:	4308      	orrs	r0, r1
 8000e64:	6879      	ldr	r1, [r7, #4]
 8000e66:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8000e68:	4301      	orrs	r1, r0
 8000e6a:	430b      	orrs	r3, r1
 8000e6c:	6053      	str	r3, [r2, #4]
       hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  LCD_WaitForSynchro(hlcd);
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f000 f958 	bl	8001124 <LCD_WaitForSynchro>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	687a      	ldr	r2, [r7, #4]
 8000e7a:	6812      	ldr	r2, [r2, #0]
 8000e7c:	6812      	ldr	r2, [r2, #0]
 8000e7e:	f022 01fe 	bic.w	r1, r2, #254	; 0xfe
 8000e82:	687a      	ldr	r2, [r7, #4]
 8000e84:	68d0      	ldr	r0, [r2, #12]
 8000e86:	687a      	ldr	r2, [r7, #4]
 8000e88:	6912      	ldr	r2, [r2, #16]
 8000e8a:	4310      	orrs	r0, r2
 8000e8c:	687a      	ldr	r2, [r7, #4]
 8000e8e:	6952      	ldr	r2, [r2, #20]
 8000e90:	4310      	orrs	r0, r2
 8000e92:	687a      	ldr	r2, [r7, #4]
 8000e94:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000e96:	4302      	orrs	r2, r0
 8000e98:	430a      	orrs	r2, r1
 8000e9a:	601a      	str	r2, [r3, #0]
    (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
    (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	687a      	ldr	r2, [r7, #4]
 8000ea2:	6812      	ldr	r2, [r2, #0]
 8000ea4:	6812      	ldr	r2, [r2, #0]
 8000ea6:	f042 0201 	orr.w	r2, r2, #1
 8000eaa:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8000eac:	f7ff f9e6 	bl	800027c <HAL_GetTick>
 8000eb0:	60b8      	str	r0, [r7, #8]

  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8000eb2:	e00c      	b.n	8000ece <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8000eb4:	f7ff f9e2 	bl	800027c <HAL_GetTick>
 8000eb8:	4602      	mov	r2, r0
 8000eba:	68bb      	ldr	r3, [r7, #8]
 8000ebc:	1ad3      	subs	r3, r2, r3
 8000ebe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000ec2:	d904      	bls.n	8000ece <HAL_LCD_Init+0x11e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2208      	movs	r2, #8
 8000ec8:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8000eca:	2303      	movs	r3, #3
 8000ecc:	e026      	b.n	8000f1c <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	689b      	ldr	r3, [r3, #8]
 8000ed4:	f003 0301 	and.w	r3, r3, #1
 8000ed8:	2b01      	cmp	r3, #1
 8000eda:	d1eb      	bne.n	8000eb4 <HAL_LCD_Init+0x104>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8000edc:	f7ff f9ce 	bl	800027c <HAL_GetTick>
 8000ee0:	60b8      	str	r0, [r7, #8]

  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8000ee2:	e00c      	b.n	8000efe <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8000ee4:	f7ff f9ca 	bl	800027c <HAL_GetTick>
 8000ee8:	4602      	mov	r2, r0
 8000eea:	68bb      	ldr	r3, [r7, #8]
 8000eec:	1ad3      	subs	r3, r2, r3
 8000eee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000ef2:	d904      	bls.n	8000efe <HAL_LCD_Init+0x14e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	2210      	movs	r2, #16
 8000ef8:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8000efa:	2303      	movs	r3, #3
 8000efc:	e00e      	b.n	8000f1c <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	689b      	ldr	r3, [r3, #8]
 8000f04:	f003 0310 	and.w	r3, r3, #16
 8000f08:	2b10      	cmp	r3, #16
 8000f0a:	d1eb      	bne.n	8000ee4 <HAL_LCD_Init+0x134>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	2200      	movs	r2, #0
 8000f10:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	2201      	movs	r2, #1
 8000f16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8000f1a:	2300      	movs	r3, #0
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	3710      	adds	r7, #16
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	fc00000e 	.word	0xfc00000e

08000f28 <HAL_LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
__weak void HAL_LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  UNUSED(hlcd);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_LCD_MspInit is to be implemented in the user file
   */
}
 8000f30:	bf00      	nop
 8000f32:	370c      	adds	r7, #12
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr

08000f3c <HAL_LCD_Write>:
  * @param  RAMRegisterMask: specifies the LCD RAM Register Data Mask.
  * @param  Data: specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b086      	sub	sp, #24
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	60f8      	str	r0, [r7, #12]
 8000f44:	60b9      	str	r1, [r7, #8]
 8000f46:	607a      	str	r2, [r7, #4]
 8000f48:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0x00;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	617b      	str	r3, [r7, #20]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	2b01      	cmp	r3, #1
 8000f58:	d005      	beq.n	8000f66 <HAL_LCD_Write+0x2a>
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000f60:	b2db      	uxtb	r3, r3
 8000f62:	2b02      	cmp	r3, #2
 8000f64:	d144      	bne.n	8000ff0 <HAL_LCD_Write+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if(hlcd->State == HAL_LCD_STATE_READY)
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	d12a      	bne.n	8000fc8 <HAL_LCD_Write+0x8c>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000f78:	2b01      	cmp	r3, #1
 8000f7a:	d101      	bne.n	8000f80 <HAL_LCD_Write+0x44>
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	e038      	b.n	8000ff2 <HAL_LCD_Write+0xb6>
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	2201      	movs	r2, #1
 8000f84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	2202      	movs	r2, #2
 8000f8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8000f90:	f7ff f974 	bl	800027c <HAL_GetTick>
 8000f94:	6178      	str	r0, [r7, #20]

      /*!< Wait Until the LCD is ready */
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8000f96:	e010      	b.n	8000fba <HAL_LCD_Write+0x7e>
      {
        if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8000f98:	f7ff f970 	bl	800027c <HAL_GetTick>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	1ad3      	subs	r3, r2, r3
 8000fa2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000fa6:	d908      	bls.n	8000fba <HAL_LCD_Write+0x7e>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	2202      	movs	r2, #2
 8000fac:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8000fb6:	2303      	movs	r3, #3
 8000fb8:	e01b      	b.n	8000ff2 <HAL_LCD_Write+0xb6>
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	689b      	ldr	r3, [r3, #8]
 8000fc0:	f003 0304 	and.w	r3, r3, #4
 8000fc4:	2b04      	cmp	r3, #4
 8000fc6:	d0e7      	beq.n	8000f98 <HAL_LCD_Write+0x5c>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	6819      	ldr	r1, [r3, #0]
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	681a      	ldr	r2, [r3, #0]
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	3304      	adds	r3, #4
 8000fd4:	009b      	lsls	r3, r3, #2
 8000fd6:	4413      	add	r3, r2
 8000fd8:	685a      	ldr	r2, [r3, #4]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	401a      	ands	r2, r3
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	431a      	orrs	r2, r3
 8000fe2:	68bb      	ldr	r3, [r7, #8]
 8000fe4:	3304      	adds	r3, #4
 8000fe6:	009b      	lsls	r3, r3, #2
 8000fe8:	440b      	add	r3, r1
 8000fea:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8000fec:	2300      	movs	r3, #0
 8000fee:	e000      	b.n	8000ff2 <HAL_LCD_Write+0xb6>
  }
  else
  {
    return HAL_ERROR;
 8000ff0:	2301      	movs	r3, #1
  }
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	3718      	adds	r7, #24
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}

08000ffa <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8000ffa:	b580      	push	{r7, lr}
 8000ffc:	b084      	sub	sp, #16
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8001002:	2300      	movs	r3, #0
 8001004:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 8001006:	2300      	movs	r3, #0
 8001008:	60fb      	str	r3, [r7, #12]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001010:	b2db      	uxtb	r3, r3
 8001012:	2b01      	cmp	r3, #1
 8001014:	d005      	beq.n	8001022 <HAL_LCD_Clear+0x28>
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800101c:	b2db      	uxtb	r3, r3
 800101e:	2b02      	cmp	r3, #2
 8001020:	d140      	bne.n	80010a4 <HAL_LCD_Clear+0xaa>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001028:	2b01      	cmp	r3, #1
 800102a:	d101      	bne.n	8001030 <HAL_LCD_Clear+0x36>
 800102c:	2302      	movs	r3, #2
 800102e:	e03a      	b.n	80010a6 <HAL_LCD_Clear+0xac>
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2201      	movs	r2, #1
 8001034:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2202      	movs	r2, #2
 800103c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8001040:	f7ff f91c 	bl	800027c <HAL_GetTick>
 8001044:	60b8      	str	r0, [r7, #8]

    /*!< Wait Until the LCD is ready */
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8001046:	e010      	b.n	800106a <HAL_LCD_Clear+0x70>
    {
      if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8001048:	f7ff f918 	bl	800027c <HAL_GetTick>
 800104c:	4602      	mov	r2, r0
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001056:	d908      	bls.n	800106a <HAL_LCD_Clear+0x70>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2202      	movs	r2, #2
 800105c:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2200      	movs	r2, #0
 8001062:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8001066:	2303      	movs	r3, #3
 8001068:	e01d      	b.n	80010a6 <HAL_LCD_Clear+0xac>
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	689b      	ldr	r3, [r3, #8]
 8001070:	f003 0304 	and.w	r3, r3, #4
 8001074:	2b04      	cmp	r3, #4
 8001076:	d0e7      	beq.n	8001048 <HAL_LCD_Clear+0x4e>
      }
    }
    /* Clear the LCD_RAM registers */
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001078:	2300      	movs	r3, #0
 800107a:	60fb      	str	r3, [r7, #12]
 800107c:	e00a      	b.n	8001094 <HAL_LCD_Clear+0x9a>
    {
      hlcd->Instance->RAM[counter] = 0;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	3304      	adds	r3, #4
 8001086:	009b      	lsls	r3, r3, #2
 8001088:	4413      	add	r3, r2
 800108a:	2200      	movs	r2, #0
 800108c:	605a      	str	r2, [r3, #4]
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	3301      	adds	r3, #1
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	2b0f      	cmp	r3, #15
 8001098:	d9f1      	bls.n	800107e <HAL_LCD_Clear+0x84>
    }

    /* Update the LCD display */
    HAL_LCD_UpdateDisplayRequest(hlcd);
 800109a:	6878      	ldr	r0, [r7, #4]
 800109c:	f000 f807 	bl	80010ae <HAL_LCD_UpdateDisplayRequest>

    return HAL_OK;
 80010a0:	2300      	movs	r3, #0
 80010a2:	e000      	b.n	80010a6 <HAL_LCD_Clear+0xac>
  }
  else
  {
    return HAL_ERROR;
 80010a4:	2301      	movs	r3, #1
  }
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3710      	adds	r7, #16
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}

080010ae <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 80010ae:	b580      	push	{r7, lr}
 80010b0:	b084      	sub	sp, #16
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 80010b6:	2300      	movs	r3, #0
 80010b8:	60fb      	str	r3, [r7, #12]

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	2208      	movs	r2, #8
 80010c0:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	687a      	ldr	r2, [r7, #4]
 80010c8:	6812      	ldr	r2, [r2, #0]
 80010ca:	6892      	ldr	r2, [r2, #8]
 80010cc:	f042 0204 	orr.w	r2, r2, #4
 80010d0:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80010d2:	f7ff f8d3 	bl	800027c <HAL_GetTick>
 80010d6:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80010d8:	e010      	b.n	80010fc <HAL_LCD_UpdateDisplayRequest+0x4e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80010da:	f7ff f8cf 	bl	800027c <HAL_GetTick>
 80010de:	4602      	mov	r2, r0
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	1ad3      	subs	r3, r2, r3
 80010e4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80010e8:	d908      	bls.n	80010fc <HAL_LCD_UpdateDisplayRequest+0x4e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	2204      	movs	r2, #4
 80010ee:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2200      	movs	r2, #0
 80010f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 80010f8:	2303      	movs	r3, #3
 80010fa:	e00f      	b.n	800111c <HAL_LCD_UpdateDisplayRequest+0x6e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	689b      	ldr	r3, [r3, #8]
 8001102:	f003 0308 	and.w	r3, r3, #8
 8001106:	2b08      	cmp	r3, #8
 8001108:	d1e7      	bne.n	80010da <HAL_LCD_UpdateDisplayRequest+0x2c>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2201      	movs	r2, #1
 800110e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2200      	movs	r2, #0
 8001116:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800111a:	2300      	movs	r3, #0
}
 800111c:	4618      	mov	r0, r3
 800111e:	3710      	adds	r7, #16
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 800112c:	2300      	movs	r3, #0
 800112e:	60fb      	str	r3, [r7, #12]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8001130:	f7ff f8a4 	bl	800027c <HAL_GetTick>
 8001134:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8001136:	e00c      	b.n	8001152 <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8001138:	f7ff f8a0 	bl	800027c <HAL_GetTick>
 800113c:	4602      	mov	r2, r0
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001146:	d904      	bls.n	8001152 <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2201      	movs	r2, #1
 800114c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800114e:	2303      	movs	r3, #3
 8001150:	e007      	b.n	8001162 <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	689b      	ldr	r3, [r3, #8]
 8001158:	f003 0320 	and.w	r3, r3, #32
 800115c:	2b20      	cmp	r3, #32
 800115e:	d1eb      	bne.n	8001138 <LCD_WaitForSynchro+0x14>
    }
  }

  return HAL_OK;
 8001160:	2300      	movs	r3, #0
}
 8001162:	4618      	mov	r0, r3
 8001164:	3710      	adds	r7, #16
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
	...

0800116c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001170:	4a05      	ldr	r2, [pc, #20]	; (8001188 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001172:	4b05      	ldr	r3, [pc, #20]	; (8001188 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800117a:	6013      	str	r3, [r2, #0]
}
 800117c:	bf00      	nop
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	40007000 	.word	0x40007000

0800118c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001190:	4b04      	ldr	r3, [pc, #16]	; (80011a4 <HAL_PWREx_GetVoltageRange+0x18>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001198:	4618      	mov	r0, r3
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	40007000 	.word	0x40007000

080011a8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b085      	sub	sp, #20
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80011b6:	d130      	bne.n	800121a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80011b8:	4b23      	ldr	r3, [pc, #140]	; (8001248 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80011c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80011c4:	d038      	beq.n	8001238 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80011c6:	4a20      	ldr	r2, [pc, #128]	; (8001248 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011c8:	4b1f      	ldr	r3, [pc, #124]	; (8001248 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80011d0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80011d4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80011d6:	4b1d      	ldr	r3, [pc, #116]	; (800124c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	2232      	movs	r2, #50	; 0x32
 80011dc:	fb02 f303 	mul.w	r3, r2, r3
 80011e0:	4a1b      	ldr	r2, [pc, #108]	; (8001250 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80011e2:	fba2 2303 	umull	r2, r3, r2, r3
 80011e6:	0c9b      	lsrs	r3, r3, #18
 80011e8:	3301      	adds	r3, #1
 80011ea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80011ec:	e002      	b.n	80011f4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	3b01      	subs	r3, #1
 80011f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80011f4:	4b14      	ldr	r3, [pc, #80]	; (8001248 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011f6:	695b      	ldr	r3, [r3, #20]
 80011f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001200:	d102      	bne.n	8001208 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d1f2      	bne.n	80011ee <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001208:	4b0f      	ldr	r3, [pc, #60]	; (8001248 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800120a:	695b      	ldr	r3, [r3, #20]
 800120c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001210:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001214:	d110      	bne.n	8001238 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001216:	2303      	movs	r3, #3
 8001218:	e00f      	b.n	800123a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800121a:	4b0b      	ldr	r3, [pc, #44]	; (8001248 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001222:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001226:	d007      	beq.n	8001238 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001228:	4a07      	ldr	r2, [pc, #28]	; (8001248 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800122a:	4b07      	ldr	r3, [pc, #28]	; (8001248 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001232:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001236:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001238:	2300      	movs	r3, #0
}
 800123a:	4618      	mov	r0, r3
 800123c:	3714      	adds	r7, #20
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	40007000 	.word	0x40007000
 800124c:	20000000 	.word	0x20000000
 8001250:	431bde83 	.word	0x431bde83

08001254 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b086      	sub	sp, #24
 8001258:	af02      	add	r7, sp, #8
 800125a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800125c:	f7ff f80e 	bl	800027c <HAL_GetTick>
 8001260:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d101      	bne.n	800126c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8001268:	2301      	movs	r3, #1
 800126a:	e06f      	b.n	800134c <HAL_QSPI_Init+0xf8>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  /* Process locked */
  __HAL_LOCK(hqspi);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001272:	b2db      	uxtb	r3, r3
 8001274:	2b01      	cmp	r3, #1
 8001276:	d101      	bne.n	800127c <HAL_QSPI_Init+0x28>
 8001278:	2302      	movs	r3, #2
 800127a:	e067      	b.n	800134c <HAL_QSPI_Init+0xf8>
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2201      	movs	r2, #1
 8001280:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800128a:	b2db      	uxtb	r3, r3
 800128c:	2b00      	cmp	r3, #0
 800128e:	d10b      	bne.n	80012a8 <HAL_QSPI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2200      	movs	r2, #0
 8001294:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8001298:	6878      	ldr	r0, [r7, #4]
 800129a:	f000 f85d 	bl	8001358 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 800129e:	f241 3188 	movw	r1, #5000	; 0x1388
 80012a2:	6878      	ldr	r0, [r7, #4]
 80012a4:	f000 f862 	bl	800136c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	6812      	ldr	r2, [r2, #0]
 80012b0:	6812      	ldr	r2, [r2, #0]
 80012b2:	f422 6170 	bic.w	r1, r2, #3840	; 0xf00
 80012b6:	687a      	ldr	r2, [r7, #4]
 80012b8:	6892      	ldr	r2, [r2, #8]
 80012ba:	3a01      	subs	r2, #1
 80012bc:	0212      	lsls	r2, r2, #8
 80012be:	430a      	orrs	r2, r1
 80012c0:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c6:	9300      	str	r3, [sp, #0]
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	2200      	movs	r2, #0
 80012cc:	2120      	movs	r1, #32
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f000 f85a 	bl	8001388 <QSPI_WaitFlagStateUntilTimeout>
 80012d4:	4603      	mov	r3, r0
 80012d6:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80012d8:	7afb      	ldrb	r3, [r7, #11]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d131      	bne.n	8001342 <HAL_QSPI_Init+0xee>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80012ec:	f023 0310 	bic.w	r3, r3, #16
 80012f0:	6879      	ldr	r1, [r7, #4]
 80012f2:	6849      	ldr	r1, [r1, #4]
 80012f4:	0608      	lsls	r0, r1, #24
 80012f6:	6879      	ldr	r1, [r7, #4]
 80012f8:	68c9      	ldr	r1, [r1, #12]
 80012fa:	4301      	orrs	r1, r0
 80012fc:	430b      	orrs	r3, r1
 80012fe:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	6859      	ldr	r1, [r3, #4]
 800130a:	4b12      	ldr	r3, [pc, #72]	; (8001354 <HAL_QSPI_Init+0x100>)
 800130c:	400b      	ands	r3, r1
 800130e:	6879      	ldr	r1, [r7, #4]
 8001310:	6909      	ldr	r1, [r1, #16]
 8001312:	0408      	lsls	r0, r1, #16
 8001314:	6879      	ldr	r1, [r7, #4]
 8001316:	6949      	ldr	r1, [r1, #20]
 8001318:	4308      	orrs	r0, r1
 800131a:	6879      	ldr	r1, [r7, #4]
 800131c:	6989      	ldr	r1, [r1, #24]
 800131e:	4301      	orrs	r1, r0
 8001320:	430b      	orrs	r3, r1
 8001322:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	687a      	ldr	r2, [r7, #4]
 800132a:	6812      	ldr	r2, [r2, #0]
 800132c:	6812      	ldr	r2, [r2, #0]
 800132e:	f042 0201 	orr.w	r2, r2, #1
 8001332:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2200      	movs	r2, #0
 8001338:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2201      	movs	r2, #1
 800133e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2200      	movs	r2, #0
 8001346:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 800134a:	7afb      	ldrb	r3, [r7, #11]
}
 800134c:	4618      	mov	r0, r3
 800134e:	3710      	adds	r7, #16
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	ffe0f8fe 	.word	0xffe0f8fe

08001358 <HAL_QSPI_MspInit>:
  * @brief Initialize the QSPI MSP.
  * @param hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_MspInit(QSPI_HandleTypeDef *hqspi)
{
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_MspInit can be implemented in the user file
   */
}
 8001360:	bf00      	nop
 8001362:	370c      	adds	r7, #12
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr

0800136c <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	683a      	ldr	r2, [r7, #0]
 800137a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800137c:	bf00      	nop
 800137e:	370c      	adds	r7, #12
 8001380:	46bd      	mov	sp, r7
 8001382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001386:	4770      	bx	lr

08001388 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	60f8      	str	r0, [r7, #12]
 8001390:	60b9      	str	r1, [r7, #8]
 8001392:	603b      	str	r3, [r7, #0]
 8001394:	4613      	mov	r3, r2
 8001396:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8001398:	e01a      	b.n	80013d0 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800139a:	69bb      	ldr	r3, [r7, #24]
 800139c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013a0:	d016      	beq.n	80013d0 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80013a2:	f7fe ff6b 	bl	800027c <HAL_GetTick>
 80013a6:	4602      	mov	r2, r0
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	1ad2      	subs	r2, r2, r3
 80013ac:	69bb      	ldr	r3, [r7, #24]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d802      	bhi.n	80013b8 <QSPI_WaitFlagStateUntilTimeout+0x30>
 80013b2:	69bb      	ldr	r3, [r7, #24]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d10b      	bne.n	80013d0 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	2204      	movs	r2, #4
 80013bc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013c4:	f043 0201 	orr.w	r2, r3, #1
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80013cc:	2301      	movs	r3, #1
 80013ce:	e00e      	b.n	80013ee <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	689a      	ldr	r2, [r3, #8]
 80013d6:	68bb      	ldr	r3, [r7, #8]
 80013d8:	4013      	ands	r3, r2
 80013da:	2b00      	cmp	r3, #0
 80013dc:	bf14      	ite	ne
 80013de:	2301      	movne	r3, #1
 80013e0:	2300      	moveq	r3, #0
 80013e2:	b2db      	uxtb	r3, r3
 80013e4:	461a      	mov	r2, r3
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d1d6      	bne.n	800139a <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80013ec:	2300      	movs	r3, #0
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3710      	adds	r7, #16
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
	...

080013f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b088      	sub	sp, #32
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_oscsource;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d101      	bne.n	800140a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001406:	2301      	movs	r3, #1
 8001408:	e353      	b.n	8001ab2 <HAL_RCC_OscConfig+0x6ba>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800140a:	4ba3      	ldr	r3, [pc, #652]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 800140c:	689b      	ldr	r3, [r3, #8]
 800140e:	f003 030c 	and.w	r3, r3, #12
 8001412:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001414:	4ba0      	ldr	r3, [pc, #640]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 8001416:	68db      	ldr	r3, [r3, #12]
 8001418:	f003 0303 	and.w	r3, r3, #3
 800141c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f003 0310 	and.w	r3, r3, #16
 8001426:	2b00      	cmp	r3, #0
 8001428:	f000 80df 	beq.w	80015ea <HAL_RCC_OscConfig+0x1f2>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800142c:	69bb      	ldr	r3, [r7, #24]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d007      	beq.n	8001442 <HAL_RCC_OscConfig+0x4a>
 8001432:	69bb      	ldr	r3, [r7, #24]
 8001434:	2b0c      	cmp	r3, #12
 8001436:	f040 8086 	bne.w	8001546 <HAL_RCC_OscConfig+0x14e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	2b01      	cmp	r3, #1
 800143e:	f040 8082 	bne.w	8001546 <HAL_RCC_OscConfig+0x14e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001442:	4b95      	ldr	r3, [pc, #596]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f003 0302 	and.w	r3, r3, #2
 800144a:	2b00      	cmp	r3, #0
 800144c:	d005      	beq.n	800145a <HAL_RCC_OscConfig+0x62>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	699b      	ldr	r3, [r3, #24]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d101      	bne.n	800145a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
 8001458:	e32b      	b.n	8001ab2 <HAL_RCC_OscConfig+0x6ba>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6a1a      	ldr	r2, [r3, #32]
 800145e:	4b8e      	ldr	r3, [pc, #568]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f003 0308 	and.w	r3, r3, #8
 8001466:	2b00      	cmp	r3, #0
 8001468:	d004      	beq.n	8001474 <HAL_RCC_OscConfig+0x7c>
 800146a:	4b8b      	ldr	r3, [pc, #556]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001472:	e005      	b.n	8001480 <HAL_RCC_OscConfig+0x88>
 8001474:	4b88      	ldr	r3, [pc, #544]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 8001476:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800147a:	091b      	lsrs	r3, r3, #4
 800147c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001480:	429a      	cmp	r2, r3
 8001482:	d923      	bls.n	80014cc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6a1b      	ldr	r3, [r3, #32]
 8001488:	4618      	mov	r0, r3
 800148a:	f000 fccb 	bl	8001e24 <RCC_SetFlashLatencyFromMSIRange>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001494:	2301      	movs	r3, #1
 8001496:	e30c      	b.n	8001ab2 <HAL_RCC_OscConfig+0x6ba>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001498:	4a7f      	ldr	r2, [pc, #508]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 800149a:	4b7f      	ldr	r3, [pc, #508]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f043 0308 	orr.w	r3, r3, #8
 80014a2:	6013      	str	r3, [r2, #0]
 80014a4:	497c      	ldr	r1, [pc, #496]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 80014a6:	4b7c      	ldr	r3, [pc, #496]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6a1b      	ldr	r3, [r3, #32]
 80014b2:	4313      	orrs	r3, r2
 80014b4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014b6:	4978      	ldr	r1, [pc, #480]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 80014b8:	4b77      	ldr	r3, [pc, #476]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	69db      	ldr	r3, [r3, #28]
 80014c4:	021b      	lsls	r3, r3, #8
 80014c6:	4313      	orrs	r3, r2
 80014c8:	604b      	str	r3, [r1, #4]
 80014ca:	e022      	b.n	8001512 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014cc:	4a72      	ldr	r2, [pc, #456]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 80014ce:	4b72      	ldr	r3, [pc, #456]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f043 0308 	orr.w	r3, r3, #8
 80014d6:	6013      	str	r3, [r2, #0]
 80014d8:	496f      	ldr	r1, [pc, #444]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 80014da:	4b6f      	ldr	r3, [pc, #444]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6a1b      	ldr	r3, [r3, #32]
 80014e6:	4313      	orrs	r3, r2
 80014e8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014ea:	496b      	ldr	r1, [pc, #428]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 80014ec:	4b6a      	ldr	r3, [pc, #424]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	69db      	ldr	r3, [r3, #28]
 80014f8:	021b      	lsls	r3, r3, #8
 80014fa:	4313      	orrs	r3, r2
 80014fc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6a1b      	ldr	r3, [r3, #32]
 8001502:	4618      	mov	r0, r3
 8001504:	f000 fc8e 	bl	8001e24 <RCC_SetFlashLatencyFromMSIRange>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 800150e:	2301      	movs	r3, #1
 8001510:	e2cf      	b.n	8001ab2 <HAL_RCC_OscConfig+0x6ba>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001512:	f000 fbb3 	bl	8001c7c <HAL_RCC_GetSysClockFreq>
 8001516:	4601      	mov	r1, r0
 8001518:	4b5f      	ldr	r3, [pc, #380]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	091b      	lsrs	r3, r3, #4
 800151e:	f003 030f 	and.w	r3, r3, #15
 8001522:	4a5e      	ldr	r2, [pc, #376]	; (800169c <HAL_RCC_OscConfig+0x2a4>)
 8001524:	5cd3      	ldrb	r3, [r2, r3]
 8001526:	f003 031f 	and.w	r3, r3, #31
 800152a:	fa21 f303 	lsr.w	r3, r1, r3
 800152e:	4a5c      	ldr	r2, [pc, #368]	; (80016a0 <HAL_RCC_OscConfig+0x2a8>)
 8001530:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001532:	2000      	movs	r0, #0
 8001534:	f7fe fe70 	bl	8000218 <HAL_InitTick>
 8001538:	4603      	mov	r3, r0
 800153a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800153c:	7bfb      	ldrb	r3, [r7, #15]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d052      	beq.n	80015e8 <HAL_RCC_OscConfig+0x1f0>
        {
          return status;
 8001542:	7bfb      	ldrb	r3, [r7, #15]
 8001544:	e2b5      	b.n	8001ab2 <HAL_RCC_OscConfig+0x6ba>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	699b      	ldr	r3, [r3, #24]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d032      	beq.n	80015b4 <HAL_RCC_OscConfig+0x1bc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800154e:	4a52      	ldr	r2, [pc, #328]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 8001550:	4b51      	ldr	r3, [pc, #324]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f043 0301 	orr.w	r3, r3, #1
 8001558:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800155a:	f7fe fe8f 	bl	800027c <HAL_GetTick>
 800155e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001560:	e008      	b.n	8001574 <HAL_RCC_OscConfig+0x17c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001562:	f7fe fe8b 	bl	800027c <HAL_GetTick>
 8001566:	4602      	mov	r2, r0
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	1ad3      	subs	r3, r2, r3
 800156c:	2b02      	cmp	r3, #2
 800156e:	d901      	bls.n	8001574 <HAL_RCC_OscConfig+0x17c>
          {
            return HAL_TIMEOUT;
 8001570:	2303      	movs	r3, #3
 8001572:	e29e      	b.n	8001ab2 <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001574:	4b48      	ldr	r3, [pc, #288]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f003 0302 	and.w	r3, r3, #2
 800157c:	2b00      	cmp	r3, #0
 800157e:	d0f0      	beq.n	8001562 <HAL_RCC_OscConfig+0x16a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001580:	4a45      	ldr	r2, [pc, #276]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 8001582:	4b45      	ldr	r3, [pc, #276]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f043 0308 	orr.w	r3, r3, #8
 800158a:	6013      	str	r3, [r2, #0]
 800158c:	4942      	ldr	r1, [pc, #264]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 800158e:	4b42      	ldr	r3, [pc, #264]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6a1b      	ldr	r3, [r3, #32]
 800159a:	4313      	orrs	r3, r2
 800159c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800159e:	493e      	ldr	r1, [pc, #248]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 80015a0:	4b3d      	ldr	r3, [pc, #244]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	69db      	ldr	r3, [r3, #28]
 80015ac:	021b      	lsls	r3, r3, #8
 80015ae:	4313      	orrs	r3, r2
 80015b0:	604b      	str	r3, [r1, #4]
 80015b2:	e01a      	b.n	80015ea <HAL_RCC_OscConfig+0x1f2>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80015b4:	4a38      	ldr	r2, [pc, #224]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 80015b6:	4b38      	ldr	r3, [pc, #224]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f023 0301 	bic.w	r3, r3, #1
 80015be:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80015c0:	f7fe fe5c 	bl	800027c <HAL_GetTick>
 80015c4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80015c6:	e008      	b.n	80015da <HAL_RCC_OscConfig+0x1e2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80015c8:	f7fe fe58 	bl	800027c <HAL_GetTick>
 80015cc:	4602      	mov	r2, r0
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	1ad3      	subs	r3, r2, r3
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d901      	bls.n	80015da <HAL_RCC_OscConfig+0x1e2>
          {
            return HAL_TIMEOUT;
 80015d6:	2303      	movs	r3, #3
 80015d8:	e26b      	b.n	8001ab2 <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80015da:	4b2f      	ldr	r3, [pc, #188]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f003 0302 	and.w	r3, r3, #2
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d1f0      	bne.n	80015c8 <HAL_RCC_OscConfig+0x1d0>
 80015e6:	e000      	b.n	80015ea <HAL_RCC_OscConfig+0x1f2>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80015e8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f003 0301 	and.w	r3, r3, #1
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d072      	beq.n	80016dc <HAL_RCC_OscConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80015f6:	69bb      	ldr	r3, [r7, #24]
 80015f8:	2b08      	cmp	r3, #8
 80015fa:	d005      	beq.n	8001608 <HAL_RCC_OscConfig+0x210>
 80015fc:	69bb      	ldr	r3, [r7, #24]
 80015fe:	2b0c      	cmp	r3, #12
 8001600:	d10e      	bne.n	8001620 <HAL_RCC_OscConfig+0x228>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	2b03      	cmp	r3, #3
 8001606:	d10b      	bne.n	8001620 <HAL_RCC_OscConfig+0x228>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001608:	4b23      	ldr	r3, [pc, #140]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001610:	2b00      	cmp	r3, #0
 8001612:	d062      	beq.n	80016da <HAL_RCC_OscConfig+0x2e2>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d15e      	bne.n	80016da <HAL_RCC_OscConfig+0x2e2>
      {
        return HAL_ERROR;
 800161c:	2301      	movs	r3, #1
 800161e:	e248      	b.n	8001ab2 <HAL_RCC_OscConfig+0x6ba>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001628:	d106      	bne.n	8001638 <HAL_RCC_OscConfig+0x240>
 800162a:	4a1b      	ldr	r2, [pc, #108]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 800162c:	4b1a      	ldr	r3, [pc, #104]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001634:	6013      	str	r3, [r2, #0]
 8001636:	e01d      	b.n	8001674 <HAL_RCC_OscConfig+0x27c>
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001640:	d10c      	bne.n	800165c <HAL_RCC_OscConfig+0x264>
 8001642:	4a15      	ldr	r2, [pc, #84]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 8001644:	4b14      	ldr	r3, [pc, #80]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800164c:	6013      	str	r3, [r2, #0]
 800164e:	4a12      	ldr	r2, [pc, #72]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 8001650:	4b11      	ldr	r3, [pc, #68]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001658:	6013      	str	r3, [r2, #0]
 800165a:	e00b      	b.n	8001674 <HAL_RCC_OscConfig+0x27c>
 800165c:	4a0e      	ldr	r2, [pc, #56]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 800165e:	4b0e      	ldr	r3, [pc, #56]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001666:	6013      	str	r3, [r2, #0]
 8001668:	4a0b      	ldr	r2, [pc, #44]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 800166a:	4b0b      	ldr	r3, [pc, #44]	; (8001698 <HAL_RCC_OscConfig+0x2a0>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001672:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d01a      	beq.n	80016b2 <HAL_RCC_OscConfig+0x2ba>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800167c:	f7fe fdfe 	bl	800027c <HAL_GetTick>
 8001680:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001682:	e00f      	b.n	80016a4 <HAL_RCC_OscConfig+0x2ac>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001684:	f7fe fdfa 	bl	800027c <HAL_GetTick>
 8001688:	4602      	mov	r2, r0
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	2b64      	cmp	r3, #100	; 0x64
 8001690:	d908      	bls.n	80016a4 <HAL_RCC_OscConfig+0x2ac>
          {
            return HAL_TIMEOUT;
 8001692:	2303      	movs	r3, #3
 8001694:	e20d      	b.n	8001ab2 <HAL_RCC_OscConfig+0x6ba>
 8001696:	bf00      	nop
 8001698:	40021000 	.word	0x40021000
 800169c:	08004e34 	.word	0x08004e34
 80016a0:	20000000 	.word	0x20000000
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016a4:	4bae      	ldr	r3, [pc, #696]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d0e9      	beq.n	8001684 <HAL_RCC_OscConfig+0x28c>
 80016b0:	e014      	b.n	80016dc <HAL_RCC_OscConfig+0x2e4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016b2:	f7fe fde3 	bl	800027c <HAL_GetTick>
 80016b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80016b8:	e008      	b.n	80016cc <HAL_RCC_OscConfig+0x2d4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016ba:	f7fe fddf 	bl	800027c <HAL_GetTick>
 80016be:	4602      	mov	r2, r0
 80016c0:	693b      	ldr	r3, [r7, #16]
 80016c2:	1ad3      	subs	r3, r2, r3
 80016c4:	2b64      	cmp	r3, #100	; 0x64
 80016c6:	d901      	bls.n	80016cc <HAL_RCC_OscConfig+0x2d4>
          {
            return HAL_TIMEOUT;
 80016c8:	2303      	movs	r3, #3
 80016ca:	e1f2      	b.n	8001ab2 <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80016cc:	4ba4      	ldr	r3, [pc, #656]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d1f0      	bne.n	80016ba <HAL_RCC_OscConfig+0x2c2>
 80016d8:	e000      	b.n	80016dc <HAL_RCC_OscConfig+0x2e4>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016da:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f003 0302 	and.w	r3, r3, #2
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d060      	beq.n	80017aa <HAL_RCC_OscConfig+0x3b2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80016e8:	69bb      	ldr	r3, [r7, #24]
 80016ea:	2b04      	cmp	r3, #4
 80016ec:	d005      	beq.n	80016fa <HAL_RCC_OscConfig+0x302>
 80016ee:	69bb      	ldr	r3, [r7, #24]
 80016f0:	2b0c      	cmp	r3, #12
 80016f2:	d119      	bne.n	8001728 <HAL_RCC_OscConfig+0x330>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	2b02      	cmp	r3, #2
 80016f8:	d116      	bne.n	8001728 <HAL_RCC_OscConfig+0x330>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016fa:	4b99      	ldr	r3, [pc, #612]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001702:	2b00      	cmp	r3, #0
 8001704:	d005      	beq.n	8001712 <HAL_RCC_OscConfig+0x31a>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	68db      	ldr	r3, [r3, #12]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d101      	bne.n	8001712 <HAL_RCC_OscConfig+0x31a>
      {
        return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e1cf      	b.n	8001ab2 <HAL_RCC_OscConfig+0x6ba>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001712:	4993      	ldr	r1, [pc, #588]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 8001714:	4b92      	ldr	r3, [pc, #584]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	691b      	ldr	r3, [r3, #16]
 8001720:	061b      	lsls	r3, r3, #24
 8001722:	4313      	orrs	r3, r2
 8001724:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001726:	e040      	b.n	80017aa <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	68db      	ldr	r3, [r3, #12]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d023      	beq.n	8001778 <HAL_RCC_OscConfig+0x380>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001730:	4a8b      	ldr	r2, [pc, #556]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 8001732:	4b8b      	ldr	r3, [pc, #556]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800173a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800173c:	f7fe fd9e 	bl	800027c <HAL_GetTick>
 8001740:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001742:	e008      	b.n	8001756 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001744:	f7fe fd9a 	bl	800027c <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	2b02      	cmp	r3, #2
 8001750:	d901      	bls.n	8001756 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8001752:	2303      	movs	r3, #3
 8001754:	e1ad      	b.n	8001ab2 <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001756:	4b82      	ldr	r3, [pc, #520]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800175e:	2b00      	cmp	r3, #0
 8001760:	d0f0      	beq.n	8001744 <HAL_RCC_OscConfig+0x34c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001762:	497f      	ldr	r1, [pc, #508]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 8001764:	4b7e      	ldr	r3, [pc, #504]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	691b      	ldr	r3, [r3, #16]
 8001770:	061b      	lsls	r3, r3, #24
 8001772:	4313      	orrs	r3, r2
 8001774:	604b      	str	r3, [r1, #4]
 8001776:	e018      	b.n	80017aa <HAL_RCC_OscConfig+0x3b2>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001778:	4a79      	ldr	r2, [pc, #484]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 800177a:	4b79      	ldr	r3, [pc, #484]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001782:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001784:	f7fe fd7a 	bl	800027c <HAL_GetTick>
 8001788:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800178a:	e008      	b.n	800179e <HAL_RCC_OscConfig+0x3a6>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800178c:	f7fe fd76 	bl	800027c <HAL_GetTick>
 8001790:	4602      	mov	r2, r0
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	2b02      	cmp	r3, #2
 8001798:	d901      	bls.n	800179e <HAL_RCC_OscConfig+0x3a6>
          {
            return HAL_TIMEOUT;
 800179a:	2303      	movs	r3, #3
 800179c:	e189      	b.n	8001ab2 <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800179e:	4b70      	ldr	r3, [pc, #448]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d1f0      	bne.n	800178c <HAL_RCC_OscConfig+0x394>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f003 0308 	and.w	r3, r3, #8
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d03c      	beq.n	8001830 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	695b      	ldr	r3, [r3, #20]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d01c      	beq.n	80017f8 <HAL_RCC_OscConfig+0x400>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017be:	4a68      	ldr	r2, [pc, #416]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 80017c0:	4b67      	ldr	r3, [pc, #412]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 80017c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017c6:	f043 0301 	orr.w	r3, r3, #1
 80017ca:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017ce:	f7fe fd55 	bl	800027c <HAL_GetTick>
 80017d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017d4:	e008      	b.n	80017e8 <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017d6:	f7fe fd51 	bl	800027c <HAL_GetTick>
 80017da:	4602      	mov	r2, r0
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d901      	bls.n	80017e8 <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 80017e4:	2303      	movs	r3, #3
 80017e6:	e164      	b.n	8001ab2 <HAL_RCC_OscConfig+0x6ba>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017e8:	4b5d      	ldr	r3, [pc, #372]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 80017ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017ee:	f003 0302 	and.w	r3, r3, #2
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d0ef      	beq.n	80017d6 <HAL_RCC_OscConfig+0x3de>
 80017f6:	e01b      	b.n	8001830 <HAL_RCC_OscConfig+0x438>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017f8:	4a59      	ldr	r2, [pc, #356]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 80017fa:	4b59      	ldr	r3, [pc, #356]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 80017fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001800:	f023 0301 	bic.w	r3, r3, #1
 8001804:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001808:	f7fe fd38 	bl	800027c <HAL_GetTick>
 800180c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800180e:	e008      	b.n	8001822 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001810:	f7fe fd34 	bl	800027c <HAL_GetTick>
 8001814:	4602      	mov	r2, r0
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	2b02      	cmp	r3, #2
 800181c:	d901      	bls.n	8001822 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800181e:	2303      	movs	r3, #3
 8001820:	e147      	b.n	8001ab2 <HAL_RCC_OscConfig+0x6ba>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001822:	4b4f      	ldr	r3, [pc, #316]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 8001824:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001828:	f003 0302 	and.w	r3, r3, #2
 800182c:	2b00      	cmp	r3, #0
 800182e:	d1ef      	bne.n	8001810 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f003 0304 	and.w	r3, r3, #4
 8001838:	2b00      	cmp	r3, #0
 800183a:	f000 80a5 	beq.w	8001988 <HAL_RCC_OscConfig+0x590>
  {
    FlagStatus       pwrclkchanged = RESET;
 800183e:	2300      	movs	r3, #0
 8001840:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001842:	4b47      	ldr	r3, [pc, #284]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 8001844:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001846:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800184a:	2b00      	cmp	r3, #0
 800184c:	d10d      	bne.n	800186a <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800184e:	4a44      	ldr	r2, [pc, #272]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 8001850:	4b43      	ldr	r3, [pc, #268]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 8001852:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001854:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001858:	6593      	str	r3, [r2, #88]	; 0x58
 800185a:	4b41      	ldr	r3, [pc, #260]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 800185c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800185e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001862:	60bb      	str	r3, [r7, #8]
 8001864:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001866:	2301      	movs	r3, #1
 8001868:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800186a:	4b3e      	ldr	r3, [pc, #248]	; (8001964 <HAL_RCC_OscConfig+0x56c>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001872:	2b00      	cmp	r3, #0
 8001874:	d118      	bne.n	80018a8 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001876:	4a3b      	ldr	r2, [pc, #236]	; (8001964 <HAL_RCC_OscConfig+0x56c>)
 8001878:	4b3a      	ldr	r3, [pc, #232]	; (8001964 <HAL_RCC_OscConfig+0x56c>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001880:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001882:	f7fe fcfb 	bl	800027c <HAL_GetTick>
 8001886:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001888:	e008      	b.n	800189c <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800188a:	f7fe fcf7 	bl	800027c <HAL_GetTick>
 800188e:	4602      	mov	r2, r0
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	1ad3      	subs	r3, r2, r3
 8001894:	2b02      	cmp	r3, #2
 8001896:	d901      	bls.n	800189c <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8001898:	2303      	movs	r3, #3
 800189a:	e10a      	b.n	8001ab2 <HAL_RCC_OscConfig+0x6ba>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800189c:	4b31      	ldr	r3, [pc, #196]	; (8001964 <HAL_RCC_OscConfig+0x56c>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d0f0      	beq.n	800188a <HAL_RCC_OscConfig+0x492>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	2b01      	cmp	r3, #1
 80018ae:	d108      	bne.n	80018c2 <HAL_RCC_OscConfig+0x4ca>
 80018b0:	4a2b      	ldr	r2, [pc, #172]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 80018b2:	4b2b      	ldr	r3, [pc, #172]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 80018b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018b8:	f043 0301 	orr.w	r3, r3, #1
 80018bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80018c0:	e024      	b.n	800190c <HAL_RCC_OscConfig+0x514>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	2b05      	cmp	r3, #5
 80018c8:	d110      	bne.n	80018ec <HAL_RCC_OscConfig+0x4f4>
 80018ca:	4a25      	ldr	r2, [pc, #148]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 80018cc:	4b24      	ldr	r3, [pc, #144]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 80018ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018d2:	f043 0304 	orr.w	r3, r3, #4
 80018d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80018da:	4a21      	ldr	r2, [pc, #132]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 80018dc:	4b20      	ldr	r3, [pc, #128]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 80018de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018e2:	f043 0301 	orr.w	r3, r3, #1
 80018e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80018ea:	e00f      	b.n	800190c <HAL_RCC_OscConfig+0x514>
 80018ec:	4a1c      	ldr	r2, [pc, #112]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 80018ee:	4b1c      	ldr	r3, [pc, #112]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 80018f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018f4:	f023 0301 	bic.w	r3, r3, #1
 80018f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80018fc:	4a18      	ldr	r2, [pc, #96]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 80018fe:	4b18      	ldr	r3, [pc, #96]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 8001900:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001904:	f023 0304 	bic.w	r3, r3, #4
 8001908:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d016      	beq.n	8001942 <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001914:	f7fe fcb2 	bl	800027c <HAL_GetTick>
 8001918:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800191a:	e00a      	b.n	8001932 <HAL_RCC_OscConfig+0x53a>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800191c:	f7fe fcae 	bl	800027c <HAL_GetTick>
 8001920:	4602      	mov	r2, r0
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	f241 3288 	movw	r2, #5000	; 0x1388
 800192a:	4293      	cmp	r3, r2
 800192c:	d901      	bls.n	8001932 <HAL_RCC_OscConfig+0x53a>
        {
          return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e0bf      	b.n	8001ab2 <HAL_RCC_OscConfig+0x6ba>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001932:	4b0b      	ldr	r3, [pc, #44]	; (8001960 <HAL_RCC_OscConfig+0x568>)
 8001934:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001938:	f003 0302 	and.w	r3, r3, #2
 800193c:	2b00      	cmp	r3, #0
 800193e:	d0ed      	beq.n	800191c <HAL_RCC_OscConfig+0x524>
 8001940:	e019      	b.n	8001976 <HAL_RCC_OscConfig+0x57e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001942:	f7fe fc9b 	bl	800027c <HAL_GetTick>
 8001946:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001948:	e00e      	b.n	8001968 <HAL_RCC_OscConfig+0x570>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800194a:	f7fe fc97 	bl	800027c <HAL_GetTick>
 800194e:	4602      	mov	r2, r0
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	f241 3288 	movw	r2, #5000	; 0x1388
 8001958:	4293      	cmp	r3, r2
 800195a:	d905      	bls.n	8001968 <HAL_RCC_OscConfig+0x570>
        {
          return HAL_TIMEOUT;
 800195c:	2303      	movs	r3, #3
 800195e:	e0a8      	b.n	8001ab2 <HAL_RCC_OscConfig+0x6ba>
 8001960:	40021000 	.word	0x40021000
 8001964:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001968:	4b54      	ldr	r3, [pc, #336]	; (8001abc <HAL_RCC_OscConfig+0x6c4>)
 800196a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800196e:	f003 0302 	and.w	r3, r3, #2
 8001972:	2b00      	cmp	r3, #0
 8001974:	d1e9      	bne.n	800194a <HAL_RCC_OscConfig+0x552>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001976:	7ffb      	ldrb	r3, [r7, #31]
 8001978:	2b01      	cmp	r3, #1
 800197a:	d105      	bne.n	8001988 <HAL_RCC_OscConfig+0x590>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800197c:	4a4f      	ldr	r2, [pc, #316]	; (8001abc <HAL_RCC_OscConfig+0x6c4>)
 800197e:	4b4f      	ldr	r3, [pc, #316]	; (8001abc <HAL_RCC_OscConfig+0x6c4>)
 8001980:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001982:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001986:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800198c:	2b00      	cmp	r3, #0
 800198e:	f000 808f 	beq.w	8001ab0 <HAL_RCC_OscConfig+0x6b8>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001992:	69bb      	ldr	r3, [r7, #24]
 8001994:	2b0c      	cmp	r3, #12
 8001996:	f000 8089 	beq.w	8001aac <HAL_RCC_OscConfig+0x6b4>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800199e:	2b02      	cmp	r3, #2
 80019a0:	d156      	bne.n	8001a50 <HAL_RCC_OscConfig+0x658>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019a2:	4a46      	ldr	r2, [pc, #280]	; (8001abc <HAL_RCC_OscConfig+0x6c4>)
 80019a4:	4b45      	ldr	r3, [pc, #276]	; (8001abc <HAL_RCC_OscConfig+0x6c4>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80019ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019ae:	f7fe fc65 	bl	800027c <HAL_GetTick>
 80019b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019b4:	e008      	b.n	80019c8 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019b6:	f7fe fc61 	bl	800027c <HAL_GetTick>
 80019ba:	4602      	mov	r2, r0
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	1ad3      	subs	r3, r2, r3
 80019c0:	2b02      	cmp	r3, #2
 80019c2:	d901      	bls.n	80019c8 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 80019c4:	2303      	movs	r3, #3
 80019c6:	e074      	b.n	8001ab2 <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019c8:	4b3c      	ldr	r3, [pc, #240]	; (8001abc <HAL_RCC_OscConfig+0x6c4>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d1f0      	bne.n	80019b6 <HAL_RCC_OscConfig+0x5be>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019d4:	4939      	ldr	r1, [pc, #228]	; (8001abc <HAL_RCC_OscConfig+0x6c4>)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019da:	3b01      	subs	r3, #1
 80019dc:	011a      	lsls	r2, r3, #4
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019e2:	021b      	lsls	r3, r3, #8
 80019e4:	431a      	orrs	r2, r3
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019ea:	091b      	lsrs	r3, r3, #4
 80019ec:	045b      	lsls	r3, r3, #17
 80019ee:	431a      	orrs	r2, r3
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019f4:	431a      	orrs	r2, r3
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019fa:	085b      	lsrs	r3, r3, #1
 80019fc:	3b01      	subs	r3, #1
 80019fe:	055b      	lsls	r3, r3, #21
 8001a00:	431a      	orrs	r2, r3
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a06:	085b      	lsrs	r3, r3, #1
 8001a08:	3b01      	subs	r3, #1
 8001a0a:	065b      	lsls	r3, r3, #25
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a10:	4a2a      	ldr	r2, [pc, #168]	; (8001abc <HAL_RCC_OscConfig+0x6c4>)
 8001a12:	4b2a      	ldr	r3, [pc, #168]	; (8001abc <HAL_RCC_OscConfig+0x6c4>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a1a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a1c:	4a27      	ldr	r2, [pc, #156]	; (8001abc <HAL_RCC_OscConfig+0x6c4>)
 8001a1e:	4b27      	ldr	r3, [pc, #156]	; (8001abc <HAL_RCC_OscConfig+0x6c4>)
 8001a20:	68db      	ldr	r3, [r3, #12]
 8001a22:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a26:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a28:	f7fe fc28 	bl	800027c <HAL_GetTick>
 8001a2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a2e:	e008      	b.n	8001a42 <HAL_RCC_OscConfig+0x64a>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a30:	f7fe fc24 	bl	800027c <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	d901      	bls.n	8001a42 <HAL_RCC_OscConfig+0x64a>
          {
            return HAL_TIMEOUT;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	e037      	b.n	8001ab2 <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a42:	4b1e      	ldr	r3, [pc, #120]	; (8001abc <HAL_RCC_OscConfig+0x6c4>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d0f0      	beq.n	8001a30 <HAL_RCC_OscConfig+0x638>
 8001a4e:	e02f      	b.n	8001ab0 <HAL_RCC_OscConfig+0x6b8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a50:	4a1a      	ldr	r2, [pc, #104]	; (8001abc <HAL_RCC_OscConfig+0x6c4>)
 8001a52:	4b1a      	ldr	r3, [pc, #104]	; (8001abc <HAL_RCC_OscConfig+0x6c4>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001a5a:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001a5c:	4b17      	ldr	r3, [pc, #92]	; (8001abc <HAL_RCC_OscConfig+0x6c4>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d105      	bne.n	8001a74 <HAL_RCC_OscConfig+0x67c>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001a68:	4a14      	ldr	r2, [pc, #80]	; (8001abc <HAL_RCC_OscConfig+0x6c4>)
 8001a6a:	4b14      	ldr	r3, [pc, #80]	; (8001abc <HAL_RCC_OscConfig+0x6c4>)
 8001a6c:	68db      	ldr	r3, [r3, #12]
 8001a6e:	f023 0303 	bic.w	r3, r3, #3
 8001a72:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001a74:	4a11      	ldr	r2, [pc, #68]	; (8001abc <HAL_RCC_OscConfig+0x6c4>)
 8001a76:	4b11      	ldr	r3, [pc, #68]	; (8001abc <HAL_RCC_OscConfig+0x6c4>)
 8001a78:	68db      	ldr	r3, [r3, #12]
 8001a7a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001a7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a82:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a84:	f7fe fbfa 	bl	800027c <HAL_GetTick>
 8001a88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a8a:	e008      	b.n	8001a9e <HAL_RCC_OscConfig+0x6a6>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a8c:	f7fe fbf6 	bl	800027c <HAL_GetTick>
 8001a90:	4602      	mov	r2, r0
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	2b02      	cmp	r3, #2
 8001a98:	d901      	bls.n	8001a9e <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	e009      	b.n	8001ab2 <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a9e:	4b07      	ldr	r3, [pc, #28]	; (8001abc <HAL_RCC_OscConfig+0x6c4>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d1f0      	bne.n	8001a8c <HAL_RCC_OscConfig+0x694>
 8001aaa:	e001      	b.n	8001ab0 <HAL_RCC_OscConfig+0x6b8>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e000      	b.n	8001ab2 <HAL_RCC_OscConfig+0x6ba>
    }
  }
  return HAL_OK;
 8001ab0:	2300      	movs	r3, #0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3720      	adds	r7, #32
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	40021000 	.word	0x40021000

08001ac0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b084      	sub	sp, #16
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d101      	bne.n	8001ad4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	e0c6      	b.n	8001c62 <HAL_RCC_ClockConfig+0x1a2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ad4:	4b65      	ldr	r3, [pc, #404]	; (8001c6c <HAL_RCC_ClockConfig+0x1ac>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f003 0207 	and.w	r2, r3, #7
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d210      	bcs.n	8001b04 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ae2:	4962      	ldr	r1, [pc, #392]	; (8001c6c <HAL_RCC_ClockConfig+0x1ac>)
 8001ae4:	4b61      	ldr	r3, [pc, #388]	; (8001c6c <HAL_RCC_ClockConfig+0x1ac>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f023 0207 	bic.w	r2, r3, #7
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	4313      	orrs	r3, r2
 8001af0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001af2:	4b5e      	ldr	r3, [pc, #376]	; (8001c6c <HAL_RCC_ClockConfig+0x1ac>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f003 0207 	and.w	r2, r3, #7
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d001      	beq.n	8001b04 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001b00:	2301      	movs	r3, #1
 8001b02:	e0ae      	b.n	8001c62 <HAL_RCC_ClockConfig+0x1a2>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 0301 	and.w	r3, r3, #1
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d04c      	beq.n	8001baa <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	2b03      	cmp	r3, #3
 8001b16:	d107      	bne.n	8001b28 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b18:	4b55      	ldr	r3, [pc, #340]	; (8001c70 <HAL_RCC_ClockConfig+0x1b0>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d121      	bne.n	8001b68 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001b24:	2301      	movs	r3, #1
 8001b26:	e09c      	b.n	8001c62 <HAL_RCC_ClockConfig+0x1a2>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	2b02      	cmp	r3, #2
 8001b2e:	d107      	bne.n	8001b40 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b30:	4b4f      	ldr	r3, [pc, #316]	; (8001c70 <HAL_RCC_ClockConfig+0x1b0>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d115      	bne.n	8001b68 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	e090      	b.n	8001c62 <HAL_RCC_ClockConfig+0x1a2>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d107      	bne.n	8001b58 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b48:	4b49      	ldr	r3, [pc, #292]	; (8001c70 <HAL_RCC_ClockConfig+0x1b0>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f003 0302 	and.w	r3, r3, #2
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d109      	bne.n	8001b68 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	e084      	b.n	8001c62 <HAL_RCC_ClockConfig+0x1a2>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b58:	4b45      	ldr	r3, [pc, #276]	; (8001c70 <HAL_RCC_ClockConfig+0x1b0>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d101      	bne.n	8001b68 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	e07c      	b.n	8001c62 <HAL_RCC_ClockConfig+0x1a2>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b68:	4941      	ldr	r1, [pc, #260]	; (8001c70 <HAL_RCC_ClockConfig+0x1b0>)
 8001b6a:	4b41      	ldr	r3, [pc, #260]	; (8001c70 <HAL_RCC_ClockConfig+0x1b0>)
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	f023 0203 	bic.w	r2, r3, #3
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	4313      	orrs	r3, r2
 8001b78:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b7a:	f7fe fb7f 	bl	800027c <HAL_GetTick>
 8001b7e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b80:	e00a      	b.n	8001b98 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b82:	f7fe fb7b 	bl	800027c <HAL_GetTick>
 8001b86:	4602      	mov	r2, r0
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	1ad3      	subs	r3, r2, r3
 8001b8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d901      	bls.n	8001b98 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001b94:	2303      	movs	r3, #3
 8001b96:	e064      	b.n	8001c62 <HAL_RCC_ClockConfig+0x1a2>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b98:	4b35      	ldr	r3, [pc, #212]	; (8001c70 <HAL_RCC_ClockConfig+0x1b0>)
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	f003 020c 	and.w	r2, r3, #12
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	429a      	cmp	r2, r3
 8001ba8:	d1eb      	bne.n	8001b82 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f003 0302 	and.w	r3, r3, #2
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d008      	beq.n	8001bc8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bb6:	492e      	ldr	r1, [pc, #184]	; (8001c70 <HAL_RCC_ClockConfig+0x1b0>)
 8001bb8:	4b2d      	ldr	r3, [pc, #180]	; (8001c70 <HAL_RCC_ClockConfig+0x1b0>)
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bc8:	4b28      	ldr	r3, [pc, #160]	; (8001c6c <HAL_RCC_ClockConfig+0x1ac>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f003 0207 	and.w	r2, r3, #7
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	d910      	bls.n	8001bf8 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bd6:	4925      	ldr	r1, [pc, #148]	; (8001c6c <HAL_RCC_ClockConfig+0x1ac>)
 8001bd8:	4b24      	ldr	r3, [pc, #144]	; (8001c6c <HAL_RCC_ClockConfig+0x1ac>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f023 0207 	bic.w	r2, r3, #7
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	4313      	orrs	r3, r2
 8001be4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001be6:	4b21      	ldr	r3, [pc, #132]	; (8001c6c <HAL_RCC_ClockConfig+0x1ac>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f003 0207 	and.w	r2, r3, #7
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d001      	beq.n	8001bf8 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e034      	b.n	8001c62 <HAL_RCC_ClockConfig+0x1a2>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 0304 	and.w	r3, r3, #4
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d008      	beq.n	8001c16 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c04:	491a      	ldr	r1, [pc, #104]	; (8001c70 <HAL_RCC_ClockConfig+0x1b0>)
 8001c06:	4b1a      	ldr	r3, [pc, #104]	; (8001c70 <HAL_RCC_ClockConfig+0x1b0>)
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	68db      	ldr	r3, [r3, #12]
 8001c12:	4313      	orrs	r3, r2
 8001c14:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f003 0308 	and.w	r3, r3, #8
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d009      	beq.n	8001c36 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c22:	4913      	ldr	r1, [pc, #76]	; (8001c70 <HAL_RCC_ClockConfig+0x1b0>)
 8001c24:	4b12      	ldr	r3, [pc, #72]	; (8001c70 <HAL_RCC_ClockConfig+0x1b0>)
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	691b      	ldr	r3, [r3, #16]
 8001c30:	00db      	lsls	r3, r3, #3
 8001c32:	4313      	orrs	r3, r2
 8001c34:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c36:	f000 f821 	bl	8001c7c <HAL_RCC_GetSysClockFreq>
 8001c3a:	4601      	mov	r1, r0
 8001c3c:	4b0c      	ldr	r3, [pc, #48]	; (8001c70 <HAL_RCC_ClockConfig+0x1b0>)
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	091b      	lsrs	r3, r3, #4
 8001c42:	f003 030f 	and.w	r3, r3, #15
 8001c46:	4a0b      	ldr	r2, [pc, #44]	; (8001c74 <HAL_RCC_ClockConfig+0x1b4>)
 8001c48:	5cd3      	ldrb	r3, [r2, r3]
 8001c4a:	f003 031f 	and.w	r3, r3, #31
 8001c4e:	fa21 f303 	lsr.w	r3, r1, r3
 8001c52:	4a09      	ldr	r2, [pc, #36]	; (8001c78 <HAL_RCC_ClockConfig+0x1b8>)
 8001c54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick (TICK_INT_PRIORITY);
 8001c56:	2000      	movs	r0, #0
 8001c58:	f7fe fade 	bl	8000218 <HAL_InitTick>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	72fb      	strb	r3, [r7, #11]

  return status;
 8001c60:	7afb      	ldrb	r3, [r7, #11]
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3710      	adds	r7, #16
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40022000 	.word	0x40022000
 8001c70:	40021000 	.word	0x40021000
 8001c74:	08004e34 	.word	0x08004e34
 8001c78:	20000000 	.word	0x20000000

08001c7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b089      	sub	sp, #36	; 0x24
 8001c80:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001c82:	2300      	movs	r3, #0
 8001c84:	61fb      	str	r3, [r7, #28]
 8001c86:	2300      	movs	r3, #0
 8001c88:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c8a:	4b46      	ldr	r3, [pc, #280]	; (8001da4 <HAL_RCC_GetSysClockFreq+0x128>)
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	f003 030c 	and.w	r3, r3, #12
 8001c92:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c94:	4b43      	ldr	r3, [pc, #268]	; (8001da4 <HAL_RCC_GetSysClockFreq+0x128>)
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	f003 0303 	and.w	r3, r3, #3
 8001c9c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d005      	beq.n	8001cb0 <HAL_RCC_GetSysClockFreq+0x34>
 8001ca4:	693b      	ldr	r3, [r7, #16]
 8001ca6:	2b0c      	cmp	r3, #12
 8001ca8:	d121      	bne.n	8001cee <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d11e      	bne.n	8001cee <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001cb0:	4b3c      	ldr	r3, [pc, #240]	; (8001da4 <HAL_RCC_GetSysClockFreq+0x128>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f003 0308 	and.w	r3, r3, #8
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d107      	bne.n	8001ccc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001cbc:	4b39      	ldr	r3, [pc, #228]	; (8001da4 <HAL_RCC_GetSysClockFreq+0x128>)
 8001cbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cc2:	0a1b      	lsrs	r3, r3, #8
 8001cc4:	f003 030f 	and.w	r3, r3, #15
 8001cc8:	61fb      	str	r3, [r7, #28]
 8001cca:	e005      	b.n	8001cd8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001ccc:	4b35      	ldr	r3, [pc, #212]	; (8001da4 <HAL_RCC_GetSysClockFreq+0x128>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	091b      	lsrs	r3, r3, #4
 8001cd2:	f003 030f 	and.w	r3, r3, #15
 8001cd6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001cd8:	4a33      	ldr	r2, [pc, #204]	; (8001da8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001cda:	69fb      	ldr	r3, [r7, #28]
 8001cdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ce0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d10d      	bne.n	8001d04 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001ce8:	69fb      	ldr	r3, [r7, #28]
 8001cea:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001cec:	e00a      	b.n	8001d04 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	2b04      	cmp	r3, #4
 8001cf2:	d102      	bne.n	8001cfa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001cf4:	4b2d      	ldr	r3, [pc, #180]	; (8001dac <HAL_RCC_GetSysClockFreq+0x130>)
 8001cf6:	61bb      	str	r3, [r7, #24]
 8001cf8:	e004      	b.n	8001d04 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	2b08      	cmp	r3, #8
 8001cfe:	d101      	bne.n	8001d04 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d00:	4b2b      	ldr	r3, [pc, #172]	; (8001db0 <HAL_RCC_GetSysClockFreq+0x134>)
 8001d02:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	2b0c      	cmp	r3, #12
 8001d08:	d145      	bne.n	8001d96 <HAL_RCC_GetSysClockFreq+0x11a>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001d0a:	4b26      	ldr	r3, [pc, #152]	; (8001da4 <HAL_RCC_GetSysClockFreq+0x128>)
 8001d0c:	68db      	ldr	r3, [r3, #12]
 8001d0e:	f003 0303 	and.w	r3, r3, #3
 8001d12:	60bb      	str	r3, [r7, #8]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d14:	4b23      	ldr	r3, [pc, #140]	; (8001da4 <HAL_RCC_GetSysClockFreq+0x128>)
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	091b      	lsrs	r3, r3, #4
 8001d1a:	f003 0307 	and.w	r3, r3, #7
 8001d1e:	3301      	adds	r3, #1
 8001d20:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	2b02      	cmp	r3, #2
 8001d26:	d002      	beq.n	8001d2e <HAL_RCC_GetSysClockFreq+0xb2>
 8001d28:	2b03      	cmp	r3, #3
 8001d2a:	d00d      	beq.n	8001d48 <HAL_RCC_GetSysClockFreq+0xcc>
 8001d2c:	e019      	b.n	8001d62 <HAL_RCC_GetSysClockFreq+0xe6>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d2e:	4a1f      	ldr	r2, [pc, #124]	; (8001dac <HAL_RCC_GetSysClockFreq+0x130>)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d36:	4a1b      	ldr	r2, [pc, #108]	; (8001da4 <HAL_RCC_GetSysClockFreq+0x128>)
 8001d38:	68d2      	ldr	r2, [r2, #12]
 8001d3a:	0a12      	lsrs	r2, r2, #8
 8001d3c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001d40:	fb02 f303 	mul.w	r3, r2, r3
 8001d44:	617b      	str	r3, [r7, #20]
      break;
 8001d46:	e019      	b.n	8001d7c <HAL_RCC_GetSysClockFreq+0x100>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d48:	4a19      	ldr	r2, [pc, #100]	; (8001db0 <HAL_RCC_GetSysClockFreq+0x134>)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d50:	4a14      	ldr	r2, [pc, #80]	; (8001da4 <HAL_RCC_GetSysClockFreq+0x128>)
 8001d52:	68d2      	ldr	r2, [r2, #12]
 8001d54:	0a12      	lsrs	r2, r2, #8
 8001d56:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001d5a:	fb02 f303 	mul.w	r3, r2, r3
 8001d5e:	617b      	str	r3, [r7, #20]
      break;
 8001d60:	e00c      	b.n	8001d7c <HAL_RCC_GetSysClockFreq+0x100>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d62:	69fa      	ldr	r2, [r7, #28]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d6a:	4a0e      	ldr	r2, [pc, #56]	; (8001da4 <HAL_RCC_GetSysClockFreq+0x128>)
 8001d6c:	68d2      	ldr	r2, [r2, #12]
 8001d6e:	0a12      	lsrs	r2, r2, #8
 8001d70:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001d74:	fb02 f303 	mul.w	r3, r2, r3
 8001d78:	617b      	str	r3, [r7, #20]
      break;
 8001d7a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d7c:	4b09      	ldr	r3, [pc, #36]	; (8001da4 <HAL_RCC_GetSysClockFreq+0x128>)
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	0e5b      	lsrs	r3, r3, #25
 8001d82:	f003 0303 	and.w	r3, r3, #3
 8001d86:	3301      	adds	r3, #1
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco/pllr;
 8001d8c:	697a      	ldr	r2, [r7, #20]
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d94:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001d96:	69bb      	ldr	r3, [r7, #24]
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3724      	adds	r7, #36	; 0x24
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr
 8001da4:	40021000 	.word	0x40021000
 8001da8:	08004e4c 	.word	0x08004e4c
 8001dac:	00f42400 	.word	0x00f42400
 8001db0:	007a1200 	.word	0x007a1200

08001db4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001db8:	4b03      	ldr	r3, [pc, #12]	; (8001dc8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001dba:	681b      	ldr	r3, [r3, #0]
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	20000000 	.word	0x20000000

08001dcc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001dd0:	f7ff fff0 	bl	8001db4 <HAL_RCC_GetHCLKFreq>
 8001dd4:	4601      	mov	r1, r0
 8001dd6:	4b06      	ldr	r3, [pc, #24]	; (8001df0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	0a1b      	lsrs	r3, r3, #8
 8001ddc:	f003 0307 	and.w	r3, r3, #7
 8001de0:	4a04      	ldr	r2, [pc, #16]	; (8001df4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001de2:	5cd3      	ldrb	r3, [r2, r3]
 8001de4:	f003 031f 	and.w	r3, r3, #31
 8001de8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	40021000 	.word	0x40021000
 8001df4:	08004e44 	.word	0x08004e44

08001df8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001dfc:	f7ff ffda 	bl	8001db4 <HAL_RCC_GetHCLKFreq>
 8001e00:	4601      	mov	r1, r0
 8001e02:	4b06      	ldr	r3, [pc, #24]	; (8001e1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	0adb      	lsrs	r3, r3, #11
 8001e08:	f003 0307 	and.w	r3, r3, #7
 8001e0c:	4a04      	ldr	r2, [pc, #16]	; (8001e20 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001e0e:	5cd3      	ldrb	r3, [r2, r3]
 8001e10:	f003 031f 	and.w	r3, r3, #31
 8001e14:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	40021000 	.word	0x40021000
 8001e20:	08004e44 	.word	0x08004e44

08001e24 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b086      	sub	sp, #24
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001e30:	4b2a      	ldr	r3, [pc, #168]	; (8001edc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d003      	beq.n	8001e44 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001e3c:	f7ff f9a6 	bl	800118c <HAL_PWREx_GetVoltageRange>
 8001e40:	6178      	str	r0, [r7, #20]
 8001e42:	e014      	b.n	8001e6e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e44:	4a25      	ldr	r2, [pc, #148]	; (8001edc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e46:	4b25      	ldr	r3, [pc, #148]	; (8001edc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e4e:	6593      	str	r3, [r2, #88]	; 0x58
 8001e50:	4b22      	ldr	r3, [pc, #136]	; (8001edc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e58:	60fb      	str	r3, [r7, #12]
 8001e5a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001e5c:	f7ff f996 	bl	800118c <HAL_PWREx_GetVoltageRange>
 8001e60:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001e62:	4a1e      	ldr	r2, [pc, #120]	; (8001edc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e64:	4b1d      	ldr	r3, [pc, #116]	; (8001edc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e68:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e6c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e74:	d10b      	bne.n	8001e8e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2b80      	cmp	r3, #128	; 0x80
 8001e7a:	d919      	bls.n	8001eb0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2ba0      	cmp	r3, #160	; 0xa0
 8001e80:	d902      	bls.n	8001e88 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001e82:	2302      	movs	r3, #2
 8001e84:	613b      	str	r3, [r7, #16]
 8001e86:	e013      	b.n	8001eb0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001e88:	2301      	movs	r3, #1
 8001e8a:	613b      	str	r3, [r7, #16]
 8001e8c:	e010      	b.n	8001eb0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2b80      	cmp	r3, #128	; 0x80
 8001e92:	d902      	bls.n	8001e9a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001e94:	2303      	movs	r3, #3
 8001e96:	613b      	str	r3, [r7, #16]
 8001e98:	e00a      	b.n	8001eb0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2b80      	cmp	r3, #128	; 0x80
 8001e9e:	d102      	bne.n	8001ea6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	613b      	str	r3, [r7, #16]
 8001ea4:	e004      	b.n	8001eb0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2b70      	cmp	r3, #112	; 0x70
 8001eaa:	d101      	bne.n	8001eb0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001eac:	2301      	movs	r3, #1
 8001eae:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001eb0:	490b      	ldr	r1, [pc, #44]	; (8001ee0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001eb2:	4b0b      	ldr	r3, [pc, #44]	; (8001ee0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f023 0207 	bic.w	r2, r3, #7
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	4313      	orrs	r3, r2
 8001ebe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001ec0:	4b07      	ldr	r3, [pc, #28]	; (8001ee0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f003 0207 	and.w	r2, r3, #7
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d001      	beq.n	8001ed2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e000      	b.n	8001ed4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001ed2:	2300      	movs	r3, #0
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3718      	adds	r7, #24
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	40021000 	.word	0x40021000
 8001ee0:	40022000 	.word	0x40022000

08001ee4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b086      	sub	sp, #24
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001eec:	2300      	movs	r3, #0
 8001eee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d03f      	beq.n	8001f80 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001f04:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f08:	d01c      	beq.n	8001f44 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8001f0a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f0e:	d802      	bhi.n	8001f16 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d00e      	beq.n	8001f32 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8001f14:	e01f      	b.n	8001f56 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8001f16:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001f1a:	d003      	beq.n	8001f24 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8001f1c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001f20:	d01c      	beq.n	8001f5c <HAL_RCCEx_PeriphCLKConfig+0x78>
 8001f22:	e018      	b.n	8001f56 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001f24:	4a85      	ldr	r2, [pc, #532]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001f26:	4b85      	ldr	r3, [pc, #532]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001f28:	68db      	ldr	r3, [r3, #12]
 8001f2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f2e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f30:	e015      	b.n	8001f5e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	3304      	adds	r3, #4
 8001f36:	2100      	movs	r1, #0
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f000 ff41 	bl	8002dc0 <RCCEx_PLLSAI1_Config>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f42:	e00c      	b.n	8001f5e <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	3320      	adds	r3, #32
 8001f48:	2100      	movs	r1, #0
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f001 f828 	bl	8002fa0 <RCCEx_PLLSAI2_Config>
 8001f50:	4603      	mov	r3, r0
 8001f52:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f54:	e003      	b.n	8001f5e <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	74fb      	strb	r3, [r7, #19]
      break;
 8001f5a:	e000      	b.n	8001f5e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8001f5c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001f5e:	7cfb      	ldrb	r3, [r7, #19]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d10b      	bne.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001f64:	4975      	ldr	r1, [pc, #468]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001f66:	4b75      	ldr	r3, [pc, #468]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f6c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001f74:	4313      	orrs	r3, r2
 8001f76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001f7a:	e001      	b.n	8001f80 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f7c:	7cfb      	ldrb	r3, [r7, #19]
 8001f7e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d03f      	beq.n	800200c <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001f90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f94:	d01c      	beq.n	8001fd0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8001f96:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f9a:	d802      	bhi.n	8001fa2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d00e      	beq.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0xda>
 8001fa0:	e01f      	b.n	8001fe2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8001fa2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001fa6:	d003      	beq.n	8001fb0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8001fa8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001fac:	d01c      	beq.n	8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8001fae:	e018      	b.n	8001fe2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001fb0:	4a62      	ldr	r2, [pc, #392]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001fb2:	4b62      	ldr	r3, [pc, #392]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001fb4:	68db      	ldr	r3, [r3, #12]
 8001fb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fba:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001fbc:	e015      	b.n	8001fea <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	3304      	adds	r3, #4
 8001fc2:	2100      	movs	r1, #0
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f000 fefb 	bl	8002dc0 <RCCEx_PLLSAI1_Config>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001fce:	e00c      	b.n	8001fea <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	3320      	adds	r3, #32
 8001fd4:	2100      	movs	r1, #0
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f000 ffe2 	bl	8002fa0 <RCCEx_PLLSAI2_Config>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001fe0:	e003      	b.n	8001fea <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	74fb      	strb	r3, [r7, #19]
      break;
 8001fe6:	e000      	b.n	8001fea <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8001fe8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001fea:	7cfb      	ldrb	r3, [r7, #19]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d10b      	bne.n	8002008 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001ff0:	4952      	ldr	r1, [pc, #328]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001ff2:	4b52      	ldr	r3, [pc, #328]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ff8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002000:	4313      	orrs	r3, r2
 8002002:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002006:	e001      	b.n	800200c <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002008:	7cfb      	ldrb	r3, [r7, #19]
 800200a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002014:	2b00      	cmp	r3, #0
 8002016:	f000 80a0 	beq.w	800215a <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 800201a:	2300      	movs	r3, #0
 800201c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800201e:	4b47      	ldr	r3, [pc, #284]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002020:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002022:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002026:	2b00      	cmp	r3, #0
 8002028:	d101      	bne.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 800202a:	2301      	movs	r3, #1
 800202c:	e000      	b.n	8002030 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800202e:	2300      	movs	r3, #0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d00d      	beq.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002034:	4a41      	ldr	r2, [pc, #260]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002036:	4b41      	ldr	r3, [pc, #260]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002038:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800203a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800203e:	6593      	str	r3, [r2, #88]	; 0x58
 8002040:	4b3e      	ldr	r3, [pc, #248]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002042:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002044:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002048:	60bb      	str	r3, [r7, #8]
 800204a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800204c:	2301      	movs	r3, #1
 800204e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002050:	4a3b      	ldr	r2, [pc, #236]	; (8002140 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002052:	4b3b      	ldr	r3, [pc, #236]	; (8002140 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800205a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800205c:	f7fe f90e 	bl	800027c <HAL_GetTick>
 8002060:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002062:	e009      	b.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002064:	f7fe f90a 	bl	800027c <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	2b02      	cmp	r3, #2
 8002070:	d902      	bls.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	74fb      	strb	r3, [r7, #19]
        break;
 8002076:	e005      	b.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002078:	4b31      	ldr	r3, [pc, #196]	; (8002140 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002080:	2b00      	cmp	r3, #0
 8002082:	d0ef      	beq.n	8002064 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8002084:	7cfb      	ldrb	r3, [r7, #19]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d15c      	bne.n	8002144 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800208a:	4b2c      	ldr	r3, [pc, #176]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800208c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002090:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002094:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d01f      	beq.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d019      	beq.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80020a8:	4b24      	ldr	r3, [pc, #144]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020b2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80020b4:	4a21      	ldr	r2, [pc, #132]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020b6:	4b21      	ldr	r3, [pc, #132]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80020c4:	4a1d      	ldr	r2, [pc, #116]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020c6:	4b1d      	ldr	r3, [pc, #116]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80020d4:	4a19      	ldr	r2, [pc, #100]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	f003 0301 	and.w	r3, r3, #1
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d016      	beq.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020e6:	f7fe f8c9 	bl	800027c <HAL_GetTick>
 80020ea:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020ec:	e00b      	b.n	8002106 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020ee:	f7fe f8c5 	bl	800027c <HAL_GetTick>
 80020f2:	4602      	mov	r2, r0
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	1ad3      	subs	r3, r2, r3
 80020f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d902      	bls.n	8002106 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8002100:	2303      	movs	r3, #3
 8002102:	74fb      	strb	r3, [r7, #19]
            break;
 8002104:	e006      	b.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002106:	4b0d      	ldr	r3, [pc, #52]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002108:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800210c:	f003 0302 	and.w	r3, r3, #2
 8002110:	2b00      	cmp	r3, #0
 8002112:	d0ec      	beq.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8002114:	7cfb      	ldrb	r3, [r7, #19]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d10c      	bne.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800211a:	4908      	ldr	r1, [pc, #32]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800211c:	4b07      	ldr	r3, [pc, #28]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800211e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002122:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800212c:	4313      	orrs	r3, r2
 800212e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002132:	e009      	b.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002134:	7cfb      	ldrb	r3, [r7, #19]
 8002136:	74bb      	strb	r3, [r7, #18]
 8002138:	e006      	b.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0x264>
 800213a:	bf00      	nop
 800213c:	40021000 	.word	0x40021000
 8002140:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002144:	7cfb      	ldrb	r3, [r7, #19]
 8002146:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002148:	7c7b      	ldrb	r3, [r7, #17]
 800214a:	2b01      	cmp	r3, #1
 800214c:	d105      	bne.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800214e:	4a9e      	ldr	r2, [pc, #632]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002150:	4b9d      	ldr	r3, [pc, #628]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002152:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002154:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002158:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 0301 	and.w	r3, r3, #1
 8002162:	2b00      	cmp	r3, #0
 8002164:	d00a      	beq.n	800217c <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002166:	4998      	ldr	r1, [pc, #608]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002168:	4b97      	ldr	r3, [pc, #604]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800216a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800216e:	f023 0203 	bic.w	r2, r3, #3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002176:	4313      	orrs	r3, r2
 8002178:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0302 	and.w	r3, r3, #2
 8002184:	2b00      	cmp	r3, #0
 8002186:	d00a      	beq.n	800219e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002188:	498f      	ldr	r1, [pc, #572]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800218a:	4b8f      	ldr	r3, [pc, #572]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800218c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002190:	f023 020c 	bic.w	r2, r3, #12
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002198:	4313      	orrs	r3, r2
 800219a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 0304 	and.w	r3, r3, #4
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d00a      	beq.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80021aa:	4987      	ldr	r1, [pc, #540]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80021ac:	4b86      	ldr	r3, [pc, #536]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80021ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021b2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ba:	4313      	orrs	r3, r2
 80021bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 0308 	and.w	r3, r3, #8
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d00a      	beq.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80021cc:	497e      	ldr	r1, [pc, #504]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80021ce:	4b7e      	ldr	r3, [pc, #504]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80021d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021d4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021dc:	4313      	orrs	r3, r2
 80021de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0310 	and.w	r3, r3, #16
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d00a      	beq.n	8002204 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80021ee:	4976      	ldr	r1, [pc, #472]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80021f0:	4b75      	ldr	r3, [pc, #468]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80021f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021f6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021fe:	4313      	orrs	r3, r2
 8002200:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f003 0320 	and.w	r3, r3, #32
 800220c:	2b00      	cmp	r3, #0
 800220e:	d00a      	beq.n	8002226 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002210:	496d      	ldr	r1, [pc, #436]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002212:	4b6d      	ldr	r3, [pc, #436]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002214:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002218:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002220:	4313      	orrs	r3, r2
 8002222:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800222e:	2b00      	cmp	r3, #0
 8002230:	d00a      	beq.n	8002248 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002232:	4965      	ldr	r1, [pc, #404]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002234:	4b64      	ldr	r3, [pc, #400]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002236:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800223a:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002242:	4313      	orrs	r3, r2
 8002244:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002250:	2b00      	cmp	r3, #0
 8002252:	d00a      	beq.n	800226a <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002254:	495c      	ldr	r1, [pc, #368]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002256:	4b5c      	ldr	r3, [pc, #368]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002258:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800225c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002264:	4313      	orrs	r3, r2
 8002266:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002272:	2b00      	cmp	r3, #0
 8002274:	d00a      	beq.n	800228c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002276:	4954      	ldr	r1, [pc, #336]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002278:	4b53      	ldr	r3, [pc, #332]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800227a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800227e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002286:	4313      	orrs	r3, r2
 8002288:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002294:	2b00      	cmp	r3, #0
 8002296:	d00a      	beq.n	80022ae <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002298:	494b      	ldr	r1, [pc, #300]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800229a:	4b4b      	ldr	r3, [pc, #300]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800229c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022a0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022a8:	4313      	orrs	r3, r2
 80022aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d00a      	beq.n	80022d0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80022ba:	4943      	ldr	r1, [pc, #268]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80022bc:	4b42      	ldr	r3, [pc, #264]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80022be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022c2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022ca:	4313      	orrs	r3, r2
 80022cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d028      	beq.n	800232e <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80022dc:	493a      	ldr	r1, [pc, #232]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80022de:	4b3a      	ldr	r3, [pc, #232]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80022e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022e4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80022ec:	4313      	orrs	r3, r2
 80022ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80022f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80022fa:	d106      	bne.n	800230a <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022fc:	4a32      	ldr	r2, [pc, #200]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80022fe:	4b32      	ldr	r3, [pc, #200]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002300:	68db      	ldr	r3, [r3, #12]
 8002302:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002306:	60d3      	str	r3, [r2, #12]
 8002308:	e011      	b.n	800232e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800230e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002312:	d10c      	bne.n	800232e <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	3304      	adds	r3, #4
 8002318:	2101      	movs	r1, #1
 800231a:	4618      	mov	r0, r3
 800231c:	f000 fd50 	bl	8002dc0 <RCCEx_PLLSAI1_Config>
 8002320:	4603      	mov	r3, r0
 8002322:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002324:	7cfb      	ldrb	r3, [r7, #19]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d001      	beq.n	800232e <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 800232a:	7cfb      	ldrb	r3, [r7, #19]
 800232c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002336:	2b00      	cmp	r3, #0
 8002338:	d028      	beq.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800233a:	4923      	ldr	r1, [pc, #140]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800233c:	4b22      	ldr	r3, [pc, #136]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800233e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002342:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800234a:	4313      	orrs	r3, r2
 800234c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002354:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002358:	d106      	bne.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800235a:	4a1b      	ldr	r2, [pc, #108]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800235c:	4b1a      	ldr	r3, [pc, #104]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002364:	60d3      	str	r3, [r2, #12]
 8002366:	e011      	b.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800236c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002370:	d10c      	bne.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	3304      	adds	r3, #4
 8002376:	2101      	movs	r1, #1
 8002378:	4618      	mov	r0, r3
 800237a:	f000 fd21 	bl	8002dc0 <RCCEx_PLLSAI1_Config>
 800237e:	4603      	mov	r3, r0
 8002380:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002382:	7cfb      	ldrb	r3, [r7, #19]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d001      	beq.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8002388:	7cfb      	ldrb	r3, [r7, #19]
 800238a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002394:	2b00      	cmp	r3, #0
 8002396:	d02b      	beq.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002398:	490b      	ldr	r1, [pc, #44]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800239a:	4b0b      	ldr	r3, [pc, #44]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800239c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023a0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023a8:	4313      	orrs	r3, r2
 80023aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80023b6:	d109      	bne.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023b8:	4a03      	ldr	r2, [pc, #12]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023ba:	4b03      	ldr	r3, [pc, #12]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023bc:	68db      	ldr	r3, [r3, #12]
 80023be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80023c2:	60d3      	str	r3, [r2, #12]
 80023c4:	e014      	b.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80023c6:	bf00      	nop
 80023c8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023d0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80023d4:	d10c      	bne.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	3304      	adds	r3, #4
 80023da:	2101      	movs	r1, #1
 80023dc:	4618      	mov	r0, r3
 80023de:	f000 fcef 	bl	8002dc0 <RCCEx_PLLSAI1_Config>
 80023e2:	4603      	mov	r3, r0
 80023e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80023e6:	7cfb      	ldrb	r3, [r7, #19]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d001      	beq.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80023ec:	7cfb      	ldrb	r3, [r7, #19]
 80023ee:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d02f      	beq.n	800245c <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80023fc:	492b      	ldr	r1, [pc, #172]	; (80024ac <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80023fe:	4b2b      	ldr	r3, [pc, #172]	; (80024ac <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002400:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002404:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800240c:	4313      	orrs	r3, r2
 800240e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002416:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800241a:	d10d      	bne.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	3304      	adds	r3, #4
 8002420:	2102      	movs	r1, #2
 8002422:	4618      	mov	r0, r3
 8002424:	f000 fccc 	bl	8002dc0 <RCCEx_PLLSAI1_Config>
 8002428:	4603      	mov	r3, r0
 800242a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800242c:	7cfb      	ldrb	r3, [r7, #19]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d014      	beq.n	800245c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002432:	7cfb      	ldrb	r3, [r7, #19]
 8002434:	74bb      	strb	r3, [r7, #18]
 8002436:	e011      	b.n	800245c <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800243c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002440:	d10c      	bne.n	800245c <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	3320      	adds	r3, #32
 8002446:	2102      	movs	r1, #2
 8002448:	4618      	mov	r0, r3
 800244a:	f000 fda9 	bl	8002fa0 <RCCEx_PLLSAI2_Config>
 800244e:	4603      	mov	r3, r0
 8002450:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002452:	7cfb      	ldrb	r3, [r7, #19]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d001      	beq.n	800245c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002458:	7cfb      	ldrb	r3, [r7, #19]
 800245a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002464:	2b00      	cmp	r3, #0
 8002466:	d00a      	beq.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002468:	4910      	ldr	r1, [pc, #64]	; (80024ac <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800246a:	4b10      	ldr	r3, [pc, #64]	; (80024ac <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800246c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002470:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002478:	4313      	orrs	r3, r2
 800247a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d00b      	beq.n	80024a2 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800248a:	4908      	ldr	r1, [pc, #32]	; (80024ac <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800248c:	4b07      	ldr	r3, [pc, #28]	; (80024ac <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800248e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002492:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800249c:	4313      	orrs	r3, r2
 800249e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80024a2:	7cbb      	ldrb	r3, [r7, #18]
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	3718      	adds	r7, #24
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	40021000 	.word	0x40021000

080024b0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b088      	sub	sp, #32
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80024b8:	2300      	movs	r3, #0
 80024ba:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80024c2:	d137      	bne.n	8002534 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80024c4:	4bb8      	ldr	r3, [pc, #736]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80024c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024ce:	617b      	str	r3, [r7, #20]

    switch(srcclk)
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80024d6:	d014      	beq.n	8002502 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 80024d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80024dc:	d01e      	beq.n	800251c <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 80024de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024e2:	d001      	beq.n	80024e8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80024e4:	f000 bc53 	b.w	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80024e8:	4baf      	ldr	r3, [pc, #700]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80024ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024ee:	f003 0302 	and.w	r3, r3, #2
 80024f2:	2b02      	cmp	r3, #2
 80024f4:	f040 8446 	bne.w	8002d84 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
        frequency = LSE_VALUE;
 80024f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80024fc:	61fb      	str	r3, [r7, #28]
      break;
 80024fe:	f000 bc41 	b.w	8002d84 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8002502:	4ba9      	ldr	r3, [pc, #676]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002504:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002508:	f003 0302 	and.w	r3, r3, #2
 800250c:	2b02      	cmp	r3, #2
 800250e:	f040 843b 	bne.w	8002d88 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
        frequency = LSI_VALUE;
 8002512:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8002516:	61fb      	str	r3, [r7, #28]
      break;
 8002518:	f000 bc36 	b.w	8002d88 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800251c:	4ba2      	ldr	r3, [pc, #648]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002524:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002528:	f040 8430 	bne.w	8002d8c <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        frequency = HSE_VALUE / 32U;
 800252c:	4b9f      	ldr	r3, [pc, #636]	; (80027ac <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800252e:	61fb      	str	r3, [r7, #28]
      break;
 8002530:	f000 bc2c 	b.w	8002d8c <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002534:	4b9c      	ldr	r3, [pc, #624]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	f003 0303 	and.w	r3, r3, #3
 800253c:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	2b02      	cmp	r3, #2
 8002542:	d023      	beq.n	800258c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8002544:	2b03      	cmp	r3, #3
 8002546:	d02e      	beq.n	80025a6 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8002548:	2b01      	cmp	r3, #1
 800254a:	d139      	bne.n	80025c0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800254c:	4b96      	ldr	r3, [pc, #600]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f003 0302 	and.w	r3, r3, #2
 8002554:	2b02      	cmp	r3, #2
 8002556:	d116      	bne.n	8002586 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002558:	4b93      	ldr	r3, [pc, #588]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 0308 	and.w	r3, r3, #8
 8002560:	2b00      	cmp	r3, #0
 8002562:	d005      	beq.n	8002570 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 8002564:	4b90      	ldr	r3, [pc, #576]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	091b      	lsrs	r3, r3, #4
 800256a:	f003 030f 	and.w	r3, r3, #15
 800256e:	e005      	b.n	800257c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8002570:	4b8d      	ldr	r3, [pc, #564]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002572:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002576:	0a1b      	lsrs	r3, r3, #8
 8002578:	f003 030f 	and.w	r3, r3, #15
 800257c:	4a8c      	ldr	r2, [pc, #560]	; (80027b0 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 800257e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002582:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002584:	e01f      	b.n	80025c6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8002586:	2300      	movs	r3, #0
 8002588:	61bb      	str	r3, [r7, #24]
      break;
 800258a:	e01c      	b.n	80025c6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800258c:	4b86      	ldr	r3, [pc, #536]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002594:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002598:	d102      	bne.n	80025a0 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 800259a:	4b86      	ldr	r3, [pc, #536]	; (80027b4 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800259c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800259e:	e012      	b.n	80025c6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 80025a0:	2300      	movs	r3, #0
 80025a2:	61bb      	str	r3, [r7, #24]
      break;
 80025a4:	e00f      	b.n	80025c6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80025a6:	4b80      	ldr	r3, [pc, #512]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025ae:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80025b2:	d102      	bne.n	80025ba <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 80025b4:	4b80      	ldr	r3, [pc, #512]	; (80027b8 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 80025b6:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80025b8:	e005      	b.n	80025c6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 80025ba:	2300      	movs	r3, #0
 80025bc:	61bb      	str	r3, [r7, #24]
      break;
 80025be:	e002      	b.n	80025c6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 80025c0:	2300      	movs	r3, #0
 80025c2:	61bb      	str	r3, [r7, #24]
      break;
 80025c4:	bf00      	nop
    }

    switch(PeriphClk)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025cc:	f000 8337 	beq.w	8002c3e <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
 80025d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025d4:	d825      	bhi.n	8002622 <HAL_RCCEx_GetPeriphCLKFreq+0x172>
 80025d6:	2b10      	cmp	r3, #16
 80025d8:	f000 81df 	beq.w	800299a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 80025dc:	2b10      	cmp	r3, #16
 80025de:	d80f      	bhi.n	8002600 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	f000 8128 	beq.w	8002836 <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d803      	bhi.n	80025f2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	f000 80ec 	beq.w	80027c8 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 80025f0:	e3cd      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 80025f2:	2b04      	cmp	r3, #4
 80025f4:	f000 8169 	beq.w	80028ca <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 80025f8:	2b08      	cmp	r3, #8
 80025fa:	f000 819a 	beq.w	8002932 <HAL_RCCEx_GetPeriphCLKFreq+0x482>
      break;
 80025fe:	e3c6      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8002600:	2b40      	cmp	r3, #64	; 0x40
 8002602:	f000 82b3 	beq.w	8002b6c <HAL_RCCEx_GetPeriphCLKFreq+0x6bc>
 8002606:	2b40      	cmp	r3, #64	; 0x40
 8002608:	d803      	bhi.n	8002612 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 800260a:	2b20      	cmp	r3, #32
 800260c:	f000 81fd 	beq.w	8002a0a <HAL_RCCEx_GetPeriphCLKFreq+0x55a>
      break;
 8002610:	e3bd      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8002612:	2b80      	cmp	r3, #128	; 0x80
 8002614:	f000 82cd 	beq.w	8002bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8002618:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800261c:	f000 82ec 	beq.w	8002bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
      break;
 8002620:	e3b5      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8002622:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002626:	f000 822d 	beq.w	8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 800262a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800262e:	d811      	bhi.n	8002654 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8002630:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002634:	d021      	beq.n	800267a <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 8002636:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800263a:	d804      	bhi.n	8002646 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800263c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002640:	f000 833e 	beq.w	8002cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
      break;
 8002644:	e3a3      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8002646:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800264a:	d01d      	beq.n	8002688 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 800264c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002650:	d021      	beq.n	8002696 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 8002652:	e39c      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8002654:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002658:	f000 8277 	beq.w	8002b4a <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
 800265c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002660:	d804      	bhi.n	800266c <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8002662:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002666:	f000 8371 	beq.w	8002d4c <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
      break;
 800266a:	e390      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 800266c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002670:	d011      	beq.n	8002696 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8002672:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002676:	d00e      	beq.n	8002696 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 8002678:	e389      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800267a:	69b9      	ldr	r1, [r7, #24]
 800267c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002680:	f000 fd68 	bl	8003154 <RCCEx_GetSAIxPeriphCLKFreq>
 8002684:	61f8      	str	r0, [r7, #28]
      break;
 8002686:	e382      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8002688:	69b9      	ldr	r1, [r7, #24]
 800268a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800268e:	f000 fd61 	bl	8003154 <RCCEx_GetSAIxPeriphCLKFreq>
 8002692:	61f8      	str	r0, [r7, #28]
      break;
 8002694:	e37b      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8002696:	4b44      	ldr	r3, [pc, #272]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002698:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800269c:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 80026a0:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80026a8:	d023      	beq.n	80026f2 <HAL_RCCEx_GetPeriphCLKFreq+0x242>
 80026aa:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80026ae:	d003      	beq.n	80026b8 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80026b0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80026b4:	d04a      	beq.n	800274c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
          break;
 80026b6:	e086      	b.n	80027c6 <HAL_RCCEx_GetPeriphCLKFreq+0x316>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80026b8:	4b3b      	ldr	r3, [pc, #236]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0302 	and.w	r3, r3, #2
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d17b      	bne.n	80027bc <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80026c4:	4b38      	ldr	r3, [pc, #224]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 0308 	and.w	r3, r3, #8
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d005      	beq.n	80026dc <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 80026d0:	4b35      	ldr	r3, [pc, #212]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	091b      	lsrs	r3, r3, #4
 80026d6:	f003 030f 	and.w	r3, r3, #15
 80026da:	e005      	b.n	80026e8 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 80026dc:	4b32      	ldr	r3, [pc, #200]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80026de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026e2:	0a1b      	lsrs	r3, r3, #8
 80026e4:	f003 030f 	and.w	r3, r3, #15
 80026e8:	4a31      	ldr	r2, [pc, #196]	; (80027b0 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 80026ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026ee:	61fb      	str	r3, [r7, #28]
          break;
 80026f0:	e064      	b.n	80027bc <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80026f2:	4b2d      	ldr	r3, [pc, #180]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026fa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80026fe:	d15f      	bne.n	80027c0 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8002700:	4b29      	ldr	r3, [pc, #164]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002708:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800270c:	d158      	bne.n	80027c0 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
              pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800270e:	4b26      	ldr	r3, [pc, #152]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	091b      	lsrs	r3, r3, #4
 8002714:	f003 0307 	and.w	r3, r3, #7
 8002718:	3301      	adds	r3, #1
 800271a:	69ba      	ldr	r2, [r7, #24]
 800271c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002720:	61bb      	str	r3, [r7, #24]
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002722:	4b21      	ldr	r3, [pc, #132]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002724:	68db      	ldr	r3, [r3, #12]
 8002726:	0a1b      	lsrs	r3, r3, #8
 8002728:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800272c:	60fb      	str	r3, [r7, #12]
              frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 800272e:	69bb      	ldr	r3, [r7, #24]
 8002730:	68fa      	ldr	r2, [r7, #12]
 8002732:	fb02 f203 	mul.w	r2, r2, r3
 8002736:	4b1c      	ldr	r3, [pc, #112]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002738:	68db      	ldr	r3, [r3, #12]
 800273a:	0d5b      	lsrs	r3, r3, #21
 800273c:	f003 0303 	and.w	r3, r3, #3
 8002740:	3301      	adds	r3, #1
 8002742:	005b      	lsls	r3, r3, #1
 8002744:	fbb2 f3f3 	udiv	r3, r2, r3
 8002748:	61fb      	str	r3, [r7, #28]
          break;
 800274a:	e039      	b.n	80027c0 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800274c:	4b16      	ldr	r3, [pc, #88]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002754:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002758:	d134      	bne.n	80027c4 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800275a:	4b13      	ldr	r3, [pc, #76]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800275c:	691b      	ldr	r3, [r3, #16]
 800275e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002762:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002766:	d12d      	bne.n	80027c4 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
              pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002768:	4b0f      	ldr	r3, [pc, #60]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	091b      	lsrs	r3, r3, #4
 800276e:	f003 0307 	and.w	r3, r3, #7
 8002772:	3301      	adds	r3, #1
 8002774:	69ba      	ldr	r2, [r7, #24]
 8002776:	fbb2 f3f3 	udiv	r3, r2, r3
 800277a:	61bb      	str	r3, [r7, #24]
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800277c:	4b0a      	ldr	r3, [pc, #40]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800277e:	691b      	ldr	r3, [r3, #16]
 8002780:	0a1b      	lsrs	r3, r3, #8
 8002782:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002786:	60fb      	str	r3, [r7, #12]
              frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U);
 8002788:	69bb      	ldr	r3, [r7, #24]
 800278a:	68fa      	ldr	r2, [r7, #12]
 800278c:	fb02 f203 	mul.w	r2, r2, r3
 8002790:	4b05      	ldr	r3, [pc, #20]	; (80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002792:	691b      	ldr	r3, [r3, #16]
 8002794:	0d5b      	lsrs	r3, r3, #21
 8002796:	f003 0303 	and.w	r3, r3, #3
 800279a:	3301      	adds	r3, #1
 800279c:	005b      	lsls	r3, r3, #1
 800279e:	fbb2 f3f3 	udiv	r3, r2, r3
 80027a2:	61fb      	str	r3, [r7, #28]
          break;
 80027a4:	e00e      	b.n	80027c4 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 80027a6:	bf00      	nop
 80027a8:	40021000 	.word	0x40021000
 80027ac:	0003d090 	.word	0x0003d090
 80027b0:	08004e4c 	.word	0x08004e4c
 80027b4:	00f42400 	.word	0x00f42400
 80027b8:	007a1200 	.word	0x007a1200
          break;
 80027bc:	bf00      	nop
 80027be:	e2e6      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80027c0:	bf00      	nop
 80027c2:	e2e4      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80027c4:	bf00      	nop
        break;
 80027c6:	e2e2      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80027c8:	4bac      	ldr	r3, [pc, #688]	; (8002a7c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80027ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027ce:	f003 0303 	and.w	r3, r3, #3
 80027d2:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	2b03      	cmp	r3, #3
 80027d8:	d827      	bhi.n	800282a <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 80027da:	a201      	add	r2, pc, #4	; (adr r2, 80027e0 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 80027dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027e0:	080027f1 	.word	0x080027f1
 80027e4:	080027f9 	.word	0x080027f9
 80027e8:	08002801 	.word	0x08002801
 80027ec:	08002815 	.word	0x08002815
          frequency = HAL_RCC_GetPCLK2Freq();
 80027f0:	f7ff fb02 	bl	8001df8 <HAL_RCC_GetPCLK2Freq>
 80027f4:	61f8      	str	r0, [r7, #28]
          break;
 80027f6:	e01d      	b.n	8002834 <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          frequency = HAL_RCC_GetSysClockFreq();
 80027f8:	f7ff fa40 	bl	8001c7c <HAL_RCC_GetSysClockFreq>
 80027fc:	61f8      	str	r0, [r7, #28]
          break;
 80027fe:	e019      	b.n	8002834 <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002800:	4b9e      	ldr	r3, [pc, #632]	; (8002a7c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002808:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800280c:	d10f      	bne.n	800282e <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
            frequency = HSI_VALUE;
 800280e:	4b9c      	ldr	r3, [pc, #624]	; (8002a80 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8002810:	61fb      	str	r3, [r7, #28]
          break;
 8002812:	e00c      	b.n	800282e <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002814:	4b99      	ldr	r3, [pc, #612]	; (8002a7c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8002816:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800281a:	f003 0302 	and.w	r3, r3, #2
 800281e:	2b02      	cmp	r3, #2
 8002820:	d107      	bne.n	8002832 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
            frequency = LSE_VALUE;
 8002822:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002826:	61fb      	str	r3, [r7, #28]
          break;
 8002828:	e003      	b.n	8002832 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
          break;
 800282a:	bf00      	nop
 800282c:	e2af      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800282e:	bf00      	nop
 8002830:	e2ad      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8002832:	bf00      	nop
        break;
 8002834:	e2ab      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8002836:	4b91      	ldr	r3, [pc, #580]	; (8002a7c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8002838:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800283c:	f003 030c 	and.w	r3, r3, #12
 8002840:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	2b0c      	cmp	r3, #12
 8002846:	d83a      	bhi.n	80028be <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 8002848:	a201      	add	r2, pc, #4	; (adr r2, 8002850 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 800284a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800284e:	bf00      	nop
 8002850:	08002885 	.word	0x08002885
 8002854:	080028bf 	.word	0x080028bf
 8002858:	080028bf 	.word	0x080028bf
 800285c:	080028bf 	.word	0x080028bf
 8002860:	0800288d 	.word	0x0800288d
 8002864:	080028bf 	.word	0x080028bf
 8002868:	080028bf 	.word	0x080028bf
 800286c:	080028bf 	.word	0x080028bf
 8002870:	08002895 	.word	0x08002895
 8002874:	080028bf 	.word	0x080028bf
 8002878:	080028bf 	.word	0x080028bf
 800287c:	080028bf 	.word	0x080028bf
 8002880:	080028a9 	.word	0x080028a9
          frequency = HAL_RCC_GetPCLK1Freq();
 8002884:	f7ff faa2 	bl	8001dcc <HAL_RCC_GetPCLK1Freq>
 8002888:	61f8      	str	r0, [r7, #28]
          break;
 800288a:	e01d      	b.n	80028c8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = HAL_RCC_GetSysClockFreq();
 800288c:	f7ff f9f6 	bl	8001c7c <HAL_RCC_GetSysClockFreq>
 8002890:	61f8      	str	r0, [r7, #28]
          break;
 8002892:	e019      	b.n	80028c8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002894:	4b79      	ldr	r3, [pc, #484]	; (8002a7c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800289c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028a0:	d10f      	bne.n	80028c2 <HAL_RCCEx_GetPeriphCLKFreq+0x412>
            frequency = HSI_VALUE;
 80028a2:	4b77      	ldr	r3, [pc, #476]	; (8002a80 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80028a4:	61fb      	str	r3, [r7, #28]
          break;
 80028a6:	e00c      	b.n	80028c2 <HAL_RCCEx_GetPeriphCLKFreq+0x412>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80028a8:	4b74      	ldr	r3, [pc, #464]	; (8002a7c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80028aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028ae:	f003 0302 	and.w	r3, r3, #2
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d107      	bne.n	80028c6 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
            frequency = LSE_VALUE;
 80028b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80028ba:	61fb      	str	r3, [r7, #28]
          break;
 80028bc:	e003      	b.n	80028c6 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
          break;
 80028be:	bf00      	nop
 80028c0:	e265      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80028c2:	bf00      	nop
 80028c4:	e263      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80028c6:	bf00      	nop
        break;
 80028c8:	e261      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80028ca:	4b6c      	ldr	r3, [pc, #432]	; (8002a7c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80028cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028d0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80028d4:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	2b10      	cmp	r3, #16
 80028da:	d00d      	beq.n	80028f8 <HAL_RCCEx_GetPeriphCLKFreq+0x448>
 80028dc:	2b10      	cmp	r3, #16
 80028de:	d802      	bhi.n	80028e6 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d005      	beq.n	80028f0 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
          break;
 80028e4:	e024      	b.n	8002930 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
        switch(srcclk)
 80028e6:	2b20      	cmp	r3, #32
 80028e8:	d00a      	beq.n	8002900 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 80028ea:	2b30      	cmp	r3, #48	; 0x30
 80028ec:	d012      	beq.n	8002914 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          break;
 80028ee:	e01f      	b.n	8002930 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetPCLK1Freq();
 80028f0:	f7ff fa6c 	bl	8001dcc <HAL_RCC_GetPCLK1Freq>
 80028f4:	61f8      	str	r0, [r7, #28]
          break;
 80028f6:	e01b      	b.n	8002930 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetSysClockFreq();
 80028f8:	f7ff f9c0 	bl	8001c7c <HAL_RCC_GetSysClockFreq>
 80028fc:	61f8      	str	r0, [r7, #28]
          break;
 80028fe:	e017      	b.n	8002930 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002900:	4b5e      	ldr	r3, [pc, #376]	; (8002a7c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002908:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800290c:	d10d      	bne.n	800292a <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
            frequency = HSI_VALUE;
 800290e:	4b5c      	ldr	r3, [pc, #368]	; (8002a80 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8002910:	61fb      	str	r3, [r7, #28]
          break;
 8002912:	e00a      	b.n	800292a <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002914:	4b59      	ldr	r3, [pc, #356]	; (8002a7c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8002916:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800291a:	f003 0302 	and.w	r3, r3, #2
 800291e:	2b02      	cmp	r3, #2
 8002920:	d105      	bne.n	800292e <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = LSE_VALUE;
 8002922:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002926:	61fb      	str	r3, [r7, #28]
          break;
 8002928:	e001      	b.n	800292e <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 800292a:	bf00      	nop
 800292c:	e22f      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800292e:	bf00      	nop
        break;
 8002930:	e22d      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8002932:	4b52      	ldr	r3, [pc, #328]	; (8002a7c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8002934:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002938:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800293c:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	2b40      	cmp	r3, #64	; 0x40
 8002942:	d00d      	beq.n	8002960 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>
 8002944:	2b40      	cmp	r3, #64	; 0x40
 8002946:	d802      	bhi.n	800294e <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 8002948:	2b00      	cmp	r3, #0
 800294a:	d005      	beq.n	8002958 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
          break;
 800294c:	e024      	b.n	8002998 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
        switch(srcclk)
 800294e:	2b80      	cmp	r3, #128	; 0x80
 8002950:	d00a      	beq.n	8002968 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
 8002952:	2bc0      	cmp	r3, #192	; 0xc0
 8002954:	d012      	beq.n	800297c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          break;
 8002956:	e01f      	b.n	8002998 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002958:	f7ff fa38 	bl	8001dcc <HAL_RCC_GetPCLK1Freq>
 800295c:	61f8      	str	r0, [r7, #28]
          break;
 800295e:	e01b      	b.n	8002998 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetSysClockFreq();
 8002960:	f7ff f98c 	bl	8001c7c <HAL_RCC_GetSysClockFreq>
 8002964:	61f8      	str	r0, [r7, #28]
          break;
 8002966:	e017      	b.n	8002998 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002968:	4b44      	ldr	r3, [pc, #272]	; (8002a7c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002970:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002974:	d10d      	bne.n	8002992 <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
            frequency = HSI_VALUE;
 8002976:	4b42      	ldr	r3, [pc, #264]	; (8002a80 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8002978:	61fb      	str	r3, [r7, #28]
          break;
 800297a:	e00a      	b.n	8002992 <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800297c:	4b3f      	ldr	r3, [pc, #252]	; (8002a7c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800297e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002982:	f003 0302 	and.w	r3, r3, #2
 8002986:	2b02      	cmp	r3, #2
 8002988:	d105      	bne.n	8002996 <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
            frequency = LSE_VALUE;
 800298a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800298e:	61fb      	str	r3, [r7, #28]
          break;
 8002990:	e001      	b.n	8002996 <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
          break;
 8002992:	bf00      	nop
 8002994:	e1fb      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8002996:	bf00      	nop
        break;
 8002998:	e1f9      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800299a:	4b38      	ldr	r3, [pc, #224]	; (8002a7c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800299c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029a4:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029ac:	d010      	beq.n	80029d0 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
 80029ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029b2:	d802      	bhi.n	80029ba <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d007      	beq.n	80029c8 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
          break;
 80029b8:	e026      	b.n	8002a08 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
        switch(srcclk)
 80029ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80029be:	d00b      	beq.n	80029d8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 80029c0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80029c4:	d012      	beq.n	80029ec <HAL_RCCEx_GetPeriphCLKFreq+0x53c>
          break;
 80029c6:	e01f      	b.n	8002a08 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetPCLK1Freq();
 80029c8:	f7ff fa00 	bl	8001dcc <HAL_RCC_GetPCLK1Freq>
 80029cc:	61f8      	str	r0, [r7, #28]
          break;
 80029ce:	e01b      	b.n	8002a08 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetSysClockFreq();
 80029d0:	f7ff f954 	bl	8001c7c <HAL_RCC_GetSysClockFreq>
 80029d4:	61f8      	str	r0, [r7, #28]
          break;
 80029d6:	e017      	b.n	8002a08 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80029d8:	4b28      	ldr	r3, [pc, #160]	; (8002a7c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029e4:	d10d      	bne.n	8002a02 <HAL_RCCEx_GetPeriphCLKFreq+0x552>
            frequency = HSI_VALUE;
 80029e6:	4b26      	ldr	r3, [pc, #152]	; (8002a80 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80029e8:	61fb      	str	r3, [r7, #28]
          break;
 80029ea:	e00a      	b.n	8002a02 <HAL_RCCEx_GetPeriphCLKFreq+0x552>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80029ec:	4b23      	ldr	r3, [pc, #140]	; (8002a7c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80029ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029f2:	f003 0302 	and.w	r3, r3, #2
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d105      	bne.n	8002a06 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
            frequency = LSE_VALUE;
 80029fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80029fe:	61fb      	str	r3, [r7, #28]
          break;
 8002a00:	e001      	b.n	8002a06 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
          break;
 8002a02:	bf00      	nop
 8002a04:	e1c3      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8002a06:	bf00      	nop
        break;
 8002a08:	e1c1      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8002a0a:	4b1c      	ldr	r3, [pc, #112]	; (8002a7c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8002a0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a10:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002a14:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a1c:	d010      	beq.n	8002a40 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 8002a1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a22:	d802      	bhi.n	8002a2a <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d007      	beq.n	8002a38 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
          break;
 8002a28:	e026      	b.n	8002a78 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
        switch(srcclk)
 8002a2a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a2e:	d00b      	beq.n	8002a48 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8002a30:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002a34:	d012      	beq.n	8002a5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>
          break;
 8002a36:	e01f      	b.n	8002a78 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002a38:	f7ff f9c8 	bl	8001dcc <HAL_RCC_GetPCLK1Freq>
 8002a3c:	61f8      	str	r0, [r7, #28]
          break;
 8002a3e:	e01b      	b.n	8002a78 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetSysClockFreq();
 8002a40:	f7ff f91c 	bl	8001c7c <HAL_RCC_GetSysClockFreq>
 8002a44:	61f8      	str	r0, [r7, #28]
          break;
 8002a46:	e017      	b.n	8002a78 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002a48:	4b0c      	ldr	r3, [pc, #48]	; (8002a7c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a54:	d10d      	bne.n	8002a72 <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
            frequency = HSI_VALUE;
 8002a56:	4b0a      	ldr	r3, [pc, #40]	; (8002a80 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8002a58:	61fb      	str	r3, [r7, #28]
          break;
 8002a5a:	e00a      	b.n	8002a72 <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002a5c:	4b07      	ldr	r3, [pc, #28]	; (8002a7c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8002a5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a62:	f003 0302 	and.w	r3, r3, #2
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d105      	bne.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
            frequency = LSE_VALUE;
 8002a6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002a6e:	61fb      	str	r3, [r7, #28]
          break;
 8002a70:	e001      	b.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
          break;
 8002a72:	bf00      	nop
 8002a74:	e18b      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8002a76:	bf00      	nop
        break;
 8002a78:	e189      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8002a7a:	bf00      	nop
 8002a7c:	40021000 	.word	0x40021000
 8002a80:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8002a84:	4bae      	ldr	r3, [pc, #696]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8002a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a8a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a8e:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002a96:	d02f      	beq.n	8002af8 <HAL_RCCEx_GetPeriphCLKFreq+0x648>
 8002a98:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002a9c:	d003      	beq.n	8002aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8002a9e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002aa2:	d004      	beq.n	8002aae <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
          break;
 8002aa4:	e050      	b.n	8002b48 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          frequency = HAL_RCC_GetSysClockFreq();
 8002aa6:	f7ff f8e9 	bl	8001c7c <HAL_RCC_GetSysClockFreq>
 8002aaa:	61f8      	str	r0, [r7, #28]
          break;
 8002aac:	e04c      	b.n	8002b48 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U)
 8002aae:	4ba4      	ldr	r3, [pc, #656]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8002ab0:	691b      	ldr	r3, [r3, #16]
 8002ab2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d043      	beq.n	8002b42 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
            pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002aba:	4ba1      	ldr	r3, [pc, #644]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	091b      	lsrs	r3, r3, #4
 8002ac0:	f003 0307 	and.w	r3, r3, #7
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	69ba      	ldr	r2, [r7, #24]
 8002ac8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002acc:	61bb      	str	r3, [r7, #24]
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8002ace:	4b9c      	ldr	r3, [pc, #624]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8002ad0:	691b      	ldr	r3, [r3, #16]
 8002ad2:	0a1b      	lsrs	r3, r3, #8
 8002ad4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ad8:	60fb      	str	r3, [r7, #12]
            frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U);
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	68fa      	ldr	r2, [r7, #12]
 8002ade:	fb02 f203 	mul.w	r2, r2, r3
 8002ae2:	4b97      	ldr	r3, [pc, #604]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8002ae4:	691b      	ldr	r3, [r3, #16]
 8002ae6:	0e5b      	lsrs	r3, r3, #25
 8002ae8:	f003 0303 	and.w	r3, r3, #3
 8002aec:	3301      	adds	r3, #1
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002af4:	61fb      	str	r3, [r7, #28]
          break;
 8002af6:	e024      	b.n	8002b42 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U)
 8002af8:	4b91      	ldr	r3, [pc, #580]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8002afa:	695b      	ldr	r3, [r3, #20]
 8002afc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d020      	beq.n	8002b46 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
            pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002b04:	4b8e      	ldr	r3, [pc, #568]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	091b      	lsrs	r3, r3, #4
 8002b0a:	f003 0307 	and.w	r3, r3, #7
 8002b0e:	3301      	adds	r3, #1
 8002b10:	69ba      	ldr	r2, [r7, #24]
 8002b12:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b16:	61bb      	str	r3, [r7, #24]
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8002b18:	4b89      	ldr	r3, [pc, #548]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8002b1a:	695b      	ldr	r3, [r3, #20]
 8002b1c:	0a1b      	lsrs	r3, r3, #8
 8002b1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b22:	60fb      	str	r3, [r7, #12]
            frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U);
 8002b24:	69bb      	ldr	r3, [r7, #24]
 8002b26:	68fa      	ldr	r2, [r7, #12]
 8002b28:	fb02 f203 	mul.w	r2, r2, r3
 8002b2c:	4b84      	ldr	r3, [pc, #528]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8002b2e:	695b      	ldr	r3, [r3, #20]
 8002b30:	0e5b      	lsrs	r3, r3, #25
 8002b32:	f003 0303 	and.w	r3, r3, #3
 8002b36:	3301      	adds	r3, #1
 8002b38:	005b      	lsls	r3, r3, #1
 8002b3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b3e:	61fb      	str	r3, [r7, #28]
          break;
 8002b40:	e001      	b.n	8002b46 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          break;
 8002b42:	bf00      	nop
 8002b44:	e123      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8002b46:	bf00      	nop
        break;
 8002b48:	e121      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8002b4a:	4b7d      	ldr	r3, [pc, #500]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8002b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b50:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002b54:	617b      	str	r3, [r7, #20]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d103      	bne.n	8002b64 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetPCLK2Freq();
 8002b5c:	f7ff f94c 	bl	8001df8 <HAL_RCC_GetPCLK2Freq>
 8002b60:	61f8      	str	r0, [r7, #28]
        break;
 8002b62:	e114      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = HAL_RCC_GetSysClockFreq();
 8002b64:	f7ff f88a 	bl	8001c7c <HAL_RCC_GetSysClockFreq>
 8002b68:	61f8      	str	r0, [r7, #28]
        break;
 8002b6a:	e110      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8002b6c:	4b74      	ldr	r3, [pc, #464]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8002b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b72:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8002b76:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b7e:	d009      	beq.n	8002b94 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
 8002b80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b84:	d00a      	beq.n	8002b9c <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d000      	beq.n	8002b8c <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          break;
 8002b8a:	e011      	b.n	8002bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002b8c:	f7ff f91e 	bl	8001dcc <HAL_RCC_GetPCLK1Freq>
 8002b90:	61f8      	str	r0, [r7, #28]
          break;
 8002b92:	e00d      	b.n	8002bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetSysClockFreq();
 8002b94:	f7ff f872 	bl	8001c7c <HAL_RCC_GetSysClockFreq>
 8002b98:	61f8      	str	r0, [r7, #28]
          break;
 8002b9a:	e009      	b.n	8002bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002b9c:	4b68      	ldr	r3, [pc, #416]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ba4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ba8:	d101      	bne.n	8002bae <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
            frequency = HSI_VALUE;
 8002baa:	4b66      	ldr	r3, [pc, #408]	; (8002d44 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8002bac:	61fb      	str	r3, [r7, #28]
          break;
 8002bae:	bf00      	nop
        break;
 8002bb0:	e0ed      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8002bb2:	4b63      	ldr	r3, [pc, #396]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8002bb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bb8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002bbc:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002bc4:	d009      	beq.n	8002bda <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 8002bc6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bca:	d00a      	beq.n	8002be2 <HAL_RCCEx_GetPeriphCLKFreq+0x732>
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d000      	beq.n	8002bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          break;
 8002bd0:	e011      	b.n	8002bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002bd2:	f7ff f8fb 	bl	8001dcc <HAL_RCC_GetPCLK1Freq>
 8002bd6:	61f8      	str	r0, [r7, #28]
          break;
 8002bd8:	e00d      	b.n	8002bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetSysClockFreq();
 8002bda:	f7ff f84f 	bl	8001c7c <HAL_RCC_GetSysClockFreq>
 8002bde:	61f8      	str	r0, [r7, #28]
          break;
 8002be0:	e009      	b.n	8002bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002be2:	4b57      	ldr	r3, [pc, #348]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bee:	d101      	bne.n	8002bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
            frequency = HSI_VALUE;
 8002bf0:	4b54      	ldr	r3, [pc, #336]	; (8002d44 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8002bf2:	61fb      	str	r3, [r7, #28]
          break;
 8002bf4:	bf00      	nop
        break;
 8002bf6:	e0ca      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8002bf8:	4b51      	ldr	r3, [pc, #324]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8002bfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bfe:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c02:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c0a:	d009      	beq.n	8002c20 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8002c0c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002c10:	d00a      	beq.n	8002c28 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d000      	beq.n	8002c18 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
          break;
 8002c16:	e011      	b.n	8002c3c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002c18:	f7ff f8d8 	bl	8001dcc <HAL_RCC_GetPCLK1Freq>
 8002c1c:	61f8      	str	r0, [r7, #28]
          break;
 8002c1e:	e00d      	b.n	8002c3c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002c20:	f7ff f82c 	bl	8001c7c <HAL_RCC_GetSysClockFreq>
 8002c24:	61f8      	str	r0, [r7, #28]
          break;
 8002c26:	e009      	b.n	8002c3c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002c28:	4b45      	ldr	r3, [pc, #276]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c34:	d101      	bne.n	8002c3a <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            frequency = HSI_VALUE;
 8002c36:	4b43      	ldr	r3, [pc, #268]	; (8002d44 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8002c38:	61fb      	str	r3, [r7, #28]
          break;
 8002c3a:	bf00      	nop
        break;
 8002c3c:	e0a7      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8002c3e:	4b40      	ldr	r3, [pc, #256]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8002c40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c44:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002c48:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002c50:	d010      	beq.n	8002c74 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
 8002c52:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002c56:	d802      	bhi.n	8002c5e <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d007      	beq.n	8002c6c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
          break;
 8002c5c:	e02f      	b.n	8002cbe <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
        switch(srcclk)
 8002c5e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002c62:	d012      	beq.n	8002c8a <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 8002c64:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002c68:	d019      	beq.n	8002c9e <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 8002c6a:	e028      	b.n	8002cbe <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002c6c:	f7ff f8ae 	bl	8001dcc <HAL_RCC_GetPCLK1Freq>
 8002c70:	61f8      	str	r0, [r7, #28]
          break;
 8002c72:	e024      	b.n	8002cbe <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8002c74:	4b32      	ldr	r3, [pc, #200]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8002c76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c7a:	f003 0302 	and.w	r3, r3, #2
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d118      	bne.n	8002cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
            frequency = LSI_VALUE;
 8002c82:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8002c86:	61fb      	str	r3, [r7, #28]
          break;
 8002c88:	e014      	b.n	8002cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002c8a:	4b2d      	ldr	r3, [pc, #180]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c96:	d10f      	bne.n	8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
            frequency = HSI_VALUE;
 8002c98:	4b2a      	ldr	r3, [pc, #168]	; (8002d44 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8002c9a:	61fb      	str	r3, [r7, #28]
          break;
 8002c9c:	e00c      	b.n	8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002c9e:	4b28      	ldr	r3, [pc, #160]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8002ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ca4:	f003 0302 	and.w	r3, r3, #2
 8002ca8:	2b02      	cmp	r3, #2
 8002caa:	d107      	bne.n	8002cbc <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
            frequency = LSE_VALUE;
 8002cac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002cb0:	61fb      	str	r3, [r7, #28]
          break;
 8002cb2:	e003      	b.n	8002cbc <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          break;
 8002cb4:	bf00      	nop
 8002cb6:	e06a      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8002cb8:	bf00      	nop
 8002cba:	e068      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8002cbc:	bf00      	nop
        break;
 8002cbe:	e066      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8002cc0:	4b1f      	ldr	r3, [pc, #124]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8002cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cc6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002cca:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002cd2:	d010      	beq.n	8002cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x846>
 8002cd4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002cd8:	d802      	bhi.n	8002ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d007      	beq.n	8002cee <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
          break;
 8002cde:	e034      	b.n	8002d4a <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
        switch(srcclk)
 8002ce0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002ce4:	d012      	beq.n	8002d0c <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
 8002ce6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002cea:	d019      	beq.n	8002d20 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
          break;
 8002cec:	e02d      	b.n	8002d4a <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002cee:	f7ff f86d 	bl	8001dcc <HAL_RCC_GetPCLK1Freq>
 8002cf2:	61f8      	str	r0, [r7, #28]
          break;
 8002cf4:	e029      	b.n	8002d4a <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8002cf6:	4b12      	ldr	r3, [pc, #72]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8002cf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cfc:	f003 0302 	and.w	r3, r3, #2
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d118      	bne.n	8002d36 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
            frequency = LSI_VALUE;
 8002d04:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8002d08:	61fb      	str	r3, [r7, #28]
          break;
 8002d0a:	e014      	b.n	8002d36 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002d0c:	4b0c      	ldr	r3, [pc, #48]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d18:	d10f      	bne.n	8002d3a <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
            frequency = HSI_VALUE;
 8002d1a:	4b0a      	ldr	r3, [pc, #40]	; (8002d44 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8002d1c:	61fb      	str	r3, [r7, #28]
          break;
 8002d1e:	e00c      	b.n	8002d3a <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002d20:	4b07      	ldr	r3, [pc, #28]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8002d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d26:	f003 0302 	and.w	r3, r3, #2
 8002d2a:	2b02      	cmp	r3, #2
 8002d2c:	d10c      	bne.n	8002d48 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
            frequency = LSE_VALUE;
 8002d2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d32:	61fb      	str	r3, [r7, #28]
          break;
 8002d34:	e008      	b.n	8002d48 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          break;
 8002d36:	bf00      	nop
 8002d38:	e029      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8002d3a:	bf00      	nop
 8002d3c:	e027      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8002d3e:	bf00      	nop
 8002d40:	40021000 	.word	0x40021000
 8002d44:	00f42400 	.word	0x00f42400
          break;
 8002d48:	bf00      	nop
        break;
 8002d4a:	e020      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8002d4c:	4b12      	ldr	r3, [pc, #72]	; (8002d98 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 8002d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d52:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002d56:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d003      	beq.n	8002d66 <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
 8002d5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d62:	d004      	beq.n	8002d6e <HAL_RCCEx_GetPeriphCLKFreq+0x8be>
          break;
 8002d64:	e00d      	b.n	8002d82 <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002d66:	f7ff f831 	bl	8001dcc <HAL_RCC_GetPCLK1Freq>
 8002d6a:	61f8      	str	r0, [r7, #28]
          break;
 8002d6c:	e009      	b.n	8002d82 <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002d6e:	4b0a      	ldr	r3, [pc, #40]	; (8002d98 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d7a:	d101      	bne.n	8002d80 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
            frequency = HSI_VALUE;
 8002d7c:	4b07      	ldr	r3, [pc, #28]	; (8002d9c <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>)
 8002d7e:	61fb      	str	r3, [r7, #28]
          break;
 8002d80:	bf00      	nop
        break;
 8002d82:	e004      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8002d84:	bf00      	nop
 8002d86:	e002      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8002d88:	bf00      	nop
 8002d8a:	e000      	b.n	8002d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8002d8c:	bf00      	nop
    }
  }

  return(frequency);
 8002d8e:	69fb      	ldr	r3, [r7, #28]
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	3720      	adds	r7, #32
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	40021000 	.word	0x40021000
 8002d9c:	00f42400 	.word	0x00f42400

08002da0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8002da4:	4a05      	ldr	r2, [pc, #20]	; (8002dbc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002da6:	4b05      	ldr	r3, [pc, #20]	; (8002dbc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f043 0304 	orr.w	r3, r3, #4
 8002dae:	6013      	str	r3, [r2, #0]
}
 8002db0:	bf00      	nop
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	40021000 	.word	0x40021000

08002dc0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b084      	sub	sp, #16
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002dce:	4b73      	ldr	r3, [pc, #460]	; (8002f9c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002dd0:	68db      	ldr	r3, [r3, #12]
 8002dd2:	f003 0303 	and.w	r3, r3, #3
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d018      	beq.n	8002e0c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002dda:	4b70      	ldr	r3, [pc, #448]	; (8002f9c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ddc:	68db      	ldr	r3, [r3, #12]
 8002dde:	f003 0203 	and.w	r2, r3, #3
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d10d      	bne.n	8002e06 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
       ||
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d009      	beq.n	8002e06 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002df2:	4b6a      	ldr	r3, [pc, #424]	; (8002f9c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	091b      	lsrs	r3, r3, #4
 8002df8:	f003 0307 	and.w	r3, r3, #7
 8002dfc:	1c5a      	adds	r2, r3, #1
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	685b      	ldr	r3, [r3, #4]
       ||
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d044      	beq.n	8002e90 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	73fb      	strb	r3, [r7, #15]
 8002e0a:	e041      	b.n	8002e90 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	2b02      	cmp	r3, #2
 8002e12:	d00c      	beq.n	8002e2e <RCCEx_PLLSAI1_Config+0x6e>
 8002e14:	2b03      	cmp	r3, #3
 8002e16:	d013      	beq.n	8002e40 <RCCEx_PLLSAI1_Config+0x80>
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d120      	bne.n	8002e5e <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002e1c:	4b5f      	ldr	r3, [pc, #380]	; (8002f9c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0302 	and.w	r3, r3, #2
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d11d      	bne.n	8002e64 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e2c:	e01a      	b.n	8002e64 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002e2e:	4b5b      	ldr	r3, [pc, #364]	; (8002f9c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d116      	bne.n	8002e68 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e3e:	e013      	b.n	8002e68 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002e40:	4b56      	ldr	r3, [pc, #344]	; (8002f9c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d10f      	bne.n	8002e6c <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002e4c:	4b53      	ldr	r3, [pc, #332]	; (8002f9c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d109      	bne.n	8002e6c <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002e5c:	e006      	b.n	8002e6c <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	73fb      	strb	r3, [r7, #15]
      break;
 8002e62:	e004      	b.n	8002e6e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002e64:	bf00      	nop
 8002e66:	e002      	b.n	8002e6e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002e68:	bf00      	nop
 8002e6a:	e000      	b.n	8002e6e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002e6c:	bf00      	nop
    }

    if(status == HAL_OK)
 8002e6e:	7bfb      	ldrb	r3, [r7, #15]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d10d      	bne.n	8002e90 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002e74:	4849      	ldr	r0, [pc, #292]	; (8002f9c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002e76:	4b49      	ldr	r3, [pc, #292]	; (8002f9c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002e78:	68db      	ldr	r3, [r3, #12]
 8002e7a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6819      	ldr	r1, [r3, #0]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	3b01      	subs	r3, #1
 8002e88:	011b      	lsls	r3, r3, #4
 8002e8a:	430b      	orrs	r3, r1
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002e90:	7bfb      	ldrb	r3, [r7, #15]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d17d      	bne.n	8002f92 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002e96:	4a41      	ldr	r2, [pc, #260]	; (8002f9c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002e98:	4b40      	ldr	r3, [pc, #256]	; (8002f9c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002ea0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ea2:	f7fd f9eb 	bl	800027c <HAL_GetTick>
 8002ea6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002ea8:	e009      	b.n	8002ebe <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002eaa:	f7fd f9e7 	bl	800027c <HAL_GetTick>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	2b02      	cmp	r3, #2
 8002eb6:	d902      	bls.n	8002ebe <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002eb8:	2303      	movs	r3, #3
 8002eba:	73fb      	strb	r3, [r7, #15]
        break;
 8002ebc:	e005      	b.n	8002eca <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002ebe:	4b37      	ldr	r3, [pc, #220]	; (8002f9c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d1ef      	bne.n	8002eaa <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002eca:	7bfb      	ldrb	r3, [r7, #15]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d160      	bne.n	8002f92 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d111      	bne.n	8002efa <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ed6:	4831      	ldr	r0, [pc, #196]	; (8002f9c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ed8:	4b30      	ldr	r3, [pc, #192]	; (8002f9c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002eda:	691b      	ldr	r3, [r3, #16]
 8002edc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002ee0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ee4:	687a      	ldr	r2, [r7, #4]
 8002ee6:	6892      	ldr	r2, [r2, #8]
 8002ee8:	0211      	lsls	r1, r2, #8
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	68d2      	ldr	r2, [r2, #12]
 8002eee:	0912      	lsrs	r2, r2, #4
 8002ef0:	0452      	lsls	r2, r2, #17
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	6103      	str	r3, [r0, #16]
 8002ef8:	e027      	b.n	8002f4a <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d112      	bne.n	8002f26 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f00:	4826      	ldr	r0, [pc, #152]	; (8002f9c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f02:	4b26      	ldr	r3, [pc, #152]	; (8002f9c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f04:	691b      	ldr	r3, [r3, #16]
 8002f06:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002f0a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002f0e:	687a      	ldr	r2, [r7, #4]
 8002f10:	6892      	ldr	r2, [r2, #8]
 8002f12:	0211      	lsls	r1, r2, #8
 8002f14:	687a      	ldr	r2, [r7, #4]
 8002f16:	6912      	ldr	r2, [r2, #16]
 8002f18:	0852      	lsrs	r2, r2, #1
 8002f1a:	3a01      	subs	r2, #1
 8002f1c:	0552      	lsls	r2, r2, #21
 8002f1e:	430a      	orrs	r2, r1
 8002f20:	4313      	orrs	r3, r2
 8002f22:	6103      	str	r3, [r0, #16]
 8002f24:	e011      	b.n	8002f4a <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f26:	481d      	ldr	r0, [pc, #116]	; (8002f9c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f28:	4b1c      	ldr	r3, [pc, #112]	; (8002f9c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f2a:	691b      	ldr	r3, [r3, #16]
 8002f2c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002f30:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002f34:	687a      	ldr	r2, [r7, #4]
 8002f36:	6892      	ldr	r2, [r2, #8]
 8002f38:	0211      	lsls	r1, r2, #8
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	6952      	ldr	r2, [r2, #20]
 8002f3e:	0852      	lsrs	r2, r2, #1
 8002f40:	3a01      	subs	r2, #1
 8002f42:	0652      	lsls	r2, r2, #25
 8002f44:	430a      	orrs	r2, r1
 8002f46:	4313      	orrs	r3, r2
 8002f48:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002f4a:	4a14      	ldr	r2, [pc, #80]	; (8002f9c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f4c:	4b13      	ldr	r3, [pc, #76]	; (8002f9c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002f54:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f56:	f7fd f991 	bl	800027c <HAL_GetTick>
 8002f5a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002f5c:	e009      	b.n	8002f72 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002f5e:	f7fd f98d 	bl	800027c <HAL_GetTick>
 8002f62:	4602      	mov	r2, r0
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d902      	bls.n	8002f72 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	73fb      	strb	r3, [r7, #15]
          break;
 8002f70:	e005      	b.n	8002f7e <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002f72:	4b0a      	ldr	r3, [pc, #40]	; (8002f9c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d0ef      	beq.n	8002f5e <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8002f7e:	7bfb      	ldrb	r3, [r7, #15]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d106      	bne.n	8002f92 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002f84:	4905      	ldr	r1, [pc, #20]	; (8002f9c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f86:	4b05      	ldr	r3, [pc, #20]	; (8002f9c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f88:	691a      	ldr	r2, [r3, #16]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	699b      	ldr	r3, [r3, #24]
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002f92:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	3710      	adds	r7, #16
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	40021000 	.word	0x40021000

08002fa0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b084      	sub	sp, #16
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
 8002fa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002faa:	2300      	movs	r3, #0
 8002fac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002fae:	4b68      	ldr	r3, [pc, #416]	; (8003150 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002fb0:	68db      	ldr	r3, [r3, #12]
 8002fb2:	f003 0303 	and.w	r3, r3, #3
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d018      	beq.n	8002fec <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002fba:	4b65      	ldr	r3, [pc, #404]	; (8003150 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	f003 0203 	and.w	r2, r3, #3
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	d10d      	bne.n	8002fe6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
       ||
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d009      	beq.n	8002fe6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002fd2:	4b5f      	ldr	r3, [pc, #380]	; (8003150 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002fd4:	68db      	ldr	r3, [r3, #12]
 8002fd6:	091b      	lsrs	r3, r3, #4
 8002fd8:	f003 0307 	and.w	r3, r3, #7
 8002fdc:	1c5a      	adds	r2, r3, #1
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	685b      	ldr	r3, [r3, #4]
       ||
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d044      	beq.n	8003070 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	73fb      	strb	r3, [r7, #15]
 8002fea:	e041      	b.n	8003070 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	2b02      	cmp	r3, #2
 8002ff2:	d00c      	beq.n	800300e <RCCEx_PLLSAI2_Config+0x6e>
 8002ff4:	2b03      	cmp	r3, #3
 8002ff6:	d013      	beq.n	8003020 <RCCEx_PLLSAI2_Config+0x80>
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d120      	bne.n	800303e <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002ffc:	4b54      	ldr	r3, [pc, #336]	; (8003150 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0302 	and.w	r3, r3, #2
 8003004:	2b00      	cmp	r3, #0
 8003006:	d11d      	bne.n	8003044 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800300c:	e01a      	b.n	8003044 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800300e:	4b50      	ldr	r3, [pc, #320]	; (8003150 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003016:	2b00      	cmp	r3, #0
 8003018:	d116      	bne.n	8003048 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800301e:	e013      	b.n	8003048 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003020:	4b4b      	ldr	r3, [pc, #300]	; (8003150 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003028:	2b00      	cmp	r3, #0
 800302a:	d10f      	bne.n	800304c <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800302c:	4b48      	ldr	r3, [pc, #288]	; (8003150 <RCCEx_PLLSAI2_Config+0x1b0>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003034:	2b00      	cmp	r3, #0
 8003036:	d109      	bne.n	800304c <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800303c:	e006      	b.n	800304c <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	73fb      	strb	r3, [r7, #15]
      break;
 8003042:	e004      	b.n	800304e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003044:	bf00      	nop
 8003046:	e002      	b.n	800304e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003048:	bf00      	nop
 800304a:	e000      	b.n	800304e <RCCEx_PLLSAI2_Config+0xae>
      break;
 800304c:	bf00      	nop
    }

    if(status == HAL_OK)
 800304e:	7bfb      	ldrb	r3, [r7, #15]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d10d      	bne.n	8003070 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003054:	483e      	ldr	r0, [pc, #248]	; (8003150 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003056:	4b3e      	ldr	r3, [pc, #248]	; (8003150 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003058:	68db      	ldr	r3, [r3, #12]
 800305a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6819      	ldr	r1, [r3, #0]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	3b01      	subs	r3, #1
 8003068:	011b      	lsls	r3, r3, #4
 800306a:	430b      	orrs	r3, r1
 800306c:	4313      	orrs	r3, r2
 800306e:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003070:	7bfb      	ldrb	r3, [r7, #15]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d167      	bne.n	8003146 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003076:	4a36      	ldr	r2, [pc, #216]	; (8003150 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003078:	4b35      	ldr	r3, [pc, #212]	; (8003150 <RCCEx_PLLSAI2_Config+0x1b0>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003080:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003082:	f7fd f8fb 	bl	800027c <HAL_GetTick>
 8003086:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003088:	e009      	b.n	800309e <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800308a:	f7fd f8f7 	bl	800027c <HAL_GetTick>
 800308e:	4602      	mov	r2, r0
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	1ad3      	subs	r3, r2, r3
 8003094:	2b02      	cmp	r3, #2
 8003096:	d902      	bls.n	800309e <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003098:	2303      	movs	r3, #3
 800309a:	73fb      	strb	r3, [r7, #15]
        break;
 800309c:	e005      	b.n	80030aa <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800309e:	4b2c      	ldr	r3, [pc, #176]	; (8003150 <RCCEx_PLLSAI2_Config+0x1b0>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d1ef      	bne.n	800308a <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80030aa:	7bfb      	ldrb	r3, [r7, #15]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d14a      	bne.n	8003146 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d111      	bne.n	80030da <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80030b6:	4826      	ldr	r0, [pc, #152]	; (8003150 <RCCEx_PLLSAI2_Config+0x1b0>)
 80030b8:	4b25      	ldr	r3, [pc, #148]	; (8003150 <RCCEx_PLLSAI2_Config+0x1b0>)
 80030ba:	695b      	ldr	r3, [r3, #20]
 80030bc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80030c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	6892      	ldr	r2, [r2, #8]
 80030c8:	0211      	lsls	r1, r2, #8
 80030ca:	687a      	ldr	r2, [r7, #4]
 80030cc:	68d2      	ldr	r2, [r2, #12]
 80030ce:	0912      	lsrs	r2, r2, #4
 80030d0:	0452      	lsls	r2, r2, #17
 80030d2:	430a      	orrs	r2, r1
 80030d4:	4313      	orrs	r3, r2
 80030d6:	6143      	str	r3, [r0, #20]
 80030d8:	e011      	b.n	80030fe <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80030da:	481d      	ldr	r0, [pc, #116]	; (8003150 <RCCEx_PLLSAI2_Config+0x1b0>)
 80030dc:	4b1c      	ldr	r3, [pc, #112]	; (8003150 <RCCEx_PLLSAI2_Config+0x1b0>)
 80030de:	695b      	ldr	r3, [r3, #20]
 80030e0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80030e4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80030e8:	687a      	ldr	r2, [r7, #4]
 80030ea:	6892      	ldr	r2, [r2, #8]
 80030ec:	0211      	lsls	r1, r2, #8
 80030ee:	687a      	ldr	r2, [r7, #4]
 80030f0:	6912      	ldr	r2, [r2, #16]
 80030f2:	0852      	lsrs	r2, r2, #1
 80030f4:	3a01      	subs	r2, #1
 80030f6:	0652      	lsls	r2, r2, #25
 80030f8:	430a      	orrs	r2, r1
 80030fa:	4313      	orrs	r3, r2
 80030fc:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80030fe:	4a14      	ldr	r2, [pc, #80]	; (8003150 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003100:	4b13      	ldr	r3, [pc, #76]	; (8003150 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003108:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800310a:	f7fd f8b7 	bl	800027c <HAL_GetTick>
 800310e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003110:	e009      	b.n	8003126 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003112:	f7fd f8b3 	bl	800027c <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	2b02      	cmp	r3, #2
 800311e:	d902      	bls.n	8003126 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8003120:	2303      	movs	r3, #3
 8003122:	73fb      	strb	r3, [r7, #15]
          break;
 8003124:	e005      	b.n	8003132 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003126:	4b0a      	ldr	r3, [pc, #40]	; (8003150 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d0ef      	beq.n	8003112 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8003132:	7bfb      	ldrb	r3, [r7, #15]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d106      	bne.n	8003146 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003138:	4905      	ldr	r1, [pc, #20]	; (8003150 <RCCEx_PLLSAI2_Config+0x1b0>)
 800313a:	4b05      	ldr	r3, [pc, #20]	; (8003150 <RCCEx_PLLSAI2_Config+0x1b0>)
 800313c:	695a      	ldr	r2, [r3, #20]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	695b      	ldr	r3, [r3, #20]
 8003142:	4313      	orrs	r3, r2
 8003144:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003146:	7bfb      	ldrb	r3, [r7, #15]
}
 8003148:	4618      	mov	r0, r3
 800314a:	3710      	adds	r7, #16
 800314c:	46bd      	mov	sp, r7
 800314e:	bd80      	pop	{r7, pc}
 8003150:	40021000 	.word	0x40021000

08003154 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8003154:	b480      	push	{r7}
 8003156:	b089      	sub	sp, #36	; 0x24
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
 800315c:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800315e:	2300      	movs	r3, #0
 8003160:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8003162:	2300      	movs	r3, #0
 8003164:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8003166:	2300      	movs	r3, #0
 8003168:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003170:	d10c      	bne.n	800318c <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8003172:	4b62      	ldr	r3, [pc, #392]	; (80032fc <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8003174:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003178:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800317c:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800317e:	69bb      	ldr	r3, [r7, #24]
 8003180:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003184:	d112      	bne.n	80031ac <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8003186:	4b5e      	ldr	r3, [pc, #376]	; (8003300 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 8003188:	61fb      	str	r3, [r7, #28]
 800318a:	e00f      	b.n	80031ac <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003192:	d10b      	bne.n	80031ac <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8003194:	4b59      	ldr	r3, [pc, #356]	; (80032fc <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8003196:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800319a:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 800319e:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 80031a0:	69bb      	ldr	r3, [r7, #24]
 80031a2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80031a6:	d101      	bne.n	80031ac <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80031a8:	4b55      	ldr	r3, [pc, #340]	; (8003300 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 80031aa:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80031ac:	69fb      	ldr	r3, [r7, #28]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	f040 809c 	bne.w	80032ec <RCCEx_GetSAIxPeriphCLKFreq+0x198>
  {
    pllvco = InputFrequency;
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80031b8:	69bb      	ldr	r3, [r7, #24]
 80031ba:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80031be:	d003      	beq.n	80031c8 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 80031c0:	69bb      	ldr	r3, [r7, #24]
 80031c2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80031c6:	d12d      	bne.n	8003224 <RCCEx_GetSAIxPeriphCLKFreq+0xd0>
    {
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 80031c8:	4b4c      	ldr	r3, [pc, #304]	; (80032fc <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80031ca:	68db      	ldr	r3, [r3, #12]
 80031cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	f000 808b 	beq.w	80032ec <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80031d6:	4b49      	ldr	r3, [pc, #292]	; (80032fc <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80031d8:	68db      	ldr	r3, [r3, #12]
 80031da:	091b      	lsrs	r3, r3, #4
 80031dc:	f003 0307 	and.w	r3, r3, #7
 80031e0:	3301      	adds	r3, #1
 80031e2:	693a      	ldr	r2, [r7, #16]
 80031e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80031e8:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80031ea:	4b44      	ldr	r3, [pc, #272]	; (80032fc <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80031ec:	68db      	ldr	r3, [r3, #12]
 80031ee:	0a1b      	lsrs	r3, r3, #8
 80031f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80031f4:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d10a      	bne.n	8003212 <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80031fc:	4b3f      	ldr	r3, [pc, #252]	; (80032fc <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80031fe:	68db      	ldr	r3, [r3, #12]
 8003200:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003204:	2b00      	cmp	r3, #0
 8003206:	d002      	beq.n	800320e <RCCEx_GetSAIxPeriphCLKFreq+0xba>
          {
            pllp = 17U;
 8003208:	2311      	movs	r3, #17
 800320a:	617b      	str	r3, [r7, #20]
 800320c:	e001      	b.n	8003212 <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
          }
          else
          {
            pllp = 7U;
 800320e:	2307      	movs	r3, #7
 8003210:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	68fa      	ldr	r2, [r7, #12]
 8003216:	fb02 f203 	mul.w	r2, r2, r3
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003220:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 8003222:	e063      	b.n	80032ec <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8003224:	69bb      	ldr	r3, [r7, #24]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d12c      	bne.n	8003284 <RCCEx_GetSAIxPeriphCLKFreq+0x130>
    {
      if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U)
 800322a:	4b34      	ldr	r3, [pc, #208]	; (80032fc <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800322c:	691b      	ldr	r3, [r3, #16]
 800322e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003232:	2b00      	cmp	r3, #0
 8003234:	d05a      	beq.n	80032ec <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003236:	4b31      	ldr	r3, [pc, #196]	; (80032fc <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8003238:	68db      	ldr	r3, [r3, #12]
 800323a:	091b      	lsrs	r3, r3, #4
 800323c:	f003 0307 	and.w	r3, r3, #7
 8003240:	3301      	adds	r3, #1
 8003242:	693a      	ldr	r2, [r7, #16]
 8003244:	fbb2 f3f3 	udiv	r3, r2, r3
 8003248:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800324a:	4b2c      	ldr	r3, [pc, #176]	; (80032fc <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800324c:	691b      	ldr	r3, [r3, #16]
 800324e:	0a1b      	lsrs	r3, r3, #8
 8003250:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003254:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d10a      	bne.n	8003272 <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800325c:	4b27      	ldr	r3, [pc, #156]	; (80032fc <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800325e:	691b      	ldr	r3, [r3, #16]
 8003260:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003264:	2b00      	cmp	r3, #0
 8003266:	d002      	beq.n	800326e <RCCEx_GetSAIxPeriphCLKFreq+0x11a>
          {
            pllp = 17U;
 8003268:	2311      	movs	r3, #17
 800326a:	617b      	str	r3, [r7, #20]
 800326c:	e001      	b.n	8003272 <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
          }
          else
          {
            pllp = 7U;
 800326e:	2307      	movs	r3, #7
 8003270:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	68fa      	ldr	r2, [r7, #12]
 8003276:	fb02 f203 	mul.w	r2, r2, r3
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003280:	61fb      	str	r3, [r7, #28]
 8003282:	e033      	b.n	80032ec <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8003284:	69bb      	ldr	r3, [r7, #24]
 8003286:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800328a:	d003      	beq.n	8003294 <RCCEx_GetSAIxPeriphCLKFreq+0x140>
 800328c:	69bb      	ldr	r3, [r7, #24]
 800328e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003292:	d12b      	bne.n	80032ec <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    {
      if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U)
 8003294:	4b19      	ldr	r3, [pc, #100]	; (80032fc <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8003296:	695b      	ldr	r3, [r3, #20]
 8003298:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800329c:	2b00      	cmp	r3, #0
 800329e:	d025      	beq.n	80032ec <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80032a0:	4b16      	ldr	r3, [pc, #88]	; (80032fc <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	091b      	lsrs	r3, r3, #4
 80032a6:	f003 0307 	and.w	r3, r3, #7
 80032aa:	3301      	adds	r3, #1
 80032ac:	693a      	ldr	r2, [r7, #16]
 80032ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b2:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80032b4:	4b11      	ldr	r3, [pc, #68]	; (80032fc <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80032b6:	695b      	ldr	r3, [r3, #20]
 80032b8:	0a1b      	lsrs	r3, r3, #8
 80032ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80032be:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d10a      	bne.n	80032dc <RCCEx_GetSAIxPeriphCLKFreq+0x188>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80032c6:	4b0d      	ldr	r3, [pc, #52]	; (80032fc <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80032c8:	695b      	ldr	r3, [r3, #20]
 80032ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d002      	beq.n	80032d8 <RCCEx_GetSAIxPeriphCLKFreq+0x184>
          {
            pllp = 17U;
 80032d2:	2311      	movs	r3, #17
 80032d4:	617b      	str	r3, [r7, #20]
 80032d6:	e001      	b.n	80032dc <RCCEx_GetSAIxPeriphCLKFreq+0x188>
          }
          else
          {
            pllp = 7U;
 80032d8:	2307      	movs	r3, #7
 80032da:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	68fa      	ldr	r2, [r7, #12]
 80032e0:	fb02 f203 	mul.w	r2, r2, r3
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ea:	61fb      	str	r3, [r7, #28]
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80032ec:	69fb      	ldr	r3, [r7, #28]
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3724      	adds	r7, #36	; 0x24
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop
 80032fc:	40021000 	.word	0x40021000
 8003300:	001fff68 	.word	0x001fff68

08003304 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2b00      	cmp	r3, #0
 8003314:	f000 8092 	beq.w	800343c <HAL_RTC_Init+0x138>
  {
    status = HAL_OK;
 8003318:	2300      	movs	r3, #0
 800331a:	73fb      	strb	r3, [r7, #15]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003322:	b2db      	uxtb	r3, r3
 8003324:	2b00      	cmp	r3, #0
 8003326:	d106      	bne.n	8003336 <HAL_RTC_Init+0x32>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2200      	movs	r2, #0
 800332c:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	f000 f888 	bl	8003446 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2202      	movs	r2, #2
 800333a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	22ca      	movs	r2, #202	; 0xca
 8003344:	625a      	str	r2, [r3, #36]	; 0x24
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	2253      	movs	r2, #83	; 0x53
 800334c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Initialization mode */
    if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f000 f8a9 	bl	80034a6 <RTC_EnterInitMode>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d00a      	beq.n	8003370 <HAL_RTC_Init+0x6c>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	22ff      	movs	r2, #255	; 0xff
 8003360:	625a      	str	r2, [r3, #36]	; 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2204      	movs	r2, #4
 8003366:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      status = HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	73fb      	strb	r3, [r7, #15]
 800336e:	e065      	b.n	800343c <HAL_RTC_Init+0x138>
#if defined(STM32L412xx) || defined(STM32L422xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800337e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003382:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	687a      	ldr	r2, [r7, #4]
 800338a:	6812      	ldr	r2, [r2, #0]
 800338c:	6891      	ldr	r1, [r2, #8]
 800338e:	687a      	ldr	r2, [r7, #4]
 8003390:	6850      	ldr	r0, [r2, #4]
 8003392:	687a      	ldr	r2, [r7, #4]
 8003394:	6912      	ldr	r2, [r2, #16]
 8003396:	4310      	orrs	r0, r2
 8003398:	687a      	ldr	r2, [r7, #4]
 800339a:	6992      	ldr	r2, [r2, #24]
 800339c:	4302      	orrs	r2, r0
 800339e:	430a      	orrs	r2, r1
 80033a0:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	687a      	ldr	r2, [r7, #4]
 80033a8:	68d2      	ldr	r2, [r2, #12]
 80033aa:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	687a      	ldr	r2, [r7, #4]
 80033b2:	6812      	ldr	r2, [r2, #0]
 80033b4:	6911      	ldr	r1, [r2, #16]
 80033b6:	687a      	ldr	r2, [r7, #4]
 80033b8:	6892      	ldr	r2, [r2, #8]
 80033ba:	0412      	lsls	r2, r2, #16
 80033bc:	430a      	orrs	r2, r1
 80033be:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx)
      CLEAR_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
#else
      CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	687a      	ldr	r2, [r7, #4]
 80033c6:	6812      	ldr	r2, [r2, #0]
 80033c8:	68d2      	ldr	r2, [r2, #12]
 80033ca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033ce:	60da      	str	r2, [r3, #12]
#endif

      /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	f003 0320 	and.w	r3, r3, #32
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d10f      	bne.n	80033fe <HAL_RTC_Init+0xfa>
      {
        if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f000 f83b 	bl	800345a <HAL_RTC_WaitForSynchro>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d009      	beq.n	80033fe <HAL_RTC_Init+0xfa>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	22ff      	movs	r2, #255	; 0xff
 80033f0:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2204      	movs	r2, #4
 80033f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
          status = HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	73fb      	strb	r3, [r7, #15]
        }
      }

      if (status == HAL_OK)
 80033fe:	7bfb      	ldrb	r3, [r7, #15]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d11b      	bne.n	800343c <HAL_RTC_Init+0x138>
      {
#if defined(STM32L412xx) || defined(STM32L422xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	687a      	ldr	r2, [r7, #4]
 800340a:	6812      	ldr	r2, [r2, #0]
 800340c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800340e:	f022 0203 	bic.w	r2, r2, #3
 8003412:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	6812      	ldr	r2, [r2, #0]
 800341c:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	69d0      	ldr	r0, [r2, #28]
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	6952      	ldr	r2, [r2, #20]
 8003426:	4302      	orrs	r2, r0
 8003428:	430a      	orrs	r2, r1
 800342a:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	22ff      	movs	r2, #255	; 0xff
 8003432:	625a      	str	r2, [r3, #36]	; 0x24

        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2201      	movs	r2, #1
 8003438:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 800343c:	7bfb      	ldrb	r3, [r7, #15]
}
 800343e:	4618      	mov	r0, r3
 8003440:	3710      	adds	r7, #16
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}

08003446 <HAL_RTC_MspInit>:
  * @brief  Initialize the RTC MSP.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003446:	b480      	push	{r7}
 8003448:	b083      	sub	sp, #12
 800344a:	af00      	add	r7, sp, #0
 800344c:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_MspInit could be implemented in the user file
   */
}
 800344e:	bf00      	nop
 8003450:	370c      	adds	r7, #12
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr

0800345a <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800345a:	b580      	push	{r7, lr}
 800345c:	b084      	sub	sp, #16
 800345e:	af00      	add	r7, sp, #0
 8003460:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	687a      	ldr	r2, [r7, #4]
 8003468:	6812      	ldr	r2, [r2, #0]
 800346a:	68d2      	ldr	r2, [r2, #12]
 800346c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003470:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8003472:	f7fc ff03 	bl	800027c <HAL_GetTick>
 8003476:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx)
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003478:	e009      	b.n	800348e <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800347a:	f7fc feff 	bl	800027c <HAL_GetTick>
 800347e:	4602      	mov	r2, r0
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	1ad3      	subs	r3, r2, r3
 8003484:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003488:	d901      	bls.n	800348e <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e007      	b.n	800349e <HAL_RTC_WaitForSynchro+0x44>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	68db      	ldr	r3, [r3, #12]
 8003494:	f003 0320 	and.w	r3, r3, #32
 8003498:	2b00      	cmp	r3, #0
 800349a:	d0ee      	beq.n	800347a <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800349c:	2300      	movs	r3, #0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3710      	adds	r7, #16
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}

080034a6 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80034a6:	b580      	push	{r7, lr}
 80034a8:	b084      	sub	sp, #16
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	6078      	str	r0, [r7, #4]
        return HAL_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d119      	bne.n	80034f0 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f04f 32ff 	mov.w	r2, #4294967295
 80034c4:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80034c6:	f7fc fed9 	bl	800027c <HAL_GetTick>
 80034ca:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80034cc:	e009      	b.n	80034e2 <RTC_EnterInitMode+0x3c>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 80034ce:	f7fc fed5 	bl	800027c <HAL_GetTick>
 80034d2:	4602      	mov	r2, r0
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	1ad3      	subs	r3, r2, r3
 80034d8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80034dc:	d901      	bls.n	80034e2 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 80034de:	2303      	movs	r3, #3
 80034e0:	e007      	b.n	80034f2 <RTC_EnterInitMode+0x4c>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	68db      	ldr	r3, [r3, #12]
 80034e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d0ee      	beq.n	80034ce <RTC_EnterInitMode+0x28>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) */

  return HAL_OK;
 80034f0:	2300      	movs	r3, #0
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3710      	adds	r7, #16
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
	...

080034fc <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b088      	sub	sp, #32
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR;
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d101      	bne.n	800350e <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e14a      	b.n	80037a4 <HAL_SAI_Init+0x2a8>
      return HAL_ERROR;
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8003514:	b2db      	uxtb	r3, r3
 8003516:	2b00      	cmp	r3, #0
 8003518:	d106      	bne.n	8003528 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2200      	movs	r2, #0
 800351e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f000 fd1a 	bl	8003f5c <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	f000 f94d 	bl	80037c8 <SAI_Disable>
 800352e:	4603      	mov	r3, r0
 8003530:	2b00      	cmp	r3, #0
 8003532:	d001      	beq.n	8003538 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	e135      	b.n	80037a4 <HAL_SAI_Init+0x2a8>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2202      	movs	r2, #2
 800353c:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	68db      	ldr	r3, [r3, #12]
 8003544:	2b01      	cmp	r3, #1
 8003546:	d007      	beq.n	8003558 <HAL_SAI_Init+0x5c>
 8003548:	2b01      	cmp	r3, #1
 800354a:	d302      	bcc.n	8003552 <HAL_SAI_Init+0x56>
 800354c:	2b02      	cmp	r3, #2
 800354e:	d006      	beq.n	800355e <HAL_SAI_Init+0x62>
 8003550:	e008      	b.n	8003564 <HAL_SAI_Init+0x68>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8003552:	2300      	movs	r3, #0
 8003554:	61fb      	str	r3, [r7, #28]
      break;
 8003556:	e008      	b.n	800356a <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8003558:	2310      	movs	r3, #16
 800355a:	61fb      	str	r3, [r7, #28]
      break;
 800355c:	e005      	b.n	800356a <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800355e:	2320      	movs	r3, #32
 8003560:	61fb      	str	r3, [r7, #28]
      break;
 8003562:	e002      	b.n	800356a <HAL_SAI_Init+0x6e>
    default :
      tmpregisterGCR = 0;
 8003564:	2300      	movs	r3, #0
 8003566:	61fb      	str	r3, [r7, #28]
      break;
 8003568:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	2b03      	cmp	r3, #3
 8003570:	d81d      	bhi.n	80035ae <HAL_SAI_Init+0xb2>
 8003572:	a201      	add	r2, pc, #4	; (adr r2, 8003578 <HAL_SAI_Init+0x7c>)
 8003574:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003578:	08003589 	.word	0x08003589
 800357c:	0800358f 	.word	0x0800358f
 8003580:	08003597 	.word	0x08003597
 8003584:	0800359f 	.word	0x0800359f
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8003588:	2300      	movs	r3, #0
 800358a:	617b      	str	r3, [r7, #20]
      break;
 800358c:	e012      	b.n	80035b4 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800358e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003592:	617b      	str	r3, [r7, #20]
      break;
 8003594:	e00e      	b.n	80035b4 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8003596:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800359a:	617b      	str	r3, [r7, #20]
      break;
 800359c:	e00a      	b.n	80035b4 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800359e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80035a2:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80035a4:	69fb      	ldr	r3, [r7, #28]
 80035a6:	f043 0301 	orr.w	r3, r3, #1
 80035aa:	61fb      	str	r3, [r7, #28]
      break;
 80035ac:	e002      	b.n	80035b4 <HAL_SAI_Init+0xb8>
    default :
      syncen_bits = 0;
 80035ae:	2300      	movs	r3, #0
 80035b0:	617b      	str	r3, [r7, #20]
      break;
 80035b2:	bf00      	nop

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a7c      	ldr	r2, [pc, #496]	; (80037ac <HAL_SAI_Init+0x2b0>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d004      	beq.n	80035c8 <HAL_SAI_Init+0xcc>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a7b      	ldr	r2, [pc, #492]	; (80037b0 <HAL_SAI_Init+0x2b4>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d103      	bne.n	80035d0 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 80035c8:	4a7a      	ldr	r2, [pc, #488]	; (80037b4 <HAL_SAI_Init+0x2b8>)
 80035ca:	69fb      	ldr	r3, [r7, #28]
 80035cc:	6013      	str	r3, [r2, #0]
 80035ce:	e002      	b.n	80035d6 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 80035d0:	4a79      	ldr	r2, [pc, #484]	; (80037b8 <HAL_SAI_Init+0x2bc>)
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	6013      	str	r3, [r2, #0]

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */
  /* STM32L496xx || STM32L4A6xx || */
  /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	69db      	ldr	r3, [r3, #28]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d038      	beq.n	8003650 <HAL_SAI_Init+0x154>
    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a72      	ldr	r2, [pc, #456]	; (80037ac <HAL_SAI_Init+0x2b0>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d004      	beq.n	80035f2 <HAL_SAI_Init+0xf6>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a70      	ldr	r2, [pc, #448]	; (80037b0 <HAL_SAI_Init+0x2b4>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d105      	bne.n	80035fe <HAL_SAI_Init+0x102>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80035f2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80035f6:	f7fe ff5b 	bl	80024b0 <HAL_RCCEx_GetPeriphCLKFreq>
 80035fa:	6138      	str	r0, [r7, #16]
 80035fc:	e004      	b.n	8003608 <HAL_SAI_Init+0x10c>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80035fe:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003602:	f7fe ff55 	bl	80024b0 <HAL_RCCEx_GetPeriphCLKFreq>
 8003606:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8003608:	693a      	ldr	r2, [r7, #16]
 800360a:	4613      	mov	r3, r2
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	4413      	add	r3, r2
 8003610:	005b      	lsls	r3, r3, #1
 8003612:	461a      	mov	r2, r3
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	69db      	ldr	r3, [r3, #28]
 8003618:	025b      	lsls	r3, r3, #9
 800361a:	fbb2 f3f3 	udiv	r3, r2, r3
 800361e:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	4a66      	ldr	r2, [pc, #408]	; (80037bc <HAL_SAI_Init+0x2c0>)
 8003624:	fba2 2303 	umull	r2, r3, r2, r3
 8003628:	08da      	lsrs	r2, r3, #3
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800362e:	68f9      	ldr	r1, [r7, #12]
 8003630:	4b62      	ldr	r3, [pc, #392]	; (80037bc <HAL_SAI_Init+0x2c0>)
 8003632:	fba3 2301 	umull	r2, r3, r3, r1
 8003636:	08da      	lsrs	r2, r3, #3
 8003638:	4613      	mov	r3, r2
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	4413      	add	r3, r2
 800363e:	005b      	lsls	r3, r3, #1
 8003640:	1aca      	subs	r2, r1, r3
 8003642:	2a08      	cmp	r2, #8
 8003644:	d904      	bls.n	8003650 <HAL_SAI_Init+0x154>
    {
      hsai->Init.Mckdiv += 1U;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6a1b      	ldr	r3, [r3, #32]
 800364a:	1c5a      	adds	r2, r3, #1
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d003      	beq.n	8003660 <HAL_SAI_Init+0x164>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	2b02      	cmp	r3, #2
 800365e:	d109      	bne.n	8003674 <HAL_SAI_Init+0x178>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003664:	2b01      	cmp	r3, #1
 8003666:	d101      	bne.n	800366c <HAL_SAI_Init+0x170>
 8003668:	2300      	movs	r3, #0
 800366a:	e001      	b.n	8003670 <HAL_SAI_Init+0x174>
 800366c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003670:	61bb      	str	r3, [r7, #24]
 8003672:	e008      	b.n	8003686 <HAL_SAI_Init+0x18a>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003678:	2b01      	cmp	r3, #1
 800367a:	d102      	bne.n	8003682 <HAL_SAI_Init+0x186>
 800367c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003680:	e000      	b.n	8003684 <HAL_SAI_Init+0x188>
 8003682:	2300      	movs	r3, #0
 8003684:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	6819      	ldr	r1, [r3, #0]
 8003690:	4b4b      	ldr	r3, [pc, #300]	; (80037c0 <HAL_SAI_Init+0x2c4>)
 8003692:	400b      	ands	r3, r1
 8003694:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	687a      	ldr	r2, [r7, #4]
 800369c:	6812      	ldr	r2, [r2, #0]
 800369e:	6811      	ldr	r1, [r2, #0]
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	6850      	ldr	r0, [r2, #4]
 80036a4:	687a      	ldr	r2, [r7, #4]
 80036a6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80036a8:	4310      	orrs	r0, r2
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	6b52      	ldr	r2, [r2, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80036ae:	4310      	orrs	r0, r2
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80036b0:	687a      	ldr	r2, [r7, #4]
 80036b2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80036b4:	4310      	orrs	r0, r2
 80036b6:	69ba      	ldr	r2, [r7, #24]
 80036b8:	4310      	orrs	r0, r2
                          ckstr_bits | syncen_bits |                             \
 80036ba:	697a      	ldr	r2, [r7, #20]
 80036bc:	4310      	orrs	r0, r2
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	6a52      	ldr	r2, [r2, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 80036c2:	4310      	orrs	r0, r2
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80036c4:	687a      	ldr	r2, [r7, #4]
 80036c6:	6912      	ldr	r2, [r2, #16]
 80036c8:	4310      	orrs	r0, r2
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80036ca:	687a      	ldr	r2, [r7, #4]
 80036cc:	6952      	ldr	r2, [r2, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80036ce:	4310      	orrs	r0, r2
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80036d0:	687a      	ldr	r2, [r7, #4]
 80036d2:	6a12      	ldr	r2, [r2, #32]
 80036d4:	0512      	lsls	r2, r2, #20
 80036d6:	4302      	orrs	r2, r0
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80036d8:	430a      	orrs	r2, r1
 80036da:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80036ea:	f023 030f 	bic.w	r3, r3, #15
 80036ee:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	687a      	ldr	r2, [r7, #4]
 80036f6:	6812      	ldr	r2, [r2, #0]
 80036f8:	6851      	ldr	r1, [r2, #4]
 80036fa:	687a      	ldr	r2, [r7, #4]
 80036fc:	6990      	ldr	r0, [r2, #24]
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003702:	4310      	orrs	r0, r2
 8003704:	687a      	ldr	r2, [r7, #4]
 8003706:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003708:	4302      	orrs	r2, r0
 800370a:	430a      	orrs	r2, r1
 800370c:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	6899      	ldr	r1, [r3, #8]
 8003718:	4b2a      	ldr	r3, [pc, #168]	; (80037c4 <HAL_SAI_Init+0x2c8>)
 800371a:	400b      	ands	r3, r1
 800371c:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	6812      	ldr	r2, [r2, #0]
 8003726:	6891      	ldr	r1, [r2, #8]
 8003728:	687a      	ldr	r2, [r7, #4]
 800372a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800372c:	1e50      	subs	r0, r2, #1
                           hsai->FrameInit.FSOffset |
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	6d12      	ldr	r2, [r2, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8003732:	4310      	orrs	r0, r2
                           hsai->FrameInit.FSDefinition |
 8003734:	687a      	ldr	r2, [r7, #4]
 8003736:	6c92      	ldr	r2, [r2, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 8003738:	4310      	orrs	r0, r2
                           hsai->FrameInit.FSPolarity   |
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 800373e:	4310      	orrs	r0, r2
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8003740:	687a      	ldr	r2, [r7, #4]
 8003742:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003744:	3a01      	subs	r2, #1
 8003746:	0212      	lsls	r2, r2, #8
                           hsai->FrameInit.FSPolarity   |
 8003748:	4302      	orrs	r2, r0
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800374a:	430a      	orrs	r2, r1
 800374c:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	68d9      	ldr	r1, [r3, #12]
 8003758:	f24f 0320 	movw	r3, #61472	; 0xf020
 800375c:	400b      	ands	r3, r1
 800375e:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	687a      	ldr	r2, [r7, #4]
 8003766:	6812      	ldr	r2, [r2, #0]
 8003768:	68d1      	ldr	r1, [r2, #12]
 800376a:	687a      	ldr	r2, [r7, #4]
 800376c:	6d50      	ldr	r0, [r2, #84]	; 0x54
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003772:	4310      	orrs	r0, r2
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8003778:	0412      	lsls	r2, r2, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800377a:	4310      	orrs	r0, r2
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800377c:	687a      	ldr	r2, [r7, #4]
 800377e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003780:	3a01      	subs	r2, #1
 8003782:	0212      	lsls	r2, r2, #8
 8003784:	4302      	orrs	r2, r0
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8003786:	430a      	orrs	r2, r1
 8003788:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2200      	movs	r2, #0
 800378e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2201      	movs	r2, #1
 8003796:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2200      	movs	r2, #0
 800379e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80037a2:	2300      	movs	r3, #0
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3720      	adds	r7, #32
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	40015404 	.word	0x40015404
 80037b0:	40015424 	.word	0x40015424
 80037b4:	40015400 	.word	0x40015400
 80037b8:	40015800 	.word	0x40015800
 80037bc:	cccccccd 	.word	0xcccccccd
 80037c0:	ff05c010 	.word	0xff05c010
 80037c4:	fff88000 	.word	0xfff88000

080037c8 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80037c8:	b490      	push	{r4, r7}
 80037ca:	b084      	sub	sp, #16
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80037d0:	4b15      	ldr	r3, [pc, #84]	; (8003828 <SAI_Disable+0x60>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a15      	ldr	r2, [pc, #84]	; (800382c <SAI_Disable+0x64>)
 80037d6:	fba2 2303 	umull	r2, r3, r2, r3
 80037da:	0b1b      	lsrs	r3, r3, #12
 80037dc:	009c      	lsls	r4, r3, #2
  HAL_StatusTypeDef status = HAL_OK;
 80037de:	2300      	movs	r3, #0
 80037e0:	73fb      	strb	r3, [r7, #15]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	687a      	ldr	r2, [r7, #4]
 80037e8:	6812      	ldr	r2, [r2, #0]
 80037ea:	6812      	ldr	r2, [r2, #0]
 80037ec:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80037f0:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80037f2:	2c00      	cmp	r4, #0
 80037f4:	d10a      	bne.n	800380c <SAI_Disable+0x44>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80037fc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 8003806:	2303      	movs	r3, #3
 8003808:	73fb      	strb	r3, [r7, #15]
      break;
 800380a:	e007      	b.n	800381c <SAI_Disable+0x54>
    }
    count--;
 800380c:	3c01      	subs	r4, #1
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003818:	2b00      	cmp	r3, #0
 800381a:	d1ea      	bne.n	80037f2 <SAI_Disable+0x2a>

  return status;
 800381c:	7bfb      	ldrb	r3, [r7, #15]
}
 800381e:	4618      	mov	r0, r3
 8003820:	3710      	adds	r7, #16
 8003822:	46bd      	mov	sp, r7
 8003824:	bc90      	pop	{r4, r7}
 8003826:	4770      	bx	lr
 8003828:	20000000 	.word	0x20000000
 800382c:	95cbec1b 	.word	0x95cbec1b

08003830 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	char g[] = "HELLO";
 8003836:	4a21      	ldr	r2, [pc, #132]	; (80038bc <main+0x8c>)
 8003838:	463b      	mov	r3, r7
 800383a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800383e:	6018      	str	r0, [r3, #0]
 8003840:	3304      	adds	r3, #4
 8003842:	8019      	strh	r1, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003844:	f7fc fcc0 	bl	80001c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003848:	f000 f8a8 	bl	800399c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800384c:	f000 fa94 	bl	8003d78 <MX_GPIO_Init>
  MX_QUADSPI_Init();
 8003850:	f000 f9be 	bl	8003bd0 <MX_QUADSPI_Init>
  MX_SAI1_Init();
 8003854:	f000 fa0a 	bl	8003c6c <MX_SAI1_Init>
  MX_LCD_Init();
 8003858:	f000 f982 	bl	8003b60 <MX_LCD_Init>
  BSP_LCD_GLASS_Init();
 800385c:	f000 fbfc 	bl	8004058 <BSP_LCD_GLASS_Init>
  MX_I2C1_Init();
 8003860:	f000 f93e 	bl	8003ae0 <MX_I2C1_Init>
  MX_RTC_Init();
 8003864:	f000 f9da 	bl	8003c1c <MX_RTC_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(joy_event == fJOY_CENTER)
 8003868:	4b15      	ldr	r3, [pc, #84]	; (80038c0 <main+0x90>)
 800386a:	781b      	ldrb	r3, [r3, #0]
 800386c:	2b05      	cmp	r3, #5
 800386e:	d106      	bne.n	800387e <main+0x4e>
	  {
		  BSP_LCD_GLASS_DisplayString(g); joy_event = fJOY_NONE;
 8003870:	463b      	mov	r3, r7
 8003872:	4618      	mov	r0, r3
 8003874:	f000 fc86 	bl	8004184 <BSP_LCD_GLASS_DisplayString>
 8003878:	4b11      	ldr	r3, [pc, #68]	; (80038c0 <main+0x90>)
 800387a:	2200      	movs	r2, #0
 800387c:	701a      	strb	r2, [r3, #0]
	  }
	  if(joy_event == fJOY_DOWN)
 800387e:	4b10      	ldr	r3, [pc, #64]	; (80038c0 <main+0x90>)
 8003880:	781b      	ldrb	r3, [r3, #0]
 8003882:	2b01      	cmp	r3, #1
 8003884:	d104      	bne.n	8003890 <main+0x60>
	  {
		  BSP_LCD_GLASS_Clear(); joy_event = fJOY_NONE;
 8003886:	f000 fcab 	bl	80041e0 <BSP_LCD_GLASS_Clear>
 800388a:	4b0d      	ldr	r3, [pc, #52]	; (80038c0 <main+0x90>)
 800388c:	2200      	movs	r2, #0
 800388e:	701a      	strb	r2, [r3, #0]
	  }
	  if(joy_event == fJOY_UP)
 8003890:	4b0b      	ldr	r3, [pc, #44]	; (80038c0 <main+0x90>)
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	2b02      	cmp	r3, #2
 8003896:	d10a      	bne.n	80038ae <main+0x7e>
	  {
		  HAL_GPIO_TogglePin(GPIOE, LED_G_Pin);
 8003898:	f44f 7180 	mov.w	r1, #256	; 0x100
 800389c:	4809      	ldr	r0, [pc, #36]	; (80038c4 <main+0x94>)
 800389e:	f7fd f92d 	bl	8000afc <HAL_GPIO_TogglePin>
		  BSP_LCD_GLASS_DisplayBar(LCD_BAR_0);
 80038a2:	2001      	movs	r0, #1
 80038a4:	f000 fc12 	bl	80040cc <BSP_LCD_GLASS_DisplayBar>
		  joy_event = fJOY_NONE;
 80038a8:	4b05      	ldr	r3, [pc, #20]	; (80038c0 <main+0x90>)
 80038aa:	2200      	movs	r2, #0
 80038ac:	701a      	strb	r2, [r3, #0]
	  }

	  HAL_LCD_UpdateDisplayRequest(&hlcd);
 80038ae:	4806      	ldr	r0, [pc, #24]	; (80038c8 <main+0x98>)
 80038b0:	f7fd fbfd 	bl	80010ae <HAL_LCD_UpdateDisplayRequest>
	  HAL_Delay(100);
 80038b4:	2064      	movs	r0, #100	; 0x64
 80038b6:	f7fc fced 	bl	8000294 <HAL_Delay>
	  if(joy_event == fJOY_CENTER)
 80038ba:	e7d5      	b.n	8003868 <main+0x38>
 80038bc:	08004de4 	.word	0x08004de4
 80038c0:	20000020 	.word	0x20000020
 80038c4:	48001000 	.word	0x48001000
 80038c8:	20000164 	.word	0x20000164

080038cc <HAL_GPIO_EXTI_Callback>:
  }
  /* USER CODE END 3 */
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	4603      	mov	r3, r0
 80038d4:	80fb      	strh	r3, [r7, #6]
	//HAL_GPIO_TogglePin(GPIOB, LED_R_Pin);

	switch(GPIO_Pin)
 80038d6:	88fb      	ldrh	r3, [r7, #6]
 80038d8:	3b01      	subs	r3, #1
 80038da:	2b1f      	cmp	r3, #31
 80038dc:	d855      	bhi.n	800398a <HAL_GPIO_EXTI_Callback+0xbe>
 80038de:	a201      	add	r2, pc, #4	; (adr r2, 80038e4 <HAL_GPIO_EXTI_Callback+0x18>)
 80038e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038e4:	0800396d 	.word	0x0800396d
 80038e8:	08003975 	.word	0x08003975
 80038ec:	0800398b 	.word	0x0800398b
 80038f0:	0800397d 	.word	0x0800397d
 80038f4:	0800398b 	.word	0x0800398b
 80038f8:	0800398b 	.word	0x0800398b
 80038fc:	0800398b 	.word	0x0800398b
 8003900:	08003985 	.word	0x08003985
 8003904:	0800398b 	.word	0x0800398b
 8003908:	0800398b 	.word	0x0800398b
 800390c:	0800398b 	.word	0x0800398b
 8003910:	0800398b 	.word	0x0800398b
 8003914:	0800398b 	.word	0x0800398b
 8003918:	0800398b 	.word	0x0800398b
 800391c:	0800398b 	.word	0x0800398b
 8003920:	0800398b 	.word	0x0800398b
 8003924:	0800398b 	.word	0x0800398b
 8003928:	0800398b 	.word	0x0800398b
 800392c:	0800398b 	.word	0x0800398b
 8003930:	0800398b 	.word	0x0800398b
 8003934:	0800398b 	.word	0x0800398b
 8003938:	0800398b 	.word	0x0800398b
 800393c:	0800398b 	.word	0x0800398b
 8003940:	0800398b 	.word	0x0800398b
 8003944:	0800398b 	.word	0x0800398b
 8003948:	0800398b 	.word	0x0800398b
 800394c:	0800398b 	.word	0x0800398b
 8003950:	0800398b 	.word	0x0800398b
 8003954:	0800398b 	.word	0x0800398b
 8003958:	0800398b 	.word	0x0800398b
 800395c:	0800398b 	.word	0x0800398b
 8003960:	08003965 	.word	0x08003965
	{
	case JOY_DOWN_Pin:
		joy_event = fJOY_DOWN;
 8003964:	4b0c      	ldr	r3, [pc, #48]	; (8003998 <HAL_GPIO_EXTI_Callback+0xcc>)
 8003966:	2201      	movs	r2, #1
 8003968:	701a      	strb	r2, [r3, #0]
		break;
 800396a:	e00f      	b.n	800398c <HAL_GPIO_EXTI_Callback+0xc0>
	case JOY_CENTER_Pin:
		joy_event = fJOY_CENTER;
 800396c:	4b0a      	ldr	r3, [pc, #40]	; (8003998 <HAL_GPIO_EXTI_Callback+0xcc>)
 800396e:	2205      	movs	r2, #5
 8003970:	701a      	strb	r2, [r3, #0]
		break;
 8003972:	e00b      	b.n	800398c <HAL_GPIO_EXTI_Callback+0xc0>
	case JOY_LEFT_Pin:
		joy_event = fJOY_LEFT;
 8003974:	4b08      	ldr	r3, [pc, #32]	; (8003998 <HAL_GPIO_EXTI_Callback+0xcc>)
 8003976:	2203      	movs	r2, #3
 8003978:	701a      	strb	r2, [r3, #0]
			break;
 800397a:	e007      	b.n	800398c <HAL_GPIO_EXTI_Callback+0xc0>
	case JOY_RIGHT_Pin:
		joy_event = fJOY_RIGHT;
 800397c:	4b06      	ldr	r3, [pc, #24]	; (8003998 <HAL_GPIO_EXTI_Callback+0xcc>)
 800397e:	2204      	movs	r2, #4
 8003980:	701a      	strb	r2, [r3, #0]
			break;
 8003982:	e003      	b.n	800398c <HAL_GPIO_EXTI_Callback+0xc0>
	case JOY_UP_Pin:
		joy_event = fJOY_UP;
 8003984:	4b04      	ldr	r3, [pc, #16]	; (8003998 <HAL_GPIO_EXTI_Callback+0xcc>)
 8003986:	2202      	movs	r2, #2
 8003988:	701a      	strb	r2, [r3, #0]
	default:
		//joy_event = fJOY_NONE;
	break;
 800398a:	bf00      	nop
	}

}
 800398c:	bf00      	nop
 800398e:	370c      	adds	r7, #12
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr
 8003998:	20000020 	.word	0x20000020

0800399c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b0b8      	sub	sp, #224	; 0xe0
 80039a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80039a2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80039a6:	2244      	movs	r2, #68	; 0x44
 80039a8:	2100      	movs	r1, #0
 80039aa:	4618      	mov	r0, r3
 80039ac:	f001 fa06 	bl	8004dbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80039b0:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80039b4:	2200      	movs	r2, #0
 80039b6:	601a      	str	r2, [r3, #0]
 80039b8:	605a      	str	r2, [r3, #4]
 80039ba:	609a      	str	r2, [r3, #8]
 80039bc:	60da      	str	r2, [r3, #12]
 80039be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80039c0:	463b      	mov	r3, r7
 80039c2:	2288      	movs	r2, #136	; 0x88
 80039c4:	2100      	movs	r1, #0
 80039c6:	4618      	mov	r0, r3
 80039c8:	f001 f9f8 	bl	8004dbc <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 80039cc:	f7fd fbce 	bl	800116c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80039d0:	4a41      	ldr	r2, [pc, #260]	; (8003ad8 <SystemClock_Config+0x13c>)
 80039d2:	4b41      	ldr	r3, [pc, #260]	; (8003ad8 <SystemClock_Config+0x13c>)
 80039d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039d8:	f023 0318 	bic.w	r3, r3, #24
 80039dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 80039e0:	231c      	movs	r3, #28
 80039e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80039e6:	2301      	movs	r3, #1
 80039e8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80039ec:	2301      	movs	r3, #1
 80039ee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80039f2:	2301      	movs	r3, #1
 80039f4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80039f8:	2300      	movs	r3, #0
 80039fa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80039fe:	2360      	movs	r3, #96	; 0x60
 8003a00:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003a04:	2302      	movs	r3, #2
 8003a06:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003a10:	2301      	movs	r3, #1
 8003a12:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 8003a16:	2328      	movs	r3, #40	; 0x28
 8003a18:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8003a1c:	2307      	movs	r3, #7
 8003a1e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003a22:	2302      	movs	r3, #2
 8003a24:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003a28:	2302      	movs	r3, #2
 8003a2a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003a2e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003a32:	4618      	mov	r0, r3
 8003a34:	f7fd fce0 	bl	80013f8 <HAL_RCC_OscConfig>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d001      	beq.n	8003a42 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8003a3e:	f000 fa85 	bl	8003f4c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003a42:	230f      	movs	r3, #15
 8003a44:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003a48:	2303      	movs	r3, #3
 8003a4a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003a54:	2300      	movs	r3, #0
 8003a56:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003a60:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8003a64:	2104      	movs	r1, #4
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7fe f82a 	bl	8001ac0 <HAL_RCC_ClockConfig>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <SystemClock_Config+0xda>
  {
    Error_Handler();
 8003a72:	f000 fa6b 	bl	8003f4c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_SAI1
 8003a76:	4b19      	ldr	r3, [pc, #100]	; (8003adc <SystemClock_Config+0x140>)
 8003a78:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003a82:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a86:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8003a92:	2310      	movs	r3, #16
 8003a94:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8003a96:	2307      	movs	r3, #7
 8003a98:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8003a9a:	2302      	movs	r3, #2
 8003a9c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8003a9e:	2302      	movs	r3, #2
 8003aa0:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8003aa2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003aa6:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003aa8:	463b      	mov	r3, r7
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f7fe fa1a 	bl	8001ee4 <HAL_RCCEx_PeriphCLKConfig>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d001      	beq.n	8003aba <SystemClock_Config+0x11e>
  {
    Error_Handler();
 8003ab6:	f000 fa49 	bl	8003f4c <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003aba:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003abe:	f7fd fb73 	bl	80011a8 <HAL_PWREx_ControlVoltageScaling>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d001      	beq.n	8003acc <SystemClock_Config+0x130>
  {
    Error_Handler();
 8003ac8:	f000 fa40 	bl	8003f4c <Error_Handler>
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8003acc:	f7ff f968 	bl	8002da0 <HAL_RCCEx_EnableMSIPLLMode>
}
 8003ad0:	bf00      	nop
 8003ad2:	37e0      	adds	r7, #224	; 0xe0
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	40021000 	.word	0x40021000
 8003adc:	00020840 	.word	0x00020840

08003ae0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003ae4:	4b1b      	ldr	r3, [pc, #108]	; (8003b54 <MX_I2C1_Init+0x74>)
 8003ae6:	4a1c      	ldr	r2, [pc, #112]	; (8003b58 <MX_I2C1_Init+0x78>)
 8003ae8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8003aea:	4b1a      	ldr	r3, [pc, #104]	; (8003b54 <MX_I2C1_Init+0x74>)
 8003aec:	4a1b      	ldr	r2, [pc, #108]	; (8003b5c <MX_I2C1_Init+0x7c>)
 8003aee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003af0:	4b18      	ldr	r3, [pc, #96]	; (8003b54 <MX_I2C1_Init+0x74>)
 8003af2:	2200      	movs	r2, #0
 8003af4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003af6:	4b17      	ldr	r3, [pc, #92]	; (8003b54 <MX_I2C1_Init+0x74>)
 8003af8:	2201      	movs	r2, #1
 8003afa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003afc:	4b15      	ldr	r3, [pc, #84]	; (8003b54 <MX_I2C1_Init+0x74>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003b02:	4b14      	ldr	r3, [pc, #80]	; (8003b54 <MX_I2C1_Init+0x74>)
 8003b04:	2200      	movs	r2, #0
 8003b06:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003b08:	4b12      	ldr	r3, [pc, #72]	; (8003b54 <MX_I2C1_Init+0x74>)
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003b0e:	4b11      	ldr	r3, [pc, #68]	; (8003b54 <MX_I2C1_Init+0x74>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003b14:	4b0f      	ldr	r3, [pc, #60]	; (8003b54 <MX_I2C1_Init+0x74>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003b1a:	480e      	ldr	r0, [pc, #56]	; (8003b54 <MX_I2C1_Init+0x74>)
 8003b1c:	f7fd f818 	bl	8000b50 <HAL_I2C_Init>
 8003b20:	4603      	mov	r3, r0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d001      	beq.n	8003b2a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003b26:	f000 fa11 	bl	8003f4c <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003b2a:	2100      	movs	r1, #0
 8003b2c:	4809      	ldr	r0, [pc, #36]	; (8003b54 <MX_I2C1_Init+0x74>)
 8003b2e:	f7fd f8a7 	bl	8000c80 <HAL_I2CEx_ConfigAnalogFilter>
 8003b32:	4603      	mov	r3, r0
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d001      	beq.n	8003b3c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003b38:	f000 fa08 	bl	8003f4c <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003b3c:	2100      	movs	r1, #0
 8003b3e:	4805      	ldr	r0, [pc, #20]	; (8003b54 <MX_I2C1_Init+0x74>)
 8003b40:	f7fd f8e9 	bl	8000d16 <HAL_I2CEx_ConfigDigitalFilter>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d001      	beq.n	8003b4e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003b4a:	f000 f9ff 	bl	8003f4c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003b4e:	bf00      	nop
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	bf00      	nop
 8003b54:	20000070 	.word	0x20000070
 8003b58:	40005400 	.word	0x40005400
 8003b5c:	10909cec 	.word	0x10909cec

08003b60 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8003b64:	4b18      	ldr	r3, [pc, #96]	; (8003bc8 <MX_LCD_Init+0x68>)
 8003b66:	4a19      	ldr	r2, [pc, #100]	; (8003bcc <MX_LCD_Init+0x6c>)
 8003b68:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8003b6a:	4b17      	ldr	r3, [pc, #92]	; (8003bc8 <MX_LCD_Init+0x68>)
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8003b70:	4b15      	ldr	r3, [pc, #84]	; (8003bc8 <MX_LCD_Init+0x68>)
 8003b72:	2200      	movs	r2, #0
 8003b74:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 8003b76:	4b14      	ldr	r3, [pc, #80]	; (8003bc8 <MX_LCD_Init+0x68>)
 8003b78:	220c      	movs	r2, #12
 8003b7a:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8003b7c:	4b12      	ldr	r3, [pc, #72]	; (8003bc8 <MX_LCD_Init+0x68>)
 8003b7e:	2200      	movs	r2, #0
 8003b80:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8003b82:	4b11      	ldr	r3, [pc, #68]	; (8003bc8 <MX_LCD_Init+0x68>)
 8003b84:	2200      	movs	r2, #0
 8003b86:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8003b88:	4b0f      	ldr	r3, [pc, #60]	; (8003bc8 <MX_LCD_Init+0x68>)
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8003b8e:	4b0e      	ldr	r3, [pc, #56]	; (8003bc8 <MX_LCD_Init+0x68>)
 8003b90:	2200      	movs	r2, #0
 8003b92:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8003b94:	4b0c      	ldr	r3, [pc, #48]	; (8003bc8 <MX_LCD_Init+0x68>)
 8003b96:	2200      	movs	r2, #0
 8003b98:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 8003b9a:	4b0b      	ldr	r3, [pc, #44]	; (8003bc8 <MX_LCD_Init+0x68>)
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8003ba0:	4b09      	ldr	r3, [pc, #36]	; (8003bc8 <MX_LCD_Init+0x68>)
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8003ba6:	4b08      	ldr	r3, [pc, #32]	; (8003bc8 <MX_LCD_Init+0x68>)
 8003ba8:	2200      	movs	r2, #0
 8003baa:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 8003bac:	4b06      	ldr	r3, [pc, #24]	; (8003bc8 <MX_LCD_Init+0x68>)
 8003bae:	2200      	movs	r2, #0
 8003bb0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8003bb2:	4805      	ldr	r0, [pc, #20]	; (8003bc8 <MX_LCD_Init+0x68>)
 8003bb4:	f7fd f8fc 	bl	8000db0 <HAL_LCD_Init>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d001      	beq.n	8003bc2 <MX_LCD_Init+0x62>
  {
    Error_Handler();
 8003bbe:	f000 f9c5 	bl	8003f4c <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 8003bc2:	bf00      	nop
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	20000164 	.word	0x20000164
 8003bcc:	40002400 	.word	0x40002400

08003bd0 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8003bd4:	4b0f      	ldr	r3, [pc, #60]	; (8003c14 <MX_QUADSPI_Init+0x44>)
 8003bd6:	4a10      	ldr	r2, [pc, #64]	; (8003c18 <MX_QUADSPI_Init+0x48>)
 8003bd8:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8003bda:	4b0e      	ldr	r3, [pc, #56]	; (8003c14 <MX_QUADSPI_Init+0x44>)
 8003bdc:	22ff      	movs	r2, #255	; 0xff
 8003bde:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8003be0:	4b0c      	ldr	r3, [pc, #48]	; (8003c14 <MX_QUADSPI_Init+0x44>)
 8003be2:	2201      	movs	r2, #1
 8003be4:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8003be6:	4b0b      	ldr	r3, [pc, #44]	; (8003c14 <MX_QUADSPI_Init+0x44>)
 8003be8:	2200      	movs	r2, #0
 8003bea:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8003bec:	4b09      	ldr	r3, [pc, #36]	; (8003c14 <MX_QUADSPI_Init+0x44>)
 8003bee:	2201      	movs	r2, #1
 8003bf0:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8003bf2:	4b08      	ldr	r3, [pc, #32]	; (8003c14 <MX_QUADSPI_Init+0x44>)
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8003bf8:	4b06      	ldr	r3, [pc, #24]	; (8003c14 <MX_QUADSPI_Init+0x44>)
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8003bfe:	4805      	ldr	r0, [pc, #20]	; (8003c14 <MX_QUADSPI_Init+0x44>)
 8003c00:	f7fd fb28 	bl	8001254 <HAL_QSPI_Init>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d001      	beq.n	8003c0e <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8003c0a:	f000 f99f 	bl	8003f4c <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8003c0e:	bf00      	nop
 8003c10:	bd80      	pop	{r7, pc}
 8003c12:	bf00      	nop
 8003c14:	20000224 	.word	0x20000224
 8003c18:	a0001000 	.word	0xa0001000

08003c1c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8003c20:	4b10      	ldr	r3, [pc, #64]	; (8003c64 <MX_RTC_Init+0x48>)
 8003c22:	4a11      	ldr	r2, [pc, #68]	; (8003c68 <MX_RTC_Init+0x4c>)
 8003c24:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003c26:	4b0f      	ldr	r3, [pc, #60]	; (8003c64 <MX_RTC_Init+0x48>)
 8003c28:	2200      	movs	r2, #0
 8003c2a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003c2c:	4b0d      	ldr	r3, [pc, #52]	; (8003c64 <MX_RTC_Init+0x48>)
 8003c2e:	227f      	movs	r2, #127	; 0x7f
 8003c30:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8003c32:	4b0c      	ldr	r3, [pc, #48]	; (8003c64 <MX_RTC_Init+0x48>)
 8003c34:	22ff      	movs	r2, #255	; 0xff
 8003c36:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003c38:	4b0a      	ldr	r3, [pc, #40]	; (8003c64 <MX_RTC_Init+0x48>)
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003c3e:	4b09      	ldr	r3, [pc, #36]	; (8003c64 <MX_RTC_Init+0x48>)
 8003c40:	2200      	movs	r2, #0
 8003c42:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003c44:	4b07      	ldr	r3, [pc, #28]	; (8003c64 <MX_RTC_Init+0x48>)
 8003c46:	2200      	movs	r2, #0
 8003c48:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003c4a:	4b06      	ldr	r3, [pc, #24]	; (8003c64 <MX_RTC_Init+0x48>)
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003c50:	4804      	ldr	r0, [pc, #16]	; (8003c64 <MX_RTC_Init+0x48>)
 8003c52:	f7ff fb57 	bl	8003304 <HAL_RTC_Init>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d001      	beq.n	8003c60 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 8003c5c:	f000 f976 	bl	8003f4c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003c60:	bf00      	nop
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	20000140 	.word	0x20000140
 8003c68:	40002800 	.word	0x40002800

08003c6c <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8003c70:	4b3c      	ldr	r3, [pc, #240]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003c72:	4a3d      	ldr	r2, [pc, #244]	; (8003d68 <MX_SAI1_Init+0xfc>)
 8003c74:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8003c76:	4b3b      	ldr	r3, [pc, #236]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003c78:	2200      	movs	r2, #0
 8003c7a:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8003c7c:	4b39      	ldr	r3, [pc, #228]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003c7e:	2200      	movs	r2, #0
 8003c80:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 8003c82:	4b38      	ldr	r3, [pc, #224]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003c84:	2240      	movs	r2, #64	; 0x40
 8003c86:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8003c88:	4b36      	ldr	r3, [pc, #216]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8003c8e:	4b35      	ldr	r3, [pc, #212]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003c90:	2200      	movs	r2, #0
 8003c92:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8003c94:	4b33      	ldr	r3, [pc, #204]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003c96:	2200      	movs	r2, #0
 8003c98:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8003c9a:	4b32      	ldr	r3, [pc, #200]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8003ca0:	4b30      	ldr	r3, [pc, #192]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8003ca6:	4b2f      	ldr	r3, [pc, #188]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003ca8:	2200      	movs	r2, #0
 8003caa:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8003cac:	4b2d      	ldr	r3, [pc, #180]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003cae:	4a2f      	ldr	r2, [pc, #188]	; (8003d6c <MX_SAI1_Init+0x100>)
 8003cb0:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8003cb2:	4b2c      	ldr	r3, [pc, #176]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8003cb8:	4b2a      	ldr	r3, [pc, #168]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003cba:	2200      	movs	r2, #0
 8003cbc:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8003cbe:	4b29      	ldr	r3, [pc, #164]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8003cc4:	4b27      	ldr	r3, [pc, #156]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8003cca:	4b26      	ldr	r3, [pc, #152]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003ccc:	2208      	movs	r2, #8
 8003cce:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8003cd0:	4b24      	ldr	r3, [pc, #144]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8003cd6:	4b23      	ldr	r3, [pc, #140]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003cd8:	2200      	movs	r2, #0
 8003cda:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8003cdc:	4b21      	ldr	r3, [pc, #132]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003cde:	2200      	movs	r2, #0
 8003ce0:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8003ce2:	4b20      	ldr	r3, [pc, #128]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8003ce8:	4b1e      	ldr	r3, [pc, #120]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003cea:	2200      	movs	r2, #0
 8003cec:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8003cee:	4b1d      	ldr	r3, [pc, #116]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8003cf4:	4b1b      	ldr	r3, [pc, #108]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8003cfa:	4b1a      	ldr	r3, [pc, #104]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8003d00:	4818      	ldr	r0, [pc, #96]	; (8003d64 <MX_SAI1_Init+0xf8>)
 8003d02:	f7ff fbfb 	bl	80034fc <HAL_SAI_Init>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d001      	beq.n	8003d10 <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 8003d0c:	f000 f91e 	bl	8003f4c <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 8003d10:	4b17      	ldr	r3, [pc, #92]	; (8003d70 <MX_SAI1_Init+0x104>)
 8003d12:	4a18      	ldr	r2, [pc, #96]	; (8003d74 <MX_SAI1_Init+0x108>)
 8003d14:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_SPDIF_PROTOCOL;
 8003d16:	4b16      	ldr	r3, [pc, #88]	; (8003d70 <MX_SAI1_Init+0x104>)
 8003d18:	2204      	movs	r2, #4
 8003d1a:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODEMASTER_TX;
 8003d1c:	4b14      	ldr	r3, [pc, #80]	; (8003d70 <MX_SAI1_Init+0x104>)
 8003d1e:	2200      	movs	r2, #0
 8003d20:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.Synchro = SAI_ASYNCHRONOUS;
 8003d22:	4b13      	ldr	r3, [pc, #76]	; (8003d70 <MX_SAI1_Init+0x104>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8003d28:	4b11      	ldr	r3, [pc, #68]	; (8003d70 <MX_SAI1_Init+0x104>)
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8003d2e:	4b10      	ldr	r3, [pc, #64]	; (8003d70 <MX_SAI1_Init+0x104>)
 8003d30:	2200      	movs	r2, #0
 8003d32:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8003d34:	4b0e      	ldr	r3, [pc, #56]	; (8003d70 <MX_SAI1_Init+0x104>)
 8003d36:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8003d3a:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8003d3c:	4b0c      	ldr	r3, [pc, #48]	; (8003d70 <MX_SAI1_Init+0x104>)
 8003d3e:	2200      	movs	r2, #0
 8003d40:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8003d42:	4b0b      	ldr	r3, [pc, #44]	; (8003d70 <MX_SAI1_Init+0x104>)
 8003d44:	2200      	movs	r2, #0
 8003d46:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8003d48:	4b09      	ldr	r3, [pc, #36]	; (8003d70 <MX_SAI1_Init+0x104>)
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8003d4e:	4808      	ldr	r0, [pc, #32]	; (8003d70 <MX_SAI1_Init+0x104>)
 8003d50:	f7ff fbd4 	bl	80034fc <HAL_SAI_Init>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d001      	beq.n	8003d5e <MX_SAI1_Init+0xf2>
  {
    Error_Handler();
 8003d5a:	f000 f8f7 	bl	8003f4c <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8003d5e:	bf00      	nop
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	200001a0 	.word	0x200001a0
 8003d68:	40015404 	.word	0x40015404
 8003d6c:	0002ee00 	.word	0x0002ee00
 8003d70:	200000bc 	.word	0x200000bc
 8003d74:	40015424 	.word	0x40015424

08003d78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b08c      	sub	sp, #48	; 0x30
 8003d7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d7e:	f107 031c 	add.w	r3, r7, #28
 8003d82:	2200      	movs	r2, #0
 8003d84:	601a      	str	r2, [r3, #0]
 8003d86:	605a      	str	r2, [r3, #4]
 8003d88:	609a      	str	r2, [r3, #8]
 8003d8a:	60da      	str	r2, [r3, #12]
 8003d8c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003d8e:	4a6a      	ldr	r2, [pc, #424]	; (8003f38 <MX_GPIO_Init+0x1c0>)
 8003d90:	4b69      	ldr	r3, [pc, #420]	; (8003f38 <MX_GPIO_Init+0x1c0>)
 8003d92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d94:	f043 0310 	orr.w	r3, r3, #16
 8003d98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003d9a:	4b67      	ldr	r3, [pc, #412]	; (8003f38 <MX_GPIO_Init+0x1c0>)
 8003d9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d9e:	f003 0310 	and.w	r3, r3, #16
 8003da2:	61bb      	str	r3, [r7, #24]
 8003da4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003da6:	4a64      	ldr	r2, [pc, #400]	; (8003f38 <MX_GPIO_Init+0x1c0>)
 8003da8:	4b63      	ldr	r3, [pc, #396]	; (8003f38 <MX_GPIO_Init+0x1c0>)
 8003daa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dac:	f043 0304 	orr.w	r3, r3, #4
 8003db0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003db2:	4b61      	ldr	r3, [pc, #388]	; (8003f38 <MX_GPIO_Init+0x1c0>)
 8003db4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003db6:	f003 0304 	and.w	r3, r3, #4
 8003dba:	617b      	str	r3, [r7, #20]
 8003dbc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003dbe:	4a5e      	ldr	r2, [pc, #376]	; (8003f38 <MX_GPIO_Init+0x1c0>)
 8003dc0:	4b5d      	ldr	r3, [pc, #372]	; (8003f38 <MX_GPIO_Init+0x1c0>)
 8003dc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003dc8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003dca:	4b5b      	ldr	r3, [pc, #364]	; (8003f38 <MX_GPIO_Init+0x1c0>)
 8003dcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dd2:	613b      	str	r3, [r7, #16]
 8003dd4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dd6:	4a58      	ldr	r2, [pc, #352]	; (8003f38 <MX_GPIO_Init+0x1c0>)
 8003dd8:	4b57      	ldr	r3, [pc, #348]	; (8003f38 <MX_GPIO_Init+0x1c0>)
 8003dda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ddc:	f043 0301 	orr.w	r3, r3, #1
 8003de0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003de2:	4b55      	ldr	r3, [pc, #340]	; (8003f38 <MX_GPIO_Init+0x1c0>)
 8003de4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003de6:	f003 0301 	and.w	r3, r3, #1
 8003dea:	60fb      	str	r3, [r7, #12]
 8003dec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dee:	4a52      	ldr	r2, [pc, #328]	; (8003f38 <MX_GPIO_Init+0x1c0>)
 8003df0:	4b51      	ldr	r3, [pc, #324]	; (8003f38 <MX_GPIO_Init+0x1c0>)
 8003df2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003df4:	f043 0302 	orr.w	r3, r3, #2
 8003df8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003dfa:	4b4f      	ldr	r3, [pc, #316]	; (8003f38 <MX_GPIO_Init+0x1c0>)
 8003dfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dfe:	f003 0302 	and.w	r3, r3, #2
 8003e02:	60bb      	str	r3, [r7, #8]
 8003e04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003e06:	4a4c      	ldr	r2, [pc, #304]	; (8003f38 <MX_GPIO_Init+0x1c0>)
 8003e08:	4b4b      	ldr	r3, [pc, #300]	; (8003f38 <MX_GPIO_Init+0x1c0>)
 8003e0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e0c:	f043 0308 	orr.w	r3, r3, #8
 8003e10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003e12:	4b49      	ldr	r3, [pc, #292]	; (8003f38 <MX_GPIO_Init+0x1c0>)
 8003e14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e16:	f003 0308 	and.w	r3, r3, #8
 8003e1a:	607b      	str	r3, [r7, #4]
 8003e1c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LED_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f240 1109 	movw	r1, #265	; 0x109
 8003e24:	4845      	ldr	r0, [pc, #276]	; (8003f3c <MX_GPIO_Init+0x1c4>)
 8003e26:	f7fc fe51 	bl	8000acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MAG_CS_GPIO_Port, MAG_CS_Pin, GPIO_PIN_RESET);
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	2101      	movs	r1, #1
 8003e2e:	4844      	ldr	r0, [pc, #272]	; (8003f40 <MX_GPIO_Init+0x1c8>)
 8003e30:	f7fc fe4c 	bl	8000acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 8003e34:	2200      	movs	r2, #0
 8003e36:	2104      	movs	r1, #4
 8003e38:	4842      	ldr	r0, [pc, #264]	; (8003f44 <MX_GPIO_Init+0x1cc>)
 8003e3a:	f7fc fe47 	bl	8000acc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : AUDIO_RST_Pin LED_G_Pin XL_CS_Pin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin|LED_G_Pin|XL_CS_Pin;
 8003e3e:	f240 1309 	movw	r3, #265	; 0x109
 8003e42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e44:	2301      	movs	r3, #1
 8003e46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003e50:	f107 031c 	add.w	r3, r7, #28
 8003e54:	4619      	mov	r1, r3
 8003e56:	4839      	ldr	r0, [pc, #228]	; (8003f3c <MX_GPIO_Init+0x1c4>)
 8003e58:	f7fc fc90 	bl	800077c <HAL_GPIO_Init>

  /*Configure GPIO pin : MAG_CS_Pin */
  GPIO_InitStruct.Pin = MAG_CS_Pin;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e60:	2301      	movs	r3, #1
 8003e62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e64:	2300      	movs	r3, #0
 8003e66:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(MAG_CS_GPIO_Port, &GPIO_InitStruct);
 8003e6c:	f107 031c 	add.w	r3, r7, #28
 8003e70:	4619      	mov	r1, r3
 8003e72:	4833      	ldr	r0, [pc, #204]	; (8003f40 <MX_GPIO_Init+0x1c8>)
 8003e74:	f7fc fc82 	bl	800077c <HAL_GPIO_Init>

  /*Configure GPIO pin : MAG_DRDY_Pin */
  GPIO_InitStruct.Pin = MAG_DRDY_Pin;
 8003e78:	2304      	movs	r3, #4
 8003e7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e80:	2300      	movs	r3, #0
 8003e82:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MAG_DRDY_GPIO_Port, &GPIO_InitStruct);
 8003e84:	f107 031c 	add.w	r3, r7, #28
 8003e88:	4619      	mov	r1, r3
 8003e8a:	482d      	ldr	r0, [pc, #180]	; (8003f40 <MX_GPIO_Init+0x1c8>)
 8003e8c:	f7fc fc76 	bl	800077c <HAL_GPIO_Init>

  /*Configure GPIO pin : JOY_CENTER_Pin */
  GPIO_InitStruct.Pin = JOY_CENTER_Pin;
 8003e90:	2301      	movs	r3, #1
 8003e92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003e94:	4b2c      	ldr	r3, [pc, #176]	; (8003f48 <MX_GPIO_Init+0x1d0>)
 8003e96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(JOY_CENTER_GPIO_Port, &GPIO_InitStruct);
 8003e9c:	f107 031c 	add.w	r3, r7, #28
 8003ea0:	4619      	mov	r1, r3
 8003ea2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003ea6:	f7fc fc69 	bl	800077c <HAL_GPIO_Init>

  /*Configure GPIO pins : JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin JOY_DOWN_Pin */
  GPIO_InitStruct.Pin = JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin|JOY_DOWN_Pin;
 8003eaa:	232e      	movs	r3, #46	; 0x2e
 8003eac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003eae:	4b26      	ldr	r3, [pc, #152]	; (8003f48 <MX_GPIO_Init+0x1d0>)
 8003eb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003eb2:	2302      	movs	r3, #2
 8003eb4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003eb6:	f107 031c 	add.w	r3, r7, #28
 8003eba:	4619      	mov	r1, r3
 8003ebc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003ec0:	f7fc fc5c 	bl	800077c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_R_Pin */
  GPIO_InitStruct.Pin = LED_R_Pin;
 8003ec4:	2304      	movs	r3, #4
 8003ec6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 8003ed4:	f107 031c 	add.w	r3, r7, #28
 8003ed8:	4619      	mov	r1, r3
 8003eda:	481a      	ldr	r0, [pc, #104]	; (8003f44 <MX_GPIO_Init+0x1cc>)
 8003edc:	f7fc fc4e 	bl	800077c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	2100      	movs	r1, #0
 8003ee4:	2006      	movs	r0, #6
 8003ee6:	f7fc fac8 	bl	800047a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8003eea:	2006      	movs	r0, #6
 8003eec:	f7fc fae1 	bl	80004b2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	2100      	movs	r1, #0
 8003ef4:	2007      	movs	r0, #7
 8003ef6:	f7fc fac0 	bl	800047a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8003efa:	2007      	movs	r0, #7
 8003efc:	f7fc fad9 	bl	80004b2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8003f00:	2200      	movs	r2, #0
 8003f02:	2100      	movs	r1, #0
 8003f04:	2008      	movs	r0, #8
 8003f06:	f7fc fab8 	bl	800047a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8003f0a:	2008      	movs	r0, #8
 8003f0c:	f7fc fad1 	bl	80004b2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8003f10:	2200      	movs	r2, #0
 8003f12:	2100      	movs	r1, #0
 8003f14:	2009      	movs	r0, #9
 8003f16:	f7fc fab0 	bl	800047a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8003f1a:	2009      	movs	r0, #9
 8003f1c:	f7fc fac9 	bl	80004b2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003f20:	2200      	movs	r2, #0
 8003f22:	2100      	movs	r1, #0
 8003f24:	2017      	movs	r0, #23
 8003f26:	f7fc faa8 	bl	800047a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003f2a:	2017      	movs	r0, #23
 8003f2c:	f7fc fac1 	bl	80004b2 <HAL_NVIC_EnableIRQ>

}
 8003f30:	bf00      	nop
 8003f32:	3730      	adds	r7, #48	; 0x30
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}
 8003f38:	40021000 	.word	0x40021000
 8003f3c:	48001000 	.word	0x48001000
 8003f40:	48000800 	.word	0x48000800
 8003f44:	48000400 	.word	0x48000400
 8003f48:	10110000 	.word	0x10110000

08003f4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003f50:	bf00      	nop
 8003f52:	46bd      	mov	sp, r7
 8003f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f58:	4770      	bx	lr
	...

08003f5c <HAL_SAI_MspInit>:
  * @brief  SAI MSP Init
  * @param  hsai : pointer to a SAI_HandleTypeDef structure
  * @retval None
  */
void HAL_SAI_MspInit(SAI_HandleTypeDef *hsai)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b08a      	sub	sp, #40	; 0x28
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable SAI clock */
  AUDIO_SAIx_CLK_ENABLE();
 8003f64:	4a37      	ldr	r2, [pc, #220]	; (8004044 <HAL_SAI_MspInit+0xe8>)
 8003f66:	4b37      	ldr	r3, [pc, #220]	; (8004044 <HAL_SAI_MspInit+0xe8>)
 8003f68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f6a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003f6e:	6613      	str	r3, [r2, #96]	; 0x60
 8003f70:	4b34      	ldr	r3, [pc, #208]	; (8004044 <HAL_SAI_MspInit+0xe8>)
 8003f72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f78:	613b      	str	r3, [r7, #16]
 8003f7a:	693b      	ldr	r3, [r7, #16]

  /* Enable GPIO clock */
  AUDIO_SAIx_MCK_SCK_SD_FS_ENABLE();
 8003f7c:	4a31      	ldr	r2, [pc, #196]	; (8004044 <HAL_SAI_MspInit+0xe8>)
 8003f7e:	4b31      	ldr	r3, [pc, #196]	; (8004044 <HAL_SAI_MspInit+0xe8>)
 8003f80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f82:	f043 0310 	orr.w	r3, r3, #16
 8003f86:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003f88:	4b2e      	ldr	r3, [pc, #184]	; (8004044 <HAL_SAI_MspInit+0xe8>)
 8003f8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f8c:	f003 0310 	and.w	r3, r3, #16
 8003f90:	60fb      	str	r3, [r7, #12]
 8003f92:	68fb      	ldr	r3, [r7, #12]

  /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
  GPIO_InitStruct.Pin = AUDIO_SAIx_FS_PIN | AUDIO_SAIx_SCK_PIN | AUDIO_SAIx_SD_PIN | AUDIO_SAIx_MCK_PIN;
 8003f94:	2374      	movs	r3, #116	; 0x74
 8003f96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f98:	2302      	movs	r3, #2
 8003f9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fa0:	2303      	movs	r3, #3
 8003fa2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = AUDIO_SAIx_MCK_SCK_SD_FS_AF;
 8003fa4:	230d      	movs	r3, #13
 8003fa6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(AUDIO_SAIx_MCK_SCK_SD_FS_GPIO_PORT, &GPIO_InitStruct);
 8003fa8:	f107 0314 	add.w	r3, r7, #20
 8003fac:	4619      	mov	r1, r3
 8003fae:	4826      	ldr	r0, [pc, #152]	; (8004048 <HAL_SAI_MspInit+0xec>)
 8003fb0:	f7fc fbe4 	bl	800077c <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_SAIx_DMAx_CLK_ENABLE();
 8003fb4:	4a23      	ldr	r2, [pc, #140]	; (8004044 <HAL_SAI_MspInit+0xe8>)
 8003fb6:	4b23      	ldr	r3, [pc, #140]	; (8004044 <HAL_SAI_MspInit+0xe8>)
 8003fb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fba:	f043 0302 	orr.w	r3, r3, #2
 8003fbe:	6493      	str	r3, [r2, #72]	; 0x48
 8003fc0:	4b20      	ldr	r3, [pc, #128]	; (8004044 <HAL_SAI_MspInit+0xe8>)
 8003fc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fc4:	f003 0302 	and.w	r3, r3, #2
 8003fc8:	60bb      	str	r3, [r7, #8]
 8003fca:	68bb      	ldr	r3, [r7, #8]

  if (hsai->Instance == AUDIO_SAIx)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a1e      	ldr	r2, [pc, #120]	; (800404c <HAL_SAI_MspInit+0xf0>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d129      	bne.n	800402a <HAL_SAI_MspInit+0xce>
  {
    /* Configure the hDmaSai handle parameters */
    hDmaSai.Init.Request             = DMA_REQUEST_1;
 8003fd6:	4b1e      	ldr	r3, [pc, #120]	; (8004050 <HAL_SAI_MspInit+0xf4>)
 8003fd8:	2201      	movs	r2, #1
 8003fda:	605a      	str	r2, [r3, #4]
    hDmaSai.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8003fdc:	4b1c      	ldr	r3, [pc, #112]	; (8004050 <HAL_SAI_MspInit+0xf4>)
 8003fde:	2210      	movs	r2, #16
 8003fe0:	609a      	str	r2, [r3, #8]
    hDmaSai.Init.PeriphInc           = DMA_PINC_DISABLE;
 8003fe2:	4b1b      	ldr	r3, [pc, #108]	; (8004050 <HAL_SAI_MspInit+0xf4>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	60da      	str	r2, [r3, #12]
    hDmaSai.Init.MemInc              = DMA_MINC_ENABLE;
 8003fe8:	4b19      	ldr	r3, [pc, #100]	; (8004050 <HAL_SAI_MspInit+0xf4>)
 8003fea:	2280      	movs	r2, #128	; 0x80
 8003fec:	611a      	str	r2, [r3, #16]
    hDmaSai.Init.PeriphDataAlignment = AUDIO_SAIx_DMAx_PERIPH_DATA_SIZE;
 8003fee:	4b18      	ldr	r3, [pc, #96]	; (8004050 <HAL_SAI_MspInit+0xf4>)
 8003ff0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ff4:	615a      	str	r2, [r3, #20]
    hDmaSai.Init.MemDataAlignment    = AUDIO_SAIx_DMAx_MEM_DATA_SIZE;
 8003ff6:	4b16      	ldr	r3, [pc, #88]	; (8004050 <HAL_SAI_MspInit+0xf4>)
 8003ff8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003ffc:	619a      	str	r2, [r3, #24]
    hDmaSai.Init.Mode                = DMA_NORMAL;
 8003ffe:	4b14      	ldr	r3, [pc, #80]	; (8004050 <HAL_SAI_MspInit+0xf4>)
 8004000:	2200      	movs	r2, #0
 8004002:	61da      	str	r2, [r3, #28]
    hDmaSai.Init.Priority            = DMA_PRIORITY_HIGH;
 8004004:	4b12      	ldr	r3, [pc, #72]	; (8004050 <HAL_SAI_MspInit+0xf4>)
 8004006:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800400a:	621a      	str	r2, [r3, #32]

    hDmaSai.Instance = AUDIO_SAIx_DMAx_CHANNEL;
 800400c:	4b10      	ldr	r3, [pc, #64]	; (8004050 <HAL_SAI_MspInit+0xf4>)
 800400e:	4a11      	ldr	r2, [pc, #68]	; (8004054 <HAL_SAI_MspInit+0xf8>)
 8004010:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmatx, hDmaSai);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4a0e      	ldr	r2, [pc, #56]	; (8004050 <HAL_SAI_MspInit+0xf4>)
 8004016:	66da      	str	r2, [r3, #108]	; 0x6c
 8004018:	4a0d      	ldr	r2, [pc, #52]	; (8004050 <HAL_SAI_MspInit+0xf4>)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6293      	str	r3, [r2, #40]	; 0x28

    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hDmaSai);
 800401e:	480c      	ldr	r0, [pc, #48]	; (8004050 <HAL_SAI_MspInit+0xf4>)
 8004020:	f7fc fb1a 	bl	8000658 <HAL_DMA_DeInit>

    /* Configure the DMA Stream */
    HAL_DMA_Init(&hDmaSai);
 8004024:	480a      	ldr	r0, [pc, #40]	; (8004050 <HAL_SAI_MspInit+0xf4>)
 8004026:	f7fc fa5f 	bl	80004e8 <HAL_DMA_Init>
  }

  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_SAIx_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 800402a:	2200      	movs	r2, #0
 800402c:	2105      	movs	r1, #5
 800402e:	2038      	movs	r0, #56	; 0x38
 8004030:	f7fc fa23 	bl	800047a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_SAIx_DMAx_IRQ);
 8004034:	2038      	movs	r0, #56	; 0x38
 8004036:	f7fc fa3c 	bl	80004b2 <HAL_NVIC_EnableIRQ>
}
 800403a:	bf00      	nop
 800403c:	3728      	adds	r7, #40	; 0x28
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
 8004042:	bf00      	nop
 8004044:	40021000 	.word	0x40021000
 8004048:	48001000 	.word	0x48001000
 800404c:	40015404 	.word	0x40015404
 8004050:	20000024 	.word	0x20000024
 8004054:	40020408 	.word	0x40020408

08004058 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 800405c:	4b19      	ldr	r3, [pc, #100]	; (80040c4 <BSP_LCD_GLASS_Init+0x6c>)
 800405e:	4a1a      	ldr	r2, [pc, #104]	; (80040c8 <BSP_LCD_GLASS_Init+0x70>)
 8004060:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8004062:	4b18      	ldr	r3, [pc, #96]	; (80040c4 <BSP_LCD_GLASS_Init+0x6c>)
 8004064:	2200      	movs	r2, #0
 8004066:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8004068:	4b16      	ldr	r3, [pc, #88]	; (80040c4 <BSP_LCD_GLASS_Init+0x6c>)
 800406a:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800406e:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8004070:	4b14      	ldr	r3, [pc, #80]	; (80040c4 <BSP_LCD_GLASS_Init+0x6c>)
 8004072:	220c      	movs	r2, #12
 8004074:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8004076:	4b13      	ldr	r3, [pc, #76]	; (80040c4 <BSP_LCD_GLASS_Init+0x6c>)
 8004078:	2240      	movs	r2, #64	; 0x40
 800407a:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 800407c:	4b11      	ldr	r3, [pc, #68]	; (80040c4 <BSP_LCD_GLASS_Init+0x6c>)
 800407e:	2200      	movs	r2, #0
 8004080:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8004082:	4b10      	ldr	r3, [pc, #64]	; (80040c4 <BSP_LCD_GLASS_Init+0x6c>)
 8004084:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8004088:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 800408a:	4b0e      	ldr	r3, [pc, #56]	; (80040c4 <BSP_LCD_GLASS_Init+0x6c>)
 800408c:	2200      	movs	r2, #0
 800408e:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8004090:	4b0c      	ldr	r3, [pc, #48]	; (80040c4 <BSP_LCD_GLASS_Init+0x6c>)
 8004092:	2240      	movs	r2, #64	; 0x40
 8004094:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8004096:	4b0b      	ldr	r3, [pc, #44]	; (80040c4 <BSP_LCD_GLASS_Init+0x6c>)
 8004098:	2200      	movs	r2, #0
 800409a:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 800409c:	4b09      	ldr	r3, [pc, #36]	; (80040c4 <BSP_LCD_GLASS_Init+0x6c>)
 800409e:	2200      	movs	r2, #0
 80040a0:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 80040a2:	4b08      	ldr	r3, [pc, #32]	; (80040c4 <BSP_LCD_GLASS_Init+0x6c>)
 80040a4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80040a8:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 80040aa:	4b06      	ldr	r3, [pc, #24]	; (80040c4 <BSP_LCD_GLASS_Init+0x6c>)
 80040ac:	2200      	movs	r2, #0
 80040ae:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 80040b0:	4804      	ldr	r0, [pc, #16]	; (80040c4 <BSP_LCD_GLASS_Init+0x6c>)
 80040b2:	f000 f89f 	bl	80041f4 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 80040b6:	4803      	ldr	r0, [pc, #12]	; (80040c4 <BSP_LCD_GLASS_Init+0x6c>)
 80040b8:	f7fc fe7a 	bl	8000db0 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 80040bc:	f000 f890 	bl	80041e0 <BSP_LCD_GLASS_Clear>
}
 80040c0:	bf00      	nop
 80040c2:	bd80      	pop	{r7, pc}
 80040c4:	20000278 	.word	0x20000278
 80040c8:	40002400 	.word	0x40002400

080040cc <BSP_LCD_GLASS_DisplayBar>:
  *     @arg BAR0: LCD GLASS Bar 2
  *     @arg BAR0: LCD GLASS Bar 3
  * @retval None
  */
void BSP_LCD_GLASS_DisplayBar(uint32_t BarId)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b084      	sub	sp, #16
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  uint32_t position = 0;
 80040d4:	2300      	movs	r3, #0
 80040d6:	60fb      	str	r3, [r7, #12]

  /* Check which bar is selected */
  while ((BarId) >> position)
 80040d8:	e044      	b.n	8004164 <BSP_LCD_GLASS_DisplayBar+0x98>
  {
    /* Check if current bar is selected */
    switch (BarId & (1 << position))
 80040da:	2201      	movs	r2, #1
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	fa02 f303 	lsl.w	r3, r2, r3
 80040e2:	461a      	mov	r2, r3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	4013      	ands	r3, r2
 80040e8:	3b01      	subs	r3, #1
 80040ea:	2b07      	cmp	r3, #7
 80040ec:	d836      	bhi.n	800415c <BSP_LCD_GLASS_DisplayBar+0x90>
 80040ee:	a201      	add	r2, pc, #4	; (adr r2, 80040f4 <BSP_LCD_GLASS_DisplayBar+0x28>)
 80040f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040f4:	08004115 	.word	0x08004115
 80040f8:	08004127 	.word	0x08004127
 80040fc:	0800415d 	.word	0x0800415d
 8004100:	08004139 	.word	0x08004139
 8004104:	0800415d 	.word	0x0800415d
 8004108:	0800415d 	.word	0x0800415d
 800410c:	0800415d 	.word	0x0800415d
 8004110:	0800414b 	.word	0x0800414b
    {
        /* Bar 0 */
      case LCD_BAR_0:
        /* Set BAR0 */
        HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG), LCD_BAR0_SEG);
 8004114:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004118:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800411c:	2106      	movs	r1, #6
 800411e:	4818      	ldr	r0, [pc, #96]	; (8004180 <BSP_LCD_GLASS_DisplayBar+0xb4>)
 8004120:	f7fc ff0c 	bl	8000f3c <HAL_LCD_Write>
        break;
 8004124:	e01b      	b.n	800415e <BSP_LCD_GLASS_DisplayBar+0x92>

        /* Bar 1 */
      case LCD_BAR_1:
        /* Set BAR1 */
        HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG), LCD_BAR1_SEG);
 8004126:	f44f 7380 	mov.w	r3, #256	; 0x100
 800412a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800412e:	2104      	movs	r1, #4
 8004130:	4813      	ldr	r0, [pc, #76]	; (8004180 <BSP_LCD_GLASS_DisplayBar+0xb4>)
 8004132:	f7fc ff03 	bl	8000f3c <HAL_LCD_Write>
        break;
 8004136:	e012      	b.n	800415e <BSP_LCD_GLASS_DisplayBar+0x92>

        /* Bar 2 */
      case LCD_BAR_2:
        /* Set BAR2 */
        HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR2_SEG), LCD_BAR2_SEG);
 8004138:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800413c:	f06f 7200 	mvn.w	r2, #33554432	; 0x2000000
 8004140:	2106      	movs	r1, #6
 8004142:	480f      	ldr	r0, [pc, #60]	; (8004180 <BSP_LCD_GLASS_DisplayBar+0xb4>)
 8004144:	f7fc fefa 	bl	8000f3c <HAL_LCD_Write>
        break;
 8004148:	e009      	b.n	800415e <BSP_LCD_GLASS_DisplayBar+0x92>

        /* Bar 3 */
      case LCD_BAR_3:
        /* Set BAR3 */
        HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR3_SEG), LCD_BAR3_SEG);
 800414a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800414e:	f06f 7200 	mvn.w	r2, #33554432	; 0x2000000
 8004152:	2104      	movs	r1, #4
 8004154:	480a      	ldr	r0, [pc, #40]	; (8004180 <BSP_LCD_GLASS_DisplayBar+0xb4>)
 8004156:	f7fc fef1 	bl	8000f3c <HAL_LCD_Write>
        break;
 800415a:	e000      	b.n	800415e <BSP_LCD_GLASS_DisplayBar+0x92>

      default:
        break;
 800415c:	bf00      	nop
    }
    position++;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	3301      	adds	r3, #1
 8004162:	60fb      	str	r3, [r7, #12]
  while ((BarId) >> position)
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	fa22 f303 	lsr.w	r3, r2, r3
 800416c:	2b00      	cmp	r3, #0
 800416e:	d1b4      	bne.n	80040da <BSP_LCD_GLASS_DisplayBar+0xe>
  }

  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8004170:	4803      	ldr	r0, [pc, #12]	; (8004180 <BSP_LCD_GLASS_DisplayBar+0xb4>)
 8004172:	f7fc ff9c 	bl	80010ae <HAL_LCD_UpdateDisplayRequest>
}
 8004176:	bf00      	nop
 8004178:	3710      	adds	r7, #16
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop
 8004180:	20000278 	.word	0x20000278

08004184 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b084      	sub	sp, #16
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 800418c:	2300      	movs	r3, #0
 800418e:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8004190:	e00b      	b.n	80041aa <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8004192:	7bfb      	ldrb	r3, [r7, #15]
 8004194:	2200      	movs	r2, #0
 8004196:	2100      	movs	r1, #0
 8004198:	6878      	ldr	r0, [r7, #4]
 800419a:	f000 f9b9 	bl	8004510 <WriteChar>

    /* Point on the next character */
    ptr++;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	3301      	adds	r3, #1
 80041a2:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 80041a4:	7bfb      	ldrb	r3, [r7, #15]
 80041a6:	3301      	adds	r3, #1
 80041a8:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	781b      	ldrb	r3, [r3, #0]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	bf14      	ite	ne
 80041b2:	2301      	movne	r3, #1
 80041b4:	2300      	moveq	r3, #0
 80041b6:	b2da      	uxtb	r2, r3
 80041b8:	7bfb      	ldrb	r3, [r7, #15]
 80041ba:	2b05      	cmp	r3, #5
 80041bc:	bf94      	ite	ls
 80041be:	2301      	movls	r3, #1
 80041c0:	2300      	movhi	r3, #0
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	4013      	ands	r3, r2
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d1e2      	bne.n	8004192 <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 80041cc:	4803      	ldr	r0, [pc, #12]	; (80041dc <BSP_LCD_GLASS_DisplayString+0x58>)
 80041ce:	f7fc ff6e 	bl	80010ae <HAL_LCD_UpdateDisplayRequest>
}
 80041d2:	bf00      	nop
 80041d4:	3710      	adds	r7, #16
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}
 80041da:	bf00      	nop
 80041dc:	20000278 	.word	0x20000278

080041e0 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 80041e4:	4802      	ldr	r0, [pc, #8]	; (80041f0 <BSP_LCD_GLASS_Clear+0x10>)
 80041e6:	f7fc ff08 	bl	8000ffa <HAL_LCD_Clear>
}
 80041ea:	bf00      	nop
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	20000278 	.word	0x20000278

080041f4 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b0c0      	sub	sp, #256	; 0x100
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 80041fc:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004200:	2200      	movs	r2, #0
 8004202:	601a      	str	r2, [r3, #0]
 8004204:	605a      	str	r2, [r3, #4]
 8004206:	609a      	str	r2, [r3, #8]
 8004208:	60da      	str	r2, [r3, #12]
 800420a:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 800420c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8004210:	2244      	movs	r2, #68	; 0x44
 8004212:	2100      	movs	r1, #0
 8004214:	4618      	mov	r0, r3
 8004216:	f000 fdd1 	bl	8004dbc <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 800421a:	f107 0320 	add.w	r3, r7, #32
 800421e:	2288      	movs	r2, #136	; 0x88
 8004220:	2100      	movs	r1, #0
 8004222:	4618      	mov	r0, r3
 8004224:	f000 fdca 	bl	8004dbc <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8004228:	4a51      	ldr	r2, [pc, #324]	; (8004370 <LCD_MspInit+0x17c>)
 800422a:	4b51      	ldr	r3, [pc, #324]	; (8004370 <LCD_MspInit+0x17c>)
 800422c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800422e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004232:	6593      	str	r3, [r2, #88]	; 0x58
 8004234:	4b4e      	ldr	r3, [pc, #312]	; (8004370 <LCD_MspInit+0x17c>)
 8004236:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004238:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800423c:	61fb      	str	r3, [r7, #28]
 800423e:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8004240:	2304      	movs	r3, #4
 8004242:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8004246:	2300      	movs	r3, #0
 8004248:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 800424c:	2301      	movs	r3, #1
 800424e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8004252:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8004256:	4618      	mov	r0, r3
 8004258:	f7fd f8ce 	bl	80013f8 <HAL_RCC_OscConfig>
 800425c:	4603      	mov	r3, r0
 800425e:	2b00      	cmp	r3, #0
 8004260:	d000      	beq.n	8004264 <LCD_MspInit+0x70>
  {
    while (1);
 8004262:	e7fe      	b.n	8004262 <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004264:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004268:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800426a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800426e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8004272:	f107 0320 	add.w	r3, r7, #32
 8004276:	4618      	mov	r0, r3
 8004278:	f7fd fe34 	bl	8001ee4 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800427c:	4a3c      	ldr	r2, [pc, #240]	; (8004370 <LCD_MspInit+0x17c>)
 800427e:	4b3c      	ldr	r3, [pc, #240]	; (8004370 <LCD_MspInit+0x17c>)
 8004280:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004282:	f043 0301 	orr.w	r3, r3, #1
 8004286:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004288:	4b39      	ldr	r3, [pc, #228]	; (8004370 <LCD_MspInit+0x17c>)
 800428a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800428c:	f003 0301 	and.w	r3, r3, #1
 8004290:	61bb      	str	r3, [r7, #24]
 8004292:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004294:	4a36      	ldr	r2, [pc, #216]	; (8004370 <LCD_MspInit+0x17c>)
 8004296:	4b36      	ldr	r3, [pc, #216]	; (8004370 <LCD_MspInit+0x17c>)
 8004298:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800429a:	f043 0302 	orr.w	r3, r3, #2
 800429e:	64d3      	str	r3, [r2, #76]	; 0x4c
 80042a0:	4b33      	ldr	r3, [pc, #204]	; (8004370 <LCD_MspInit+0x17c>)
 80042a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042a4:	f003 0302 	and.w	r3, r3, #2
 80042a8:	617b      	str	r3, [r7, #20]
 80042aa:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80042ac:	4a30      	ldr	r2, [pc, #192]	; (8004370 <LCD_MspInit+0x17c>)
 80042ae:	4b30      	ldr	r3, [pc, #192]	; (8004370 <LCD_MspInit+0x17c>)
 80042b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042b2:	f043 0304 	orr.w	r3, r3, #4
 80042b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80042b8:	4b2d      	ldr	r3, [pc, #180]	; (8004370 <LCD_MspInit+0x17c>)
 80042ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042bc:	f003 0304 	and.w	r3, r3, #4
 80042c0:	613b      	str	r3, [r7, #16]
 80042c2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80042c4:	4a2a      	ldr	r2, [pc, #168]	; (8004370 <LCD_MspInit+0x17c>)
 80042c6:	4b2a      	ldr	r3, [pc, #168]	; (8004370 <LCD_MspInit+0x17c>)
 80042c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042ca:	f043 0308 	orr.w	r3, r3, #8
 80042ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80042d0:	4b27      	ldr	r3, [pc, #156]	; (8004370 <LCD_MspInit+0x17c>)
 80042d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042d4:	f003 0308 	and.w	r3, r3, #8
 80042d8:	60fb      	str	r3, [r7, #12]
 80042da:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 80042dc:	f248 73c0 	movw	r3, #34752	; 0x87c0
 80042e0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 80042e4:	2302      	movs	r3, #2
 80042e6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 80042ea:	2300      	movs	r3, #0
 80042ec:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 80042f0:	2303      	movs	r3, #3
 80042f2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 80042f6:	230b      	movs	r3, #11
 80042f8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 80042fc:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004300:	4619      	mov	r1, r3
 8004302:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004306:	f7fc fa39 	bl	800077c <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 800430a:	f24f 2333 	movw	r3, #62003	; 0xf233
 800430e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8004312:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004316:	4619      	mov	r1, r3
 8004318:	4816      	ldr	r0, [pc, #88]	; (8004374 <LCD_MspInit+0x180>)
 800431a:	f7fc fa2f 	bl	800077c <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 800431e:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8004322:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8004326:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800432a:	4619      	mov	r1, r3
 800432c:	4812      	ldr	r0, [pc, #72]	; (8004378 <LCD_MspInit+0x184>)
 800432e:	f7fc fa25 	bl	800077c <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8004332:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8004336:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 800433a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800433e:	4619      	mov	r1, r3
 8004340:	480e      	ldr	r0, [pc, #56]	; (800437c <LCD_MspInit+0x188>)
 8004342:	f7fc fa1b 	bl	800077c <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8004346:	2002      	movs	r0, #2
 8004348:	f7fb ffa4 	bl	8000294 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 800434c:	4a08      	ldr	r2, [pc, #32]	; (8004370 <LCD_MspInit+0x17c>)
 800434e:	4b08      	ldr	r3, [pc, #32]	; (8004370 <LCD_MspInit+0x17c>)
 8004350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004352:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004356:	6593      	str	r3, [r2, #88]	; 0x58
 8004358:	4b05      	ldr	r3, [pc, #20]	; (8004370 <LCD_MspInit+0x17c>)
 800435a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800435c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004360:	60bb      	str	r3, [r7, #8]
 8004362:	68bb      	ldr	r3, [r7, #8]
}
 8004364:	bf00      	nop
 8004366:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}
 800436e:	bf00      	nop
 8004370:	40021000 	.word	0x40021000
 8004374:	48000400 	.word	0x48000400
 8004378:	48000800 	.word	0x48000800
 800437c:	48000c00 	.word	0x48000c00

08004380 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8004380:	b480      	push	{r7}
 8004382:	b085      	sub	sp, #20
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
 8004388:	460b      	mov	r3, r1
 800438a:	70fb      	strb	r3, [r7, #3]
 800438c:	4613      	mov	r3, r2
 800438e:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8004390:	2300      	movs	r3, #0
 8004392:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8004394:	2300      	movs	r3, #0
 8004396:	737b      	strb	r3, [r7, #13]
 8004398:	2300      	movs	r3, #0
 800439a:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	781b      	ldrb	r3, [r3, #0]
 80043a0:	2b2f      	cmp	r3, #47	; 0x2f
 80043a2:	d04d      	beq.n	8004440 <Convert+0xc0>
 80043a4:	2b2f      	cmp	r3, #47	; 0x2f
 80043a6:	dc11      	bgt.n	80043cc <Convert+0x4c>
 80043a8:	2b29      	cmp	r3, #41	; 0x29
 80043aa:	d02e      	beq.n	800440a <Convert+0x8a>
 80043ac:	2b29      	cmp	r3, #41	; 0x29
 80043ae:	dc06      	bgt.n	80043be <Convert+0x3e>
 80043b0:	2b25      	cmp	r3, #37	; 0x25
 80043b2:	d04c      	beq.n	800444e <Convert+0xce>
 80043b4:	2b28      	cmp	r3, #40	; 0x28
 80043b6:	d025      	beq.n	8004404 <Convert+0x84>
 80043b8:	2b20      	cmp	r3, #32
 80043ba:	d01c      	beq.n	80043f6 <Convert+0x76>
 80043bc:	e057      	b.n	800446e <Convert+0xee>
 80043be:	2b2b      	cmp	r3, #43	; 0x2b
 80043c0:	d03a      	beq.n	8004438 <Convert+0xb8>
 80043c2:	2b2b      	cmp	r3, #43	; 0x2b
 80043c4:	db1a      	blt.n	80043fc <Convert+0x7c>
 80043c6:	2b2d      	cmp	r3, #45	; 0x2d
 80043c8:	d032      	beq.n	8004430 <Convert+0xb0>
 80043ca:	e050      	b.n	800446e <Convert+0xee>
 80043cc:	2b6d      	cmp	r3, #109	; 0x6d
 80043ce:	d023      	beq.n	8004418 <Convert+0x98>
 80043d0:	2b6d      	cmp	r3, #109	; 0x6d
 80043d2:	dc04      	bgt.n	80043de <Convert+0x5e>
 80043d4:	2b39      	cmp	r3, #57	; 0x39
 80043d6:	dd42      	ble.n	800445e <Convert+0xde>
 80043d8:	2b64      	cmp	r3, #100	; 0x64
 80043da:	d019      	beq.n	8004410 <Convert+0x90>
 80043dc:	e047      	b.n	800446e <Convert+0xee>
 80043de:	2bb0      	cmp	r3, #176	; 0xb0
 80043e0:	d031      	beq.n	8004446 <Convert+0xc6>
 80043e2:	2bb0      	cmp	r3, #176	; 0xb0
 80043e4:	dc02      	bgt.n	80043ec <Convert+0x6c>
 80043e6:	2b6e      	cmp	r3, #110	; 0x6e
 80043e8:	d01a      	beq.n	8004420 <Convert+0xa0>
 80043ea:	e040      	b.n	800446e <Convert+0xee>
 80043ec:	2bb5      	cmp	r3, #181	; 0xb5
 80043ee:	d01b      	beq.n	8004428 <Convert+0xa8>
 80043f0:	2bff      	cmp	r3, #255	; 0xff
 80043f2:	d030      	beq.n	8004456 <Convert+0xd6>
 80043f4:	e03b      	b.n	800446e <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 80043f6:	2300      	movs	r3, #0
 80043f8:	81fb      	strh	r3, [r7, #14]
      break;
 80043fa:	e057      	b.n	80044ac <Convert+0x12c>

    case '*':
      ch = C_STAR;
 80043fc:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8004400:	81fb      	strh	r3, [r7, #14]
      break;
 8004402:	e053      	b.n	80044ac <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8004404:	2328      	movs	r3, #40	; 0x28
 8004406:	81fb      	strh	r3, [r7, #14]
      break;
 8004408:	e050      	b.n	80044ac <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 800440a:	2311      	movs	r3, #17
 800440c:	81fb      	strh	r3, [r7, #14]
      break;
 800440e:	e04d      	b.n	80044ac <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 8004410:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8004414:	81fb      	strh	r3, [r7, #14]
      break;
 8004416:	e049      	b.n	80044ac <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 8004418:	f24b 2310 	movw	r3, #45584	; 0xb210
 800441c:	81fb      	strh	r3, [r7, #14]
      break;
 800441e:	e045      	b.n	80044ac <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 8004420:	f242 2310 	movw	r3, #8720	; 0x2210
 8004424:	81fb      	strh	r3, [r7, #14]
      break;
 8004426:	e041      	b.n	80044ac <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 8004428:	f246 0384 	movw	r3, #24708	; 0x6084
 800442c:	81fb      	strh	r3, [r7, #14]
      break;
 800442e:	e03d      	b.n	80044ac <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 8004430:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8004434:	81fb      	strh	r3, [r7, #14]
      break;
 8004436:	e039      	b.n	80044ac <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 8004438:	f24a 0314 	movw	r3, #40980	; 0xa014
 800443c:	81fb      	strh	r3, [r7, #14]
      break;
 800443e:	e035      	b.n	80044ac <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 8004440:	23c0      	movs	r3, #192	; 0xc0
 8004442:	81fb      	strh	r3, [r7, #14]
      break;
 8004444:	e032      	b.n	80044ac <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 8004446:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 800444a:	81fb      	strh	r3, [r7, #14]
      break;
 800444c:	e02e      	b.n	80044ac <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 800444e:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8004452:	81fb      	strh	r3, [r7, #14]
      break;
 8004454:	e02a      	b.n	80044ac <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 8004456:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 800445a:	81fb      	strh	r3, [r7, #14]
      break ;
 800445c:	e026      	b.n	80044ac <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	781b      	ldrb	r3, [r3, #0]
 8004462:	3b30      	subs	r3, #48	; 0x30
 8004464:	4a27      	ldr	r2, [pc, #156]	; (8004504 <Convert+0x184>)
 8004466:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800446a:	81fb      	strh	r3, [r7, #14]
      break;
 800446c:	e01e      	b.n	80044ac <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	781b      	ldrb	r3, [r3, #0]
 8004472:	2b5a      	cmp	r3, #90	; 0x5a
 8004474:	d80a      	bhi.n	800448c <Convert+0x10c>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	781b      	ldrb	r3, [r3, #0]
 800447a:	2b40      	cmp	r3, #64	; 0x40
 800447c:	d906      	bls.n	800448c <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	781b      	ldrb	r3, [r3, #0]
 8004482:	3b41      	subs	r3, #65	; 0x41
 8004484:	4a20      	ldr	r2, [pc, #128]	; (8004508 <Convert+0x188>)
 8004486:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800448a:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	781b      	ldrb	r3, [r3, #0]
 8004490:	2b7a      	cmp	r3, #122	; 0x7a
 8004492:	d80a      	bhi.n	80044aa <Convert+0x12a>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	781b      	ldrb	r3, [r3, #0]
 8004498:	2b60      	cmp	r3, #96	; 0x60
 800449a:	d906      	bls.n	80044aa <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	781b      	ldrb	r3, [r3, #0]
 80044a0:	3b61      	subs	r3, #97	; 0x61
 80044a2:	4a19      	ldr	r2, [pc, #100]	; (8004508 <Convert+0x188>)
 80044a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80044a8:	81fb      	strh	r3, [r7, #14]
      }
      break;
 80044aa:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 80044ac:	78fb      	ldrb	r3, [r7, #3]
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d103      	bne.n	80044ba <Convert+0x13a>
  {
    ch |= 0x0002;
 80044b2:	89fb      	ldrh	r3, [r7, #14]
 80044b4:	f043 0302 	orr.w	r3, r3, #2
 80044b8:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 80044ba:	78bb      	ldrb	r3, [r7, #2]
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d103      	bne.n	80044c8 <Convert+0x148>
  {
    ch |= 0x0020;
 80044c0:	89fb      	ldrh	r3, [r7, #14]
 80044c2:	f043 0320 	orr.w	r3, r3, #32
 80044c6:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 80044c8:	230c      	movs	r3, #12
 80044ca:	737b      	strb	r3, [r7, #13]
 80044cc:	2300      	movs	r3, #0
 80044ce:	733b      	strb	r3, [r7, #12]
 80044d0:	e00f      	b.n	80044f2 <Convert+0x172>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 80044d2:	7b3b      	ldrb	r3, [r7, #12]
 80044d4:	89f9      	ldrh	r1, [r7, #14]
 80044d6:	7b7a      	ldrb	r2, [r7, #13]
 80044d8:	fa41 f202 	asr.w	r2, r1, r2
 80044dc:	f002 020f 	and.w	r2, r2, #15
 80044e0:	490a      	ldr	r1, [pc, #40]	; (800450c <Convert+0x18c>)
 80044e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 80044e6:	7b7b      	ldrb	r3, [r7, #13]
 80044e8:	3b04      	subs	r3, #4
 80044ea:	737b      	strb	r3, [r7, #13]
 80044ec:	7b3b      	ldrb	r3, [r7, #12]
 80044ee:	3301      	adds	r3, #1
 80044f0:	733b      	strb	r3, [r7, #12]
 80044f2:	7b3b      	ldrb	r3, [r7, #12]
 80044f4:	2b03      	cmp	r3, #3
 80044f6:	d9ec      	bls.n	80044d2 <Convert+0x152>
  }
}
 80044f8:	bf00      	nop
 80044fa:	3714      	adds	r7, #20
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr
 8004504:	08004e20 	.word	0x08004e20
 8004508:	08004dec 	.word	0x08004dec
 800450c:	20000268 	.word	0x20000268

08004510 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b084      	sub	sp, #16
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	4608      	mov	r0, r1
 800451a:	4611      	mov	r1, r2
 800451c:	461a      	mov	r2, r3
 800451e:	4603      	mov	r3, r0
 8004520:	70fb      	strb	r3, [r7, #3]
 8004522:	460b      	mov	r3, r1
 8004524:	70bb      	strb	r3, [r7, #2]
 8004526:	4613      	mov	r3, r2
 8004528:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 800452a:	2300      	movs	r3, #0
 800452c:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 800452e:	78ba      	ldrb	r2, [r7, #2]
 8004530:	78fb      	ldrb	r3, [r7, #3]
 8004532:	4619      	mov	r1, r3
 8004534:	6878      	ldr	r0, [r7, #4]
 8004536:	f7ff ff23 	bl	8004380 <Convert>

  switch (Position)
 800453a:	787b      	ldrb	r3, [r7, #1]
 800453c:	2b05      	cmp	r3, #5
 800453e:	f200 835b 	bhi.w	8004bf8 <WriteChar+0x6e8>
 8004542:	a201      	add	r2, pc, #4	; (adr r2, 8004548 <WriteChar+0x38>)
 8004544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004548:	08004561 	.word	0x08004561
 800454c:	0800465b 	.word	0x0800465b
 8004550:	08004775 	.word	0x08004775
 8004554:	08004877 	.word	0x08004877
 8004558:	080049a5 	.word	0x080049a5
 800455c:	08004aef 	.word	0x08004aef
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004560:	4b80      	ldr	r3, [pc, #512]	; (8004764 <WriteChar+0x254>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	011b      	lsls	r3, r3, #4
 8004566:	f003 0210 	and.w	r2, r3, #16
 800456a:	4b7e      	ldr	r3, [pc, #504]	; (8004764 <WriteChar+0x254>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	085b      	lsrs	r3, r3, #1
 8004570:	05db      	lsls	r3, r3, #23
 8004572:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004576:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004578:	4b7a      	ldr	r3, [pc, #488]	; (8004764 <WriteChar+0x254>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	089b      	lsrs	r3, r3, #2
 800457e:	059b      	lsls	r3, r3, #22
 8004580:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004584:	431a      	orrs	r2, r3
 8004586:	4b77      	ldr	r3, [pc, #476]	; (8004764 <WriteChar+0x254>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800458e:	4313      	orrs	r3, r2
 8004590:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	4a74      	ldr	r2, [pc, #464]	; (8004768 <WriteChar+0x258>)
 8004596:	2100      	movs	r1, #0
 8004598:	4874      	ldr	r0, [pc, #464]	; (800476c <WriteChar+0x25c>)
 800459a:	f7fc fccf 	bl	8000f3c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800459e:	4b71      	ldr	r3, [pc, #452]	; (8004764 <WriteChar+0x254>)
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	011b      	lsls	r3, r3, #4
 80045a4:	f003 0210 	and.w	r2, r3, #16
 80045a8:	4b6e      	ldr	r3, [pc, #440]	; (8004764 <WriteChar+0x254>)
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	085b      	lsrs	r3, r3, #1
 80045ae:	05db      	lsls	r3, r3, #23
 80045b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80045b4:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80045b6:	4b6b      	ldr	r3, [pc, #428]	; (8004764 <WriteChar+0x254>)
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	089b      	lsrs	r3, r3, #2
 80045bc:	059b      	lsls	r3, r3, #22
 80045be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045c2:	431a      	orrs	r2, r3
 80045c4:	4b67      	ldr	r3, [pc, #412]	; (8004764 <WriteChar+0x254>)
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80045cc:	4313      	orrs	r3, r2
 80045ce:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	4a65      	ldr	r2, [pc, #404]	; (8004768 <WriteChar+0x258>)
 80045d4:	2102      	movs	r1, #2
 80045d6:	4865      	ldr	r0, [pc, #404]	; (800476c <WriteChar+0x25c>)
 80045d8:	f7fc fcb0 	bl	8000f3c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80045dc:	4b61      	ldr	r3, [pc, #388]	; (8004764 <WriteChar+0x254>)
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	011b      	lsls	r3, r3, #4
 80045e2:	f003 0210 	and.w	r2, r3, #16
 80045e6:	4b5f      	ldr	r3, [pc, #380]	; (8004764 <WriteChar+0x254>)
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	085b      	lsrs	r3, r3, #1
 80045ec:	05db      	lsls	r3, r3, #23
 80045ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80045f2:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80045f4:	4b5b      	ldr	r3, [pc, #364]	; (8004764 <WriteChar+0x254>)
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	089b      	lsrs	r3, r3, #2
 80045fa:	059b      	lsls	r3, r3, #22
 80045fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004600:	431a      	orrs	r2, r3
 8004602:	4b58      	ldr	r3, [pc, #352]	; (8004764 <WriteChar+0x254>)
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800460a:	4313      	orrs	r3, r2
 800460c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	4a55      	ldr	r2, [pc, #340]	; (8004768 <WriteChar+0x258>)
 8004612:	2104      	movs	r1, #4
 8004614:	4855      	ldr	r0, [pc, #340]	; (800476c <WriteChar+0x25c>)
 8004616:	f7fc fc91 	bl	8000f3c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800461a:	4b52      	ldr	r3, [pc, #328]	; (8004764 <WriteChar+0x254>)
 800461c:	68db      	ldr	r3, [r3, #12]
 800461e:	011b      	lsls	r3, r3, #4
 8004620:	f003 0210 	and.w	r2, r3, #16
 8004624:	4b4f      	ldr	r3, [pc, #316]	; (8004764 <WriteChar+0x254>)
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	085b      	lsrs	r3, r3, #1
 800462a:	05db      	lsls	r3, r3, #23
 800462c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004630:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004632:	4b4c      	ldr	r3, [pc, #304]	; (8004764 <WriteChar+0x254>)
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	089b      	lsrs	r3, r3, #2
 8004638:	059b      	lsls	r3, r3, #22
 800463a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800463e:	431a      	orrs	r2, r3
 8004640:	4b48      	ldr	r3, [pc, #288]	; (8004764 <WriteChar+0x254>)
 8004642:	68db      	ldr	r3, [r3, #12]
 8004644:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004648:	4313      	orrs	r3, r2
 800464a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	4a46      	ldr	r2, [pc, #280]	; (8004768 <WriteChar+0x258>)
 8004650:	2106      	movs	r1, #6
 8004652:	4846      	ldr	r0, [pc, #280]	; (800476c <WriteChar+0x25c>)
 8004654:	f7fc fc72 	bl	8000f3c <HAL_LCD_Write>
      break;
 8004658:	e2cf      	b.n	8004bfa <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800465a:	4b42      	ldr	r3, [pc, #264]	; (8004764 <WriteChar+0x254>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	019b      	lsls	r3, r3, #6
 8004660:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8004664:	4b3f      	ldr	r3, [pc, #252]	; (8004764 <WriteChar+0x254>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	085b      	lsrs	r3, r3, #1
 800466a:	035b      	lsls	r3, r3, #13
 800466c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004670:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004672:	4b3c      	ldr	r3, [pc, #240]	; (8004764 <WriteChar+0x254>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	089b      	lsrs	r3, r3, #2
 8004678:	031b      	lsls	r3, r3, #12
 800467a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800467e:	431a      	orrs	r2, r3
 8004680:	4b38      	ldr	r3, [pc, #224]	; (8004764 <WriteChar+0x254>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	08db      	lsrs	r3, r3, #3
 8004686:	015b      	lsls	r3, r3, #5
 8004688:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800468c:	4313      	orrs	r3, r2
 800468e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	4a37      	ldr	r2, [pc, #220]	; (8004770 <WriteChar+0x260>)
 8004694:	2100      	movs	r1, #0
 8004696:	4835      	ldr	r0, [pc, #212]	; (800476c <WriteChar+0x25c>)
 8004698:	f7fc fc50 	bl	8000f3c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800469c:	4b31      	ldr	r3, [pc, #196]	; (8004764 <WriteChar+0x254>)
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	019b      	lsls	r3, r3, #6
 80046a2:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80046a6:	4b2f      	ldr	r3, [pc, #188]	; (8004764 <WriteChar+0x254>)
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	085b      	lsrs	r3, r3, #1
 80046ac:	035b      	lsls	r3, r3, #13
 80046ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80046b2:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80046b4:	4b2b      	ldr	r3, [pc, #172]	; (8004764 <WriteChar+0x254>)
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	089b      	lsrs	r3, r3, #2
 80046ba:	031b      	lsls	r3, r3, #12
 80046bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046c0:	431a      	orrs	r2, r3
 80046c2:	4b28      	ldr	r3, [pc, #160]	; (8004764 <WriteChar+0x254>)
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	08db      	lsrs	r3, r3, #3
 80046c8:	015b      	lsls	r3, r3, #5
 80046ca:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80046ce:	4313      	orrs	r3, r2
 80046d0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	4a26      	ldr	r2, [pc, #152]	; (8004770 <WriteChar+0x260>)
 80046d6:	2102      	movs	r1, #2
 80046d8:	4824      	ldr	r0, [pc, #144]	; (800476c <WriteChar+0x25c>)
 80046da:	f7fc fc2f 	bl	8000f3c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80046de:	4b21      	ldr	r3, [pc, #132]	; (8004764 <WriteChar+0x254>)
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	019b      	lsls	r3, r3, #6
 80046e4:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80046e8:	4b1e      	ldr	r3, [pc, #120]	; (8004764 <WriteChar+0x254>)
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	085b      	lsrs	r3, r3, #1
 80046ee:	035b      	lsls	r3, r3, #13
 80046f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80046f4:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80046f6:	4b1b      	ldr	r3, [pc, #108]	; (8004764 <WriteChar+0x254>)
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	089b      	lsrs	r3, r3, #2
 80046fc:	031b      	lsls	r3, r3, #12
 80046fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004702:	431a      	orrs	r2, r3
 8004704:	4b17      	ldr	r3, [pc, #92]	; (8004764 <WriteChar+0x254>)
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	08db      	lsrs	r3, r3, #3
 800470a:	015b      	lsls	r3, r3, #5
 800470c:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004710:	4313      	orrs	r3, r2
 8004712:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	4a16      	ldr	r2, [pc, #88]	; (8004770 <WriteChar+0x260>)
 8004718:	2104      	movs	r1, #4
 800471a:	4814      	ldr	r0, [pc, #80]	; (800476c <WriteChar+0x25c>)
 800471c:	f7fc fc0e 	bl	8000f3c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004720:	4b10      	ldr	r3, [pc, #64]	; (8004764 <WriteChar+0x254>)
 8004722:	68db      	ldr	r3, [r3, #12]
 8004724:	019b      	lsls	r3, r3, #6
 8004726:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800472a:	4b0e      	ldr	r3, [pc, #56]	; (8004764 <WriteChar+0x254>)
 800472c:	68db      	ldr	r3, [r3, #12]
 800472e:	085b      	lsrs	r3, r3, #1
 8004730:	035b      	lsls	r3, r3, #13
 8004732:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004736:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004738:	4b0a      	ldr	r3, [pc, #40]	; (8004764 <WriteChar+0x254>)
 800473a:	68db      	ldr	r3, [r3, #12]
 800473c:	089b      	lsrs	r3, r3, #2
 800473e:	031b      	lsls	r3, r3, #12
 8004740:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004744:	431a      	orrs	r2, r3
 8004746:	4b07      	ldr	r3, [pc, #28]	; (8004764 <WriteChar+0x254>)
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	08db      	lsrs	r3, r3, #3
 800474c:	015b      	lsls	r3, r3, #5
 800474e:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004752:	4313      	orrs	r3, r2
 8004754:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	4a05      	ldr	r2, [pc, #20]	; (8004770 <WriteChar+0x260>)
 800475a:	2106      	movs	r1, #6
 800475c:	4803      	ldr	r0, [pc, #12]	; (800476c <WriteChar+0x25c>)
 800475e:	f7fc fbed 	bl	8000f3c <HAL_LCD_Write>
      break;
 8004762:	e24a      	b.n	8004bfa <WriteChar+0x6ea>
 8004764:	20000268 	.word	0x20000268
 8004768:	ff3fffe7 	.word	0xff3fffe7
 800476c:	20000278 	.word	0x20000278
 8004770:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004774:	4b88      	ldr	r3, [pc, #544]	; (8004998 <WriteChar+0x488>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	03db      	lsls	r3, r3, #15
 800477a:	b29a      	uxth	r2, r3
 800477c:	4b86      	ldr	r3, [pc, #536]	; (8004998 <WriteChar+0x488>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	085b      	lsrs	r3, r3, #1
 8004782:	075b      	lsls	r3, r3, #29
 8004784:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004788:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800478a:	4b83      	ldr	r3, [pc, #524]	; (8004998 <WriteChar+0x488>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	089b      	lsrs	r3, r3, #2
 8004790:	071b      	lsls	r3, r3, #28
 8004792:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004796:	431a      	orrs	r2, r3
 8004798:	4b7f      	ldr	r3, [pc, #508]	; (8004998 <WriteChar+0x488>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	08db      	lsrs	r3, r3, #3
 800479e:	039b      	lsls	r3, r3, #14
 80047a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80047a4:	4313      	orrs	r3, r2
 80047a6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	4a7c      	ldr	r2, [pc, #496]	; (800499c <WriteChar+0x48c>)
 80047ac:	2100      	movs	r1, #0
 80047ae:	487c      	ldr	r0, [pc, #496]	; (80049a0 <WriteChar+0x490>)
 80047b0:	f7fc fbc4 	bl	8000f3c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80047b4:	4b78      	ldr	r3, [pc, #480]	; (8004998 <WriteChar+0x488>)
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	03db      	lsls	r3, r3, #15
 80047ba:	b29a      	uxth	r2, r3
 80047bc:	4b76      	ldr	r3, [pc, #472]	; (8004998 <WriteChar+0x488>)
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	085b      	lsrs	r3, r3, #1
 80047c2:	075b      	lsls	r3, r3, #29
 80047c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80047c8:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80047ca:	4b73      	ldr	r3, [pc, #460]	; (8004998 <WriteChar+0x488>)
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	089b      	lsrs	r3, r3, #2
 80047d0:	071b      	lsls	r3, r3, #28
 80047d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047d6:	431a      	orrs	r2, r3
 80047d8:	4b6f      	ldr	r3, [pc, #444]	; (8004998 <WriteChar+0x488>)
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	08db      	lsrs	r3, r3, #3
 80047de:	039b      	lsls	r3, r3, #14
 80047e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80047e4:	4313      	orrs	r3, r2
 80047e6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	4a6c      	ldr	r2, [pc, #432]	; (800499c <WriteChar+0x48c>)
 80047ec:	2102      	movs	r1, #2
 80047ee:	486c      	ldr	r0, [pc, #432]	; (80049a0 <WriteChar+0x490>)
 80047f0:	f7fc fba4 	bl	8000f3c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80047f4:	4b68      	ldr	r3, [pc, #416]	; (8004998 <WriteChar+0x488>)
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	03db      	lsls	r3, r3, #15
 80047fa:	b29a      	uxth	r2, r3
 80047fc:	4b66      	ldr	r3, [pc, #408]	; (8004998 <WriteChar+0x488>)
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	085b      	lsrs	r3, r3, #1
 8004802:	075b      	lsls	r3, r3, #29
 8004804:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004808:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800480a:	4b63      	ldr	r3, [pc, #396]	; (8004998 <WriteChar+0x488>)
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	089b      	lsrs	r3, r3, #2
 8004810:	071b      	lsls	r3, r3, #28
 8004812:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004816:	431a      	orrs	r2, r3
 8004818:	4b5f      	ldr	r3, [pc, #380]	; (8004998 <WriteChar+0x488>)
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	08db      	lsrs	r3, r3, #3
 800481e:	039b      	lsls	r3, r3, #14
 8004820:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004824:	4313      	orrs	r3, r2
 8004826:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	4a5c      	ldr	r2, [pc, #368]	; (800499c <WriteChar+0x48c>)
 800482c:	2104      	movs	r1, #4
 800482e:	485c      	ldr	r0, [pc, #368]	; (80049a0 <WriteChar+0x490>)
 8004830:	f7fc fb84 	bl	8000f3c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004834:	4b58      	ldr	r3, [pc, #352]	; (8004998 <WriteChar+0x488>)
 8004836:	68db      	ldr	r3, [r3, #12]
 8004838:	03db      	lsls	r3, r3, #15
 800483a:	b29a      	uxth	r2, r3
 800483c:	4b56      	ldr	r3, [pc, #344]	; (8004998 <WriteChar+0x488>)
 800483e:	68db      	ldr	r3, [r3, #12]
 8004840:	085b      	lsrs	r3, r3, #1
 8004842:	075b      	lsls	r3, r3, #29
 8004844:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004848:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800484a:	4b53      	ldr	r3, [pc, #332]	; (8004998 <WriteChar+0x488>)
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	089b      	lsrs	r3, r3, #2
 8004850:	071b      	lsls	r3, r3, #28
 8004852:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004856:	431a      	orrs	r2, r3
 8004858:	4b4f      	ldr	r3, [pc, #316]	; (8004998 <WriteChar+0x488>)
 800485a:	68db      	ldr	r3, [r3, #12]
 800485c:	08db      	lsrs	r3, r3, #3
 800485e:	039b      	lsls	r3, r3, #14
 8004860:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004864:	4313      	orrs	r3, r2
 8004866:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	4a4c      	ldr	r2, [pc, #304]	; (800499c <WriteChar+0x48c>)
 800486c:	2106      	movs	r1, #6
 800486e:	484c      	ldr	r0, [pc, #304]	; (80049a0 <WriteChar+0x490>)
 8004870:	f7fc fb64 	bl	8000f3c <HAL_LCD_Write>
      break;
 8004874:	e1c1      	b.n	8004bfa <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004876:	4b48      	ldr	r3, [pc, #288]	; (8004998 <WriteChar+0x488>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	07da      	lsls	r2, r3, #31
 800487c:	4b46      	ldr	r3, [pc, #280]	; (8004998 <WriteChar+0x488>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	08db      	lsrs	r3, r3, #3
 8004882:	079b      	lsls	r3, r3, #30
 8004884:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004888:	4313      	orrs	r3, r2
 800488a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8004892:	2100      	movs	r1, #0
 8004894:	4842      	ldr	r0, [pc, #264]	; (80049a0 <WriteChar+0x490>)
 8004896:	f7fc fb51 	bl	8000f3c <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800489a:	4b3f      	ldr	r3, [pc, #252]	; (8004998 <WriteChar+0x488>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0202 	and.w	r2, r3, #2
 80048a2:	4b3d      	ldr	r3, [pc, #244]	; (8004998 <WriteChar+0x488>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	089b      	lsrs	r3, r3, #2
 80048a8:	f003 0301 	and.w	r3, r3, #1
 80048ac:	4313      	orrs	r3, r2
 80048ae:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	f06f 0203 	mvn.w	r2, #3
 80048b6:	2101      	movs	r1, #1
 80048b8:	4839      	ldr	r0, [pc, #228]	; (80049a0 <WriteChar+0x490>)
 80048ba:	f7fc fb3f 	bl	8000f3c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80048be:	4b36      	ldr	r3, [pc, #216]	; (8004998 <WriteChar+0x488>)
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	07da      	lsls	r2, r3, #31
 80048c4:	4b34      	ldr	r3, [pc, #208]	; (8004998 <WriteChar+0x488>)
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	08db      	lsrs	r3, r3, #3
 80048ca:	079b      	lsls	r3, r3, #30
 80048cc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80048d0:	4313      	orrs	r3, r2
 80048d2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80048da:	2102      	movs	r1, #2
 80048dc:	4830      	ldr	r0, [pc, #192]	; (80049a0 <WriteChar+0x490>)
 80048de:	f7fc fb2d 	bl	8000f3c <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80048e2:	4b2d      	ldr	r3, [pc, #180]	; (8004998 <WriteChar+0x488>)
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	f003 0202 	and.w	r2, r3, #2
 80048ea:	4b2b      	ldr	r3, [pc, #172]	; (8004998 <WriteChar+0x488>)
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	089b      	lsrs	r3, r3, #2
 80048f0:	f003 0301 	and.w	r3, r3, #1
 80048f4:	4313      	orrs	r3, r2
 80048f6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f06f 0203 	mvn.w	r2, #3
 80048fe:	2103      	movs	r1, #3
 8004900:	4827      	ldr	r0, [pc, #156]	; (80049a0 <WriteChar+0x490>)
 8004902:	f7fc fb1b 	bl	8000f3c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004906:	4b24      	ldr	r3, [pc, #144]	; (8004998 <WriteChar+0x488>)
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	07da      	lsls	r2, r3, #31
 800490c:	4b22      	ldr	r3, [pc, #136]	; (8004998 <WriteChar+0x488>)
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	08db      	lsrs	r3, r3, #3
 8004912:	079b      	lsls	r3, r3, #30
 8004914:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004918:	4313      	orrs	r3, r2
 800491a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8004922:	2104      	movs	r1, #4
 8004924:	481e      	ldr	r0, [pc, #120]	; (80049a0 <WriteChar+0x490>)
 8004926:	f7fc fb09 	bl	8000f3c <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800492a:	4b1b      	ldr	r3, [pc, #108]	; (8004998 <WriteChar+0x488>)
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	f003 0202 	and.w	r2, r3, #2
 8004932:	4b19      	ldr	r3, [pc, #100]	; (8004998 <WriteChar+0x488>)
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	089b      	lsrs	r3, r3, #2
 8004938:	f003 0301 	and.w	r3, r3, #1
 800493c:	4313      	orrs	r3, r2
 800493e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f06f 0203 	mvn.w	r2, #3
 8004946:	2105      	movs	r1, #5
 8004948:	4815      	ldr	r0, [pc, #84]	; (80049a0 <WriteChar+0x490>)
 800494a:	f7fc faf7 	bl	8000f3c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800494e:	4b12      	ldr	r3, [pc, #72]	; (8004998 <WriteChar+0x488>)
 8004950:	68db      	ldr	r3, [r3, #12]
 8004952:	07da      	lsls	r2, r3, #31
 8004954:	4b10      	ldr	r3, [pc, #64]	; (8004998 <WriteChar+0x488>)
 8004956:	68db      	ldr	r3, [r3, #12]
 8004958:	08db      	lsrs	r3, r3, #3
 800495a:	079b      	lsls	r3, r3, #30
 800495c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004960:	4313      	orrs	r3, r2
 8004962:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800496a:	2106      	movs	r1, #6
 800496c:	480c      	ldr	r0, [pc, #48]	; (80049a0 <WriteChar+0x490>)
 800496e:	f7fc fae5 	bl	8000f3c <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004972:	4b09      	ldr	r3, [pc, #36]	; (8004998 <WriteChar+0x488>)
 8004974:	68db      	ldr	r3, [r3, #12]
 8004976:	f003 0202 	and.w	r2, r3, #2
 800497a:	4b07      	ldr	r3, [pc, #28]	; (8004998 <WriteChar+0x488>)
 800497c:	68db      	ldr	r3, [r3, #12]
 800497e:	089b      	lsrs	r3, r3, #2
 8004980:	f003 0301 	and.w	r3, r3, #1
 8004984:	4313      	orrs	r3, r2
 8004986:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f06f 0203 	mvn.w	r2, #3
 800498e:	2107      	movs	r1, #7
 8004990:	4803      	ldr	r0, [pc, #12]	; (80049a0 <WriteChar+0x490>)
 8004992:	f7fc fad3 	bl	8000f3c <HAL_LCD_Write>
      break;
 8004996:	e130      	b.n	8004bfa <WriteChar+0x6ea>
 8004998:	20000268 	.word	0x20000268
 800499c:	cfff3fff 	.word	0xcfff3fff
 80049a0:	20000278 	.word	0x20000278

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80049a4:	4b97      	ldr	r3, [pc, #604]	; (8004c04 <WriteChar+0x6f4>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	085b      	lsrs	r3, r3, #1
 80049aa:	065b      	lsls	r3, r3, #25
 80049ac:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80049b0:	4b94      	ldr	r3, [pc, #592]	; (8004c04 <WriteChar+0x6f4>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	089b      	lsrs	r3, r3, #2
 80049b6:	061b      	lsls	r3, r3, #24
 80049b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80049bc:	4313      	orrs	r3, r2
 80049be:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80049c6:	2100      	movs	r1, #0
 80049c8:	488f      	ldr	r0, [pc, #572]	; (8004c08 <WriteChar+0x6f8>)
 80049ca:	f7fc fab7 	bl	8000f3c <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80049ce:	4b8d      	ldr	r3, [pc, #564]	; (8004c04 <WriteChar+0x6f4>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	00db      	lsls	r3, r3, #3
 80049d4:	f003 0208 	and.w	r2, r3, #8
 80049d8:	4b8a      	ldr	r3, [pc, #552]	; (8004c04 <WriteChar+0x6f4>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	08db      	lsrs	r3, r3, #3
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	f003 0304 	and.w	r3, r3, #4
 80049e4:	4313      	orrs	r3, r2
 80049e6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f06f 020c 	mvn.w	r2, #12
 80049ee:	2101      	movs	r1, #1
 80049f0:	4885      	ldr	r0, [pc, #532]	; (8004c08 <WriteChar+0x6f8>)
 80049f2:	f7fc faa3 	bl	8000f3c <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80049f6:	4b83      	ldr	r3, [pc, #524]	; (8004c04 <WriteChar+0x6f4>)
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	085b      	lsrs	r3, r3, #1
 80049fc:	065b      	lsls	r3, r3, #25
 80049fe:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8004a02:	4b80      	ldr	r3, [pc, #512]	; (8004c04 <WriteChar+0x6f4>)
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	089b      	lsrs	r3, r3, #2
 8004a08:	061b      	lsls	r3, r3, #24
 8004a0a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8004a18:	2102      	movs	r1, #2
 8004a1a:	487b      	ldr	r0, [pc, #492]	; (8004c08 <WriteChar+0x6f8>)
 8004a1c:	f7fc fa8e 	bl	8000f3c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8004a20:	4b78      	ldr	r3, [pc, #480]	; (8004c04 <WriteChar+0x6f4>)
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	00db      	lsls	r3, r3, #3
 8004a26:	f003 0208 	and.w	r2, r3, #8
 8004a2a:	4b76      	ldr	r3, [pc, #472]	; (8004c04 <WriteChar+0x6f4>)
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	08db      	lsrs	r3, r3, #3
 8004a30:	009b      	lsls	r3, r3, #2
 8004a32:	f003 0304 	and.w	r3, r3, #4
 8004a36:	4313      	orrs	r3, r2
 8004a38:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	f06f 020c 	mvn.w	r2, #12
 8004a40:	2103      	movs	r1, #3
 8004a42:	4871      	ldr	r0, [pc, #452]	; (8004c08 <WriteChar+0x6f8>)
 8004a44:	f7fc fa7a 	bl	8000f3c <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004a48:	4b6e      	ldr	r3, [pc, #440]	; (8004c04 <WriteChar+0x6f4>)
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	085b      	lsrs	r3, r3, #1
 8004a4e:	065b      	lsls	r3, r3, #25
 8004a50:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8004a54:	4b6b      	ldr	r3, [pc, #428]	; (8004c04 <WriteChar+0x6f4>)
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	089b      	lsrs	r3, r3, #2
 8004a5a:	061b      	lsls	r3, r3, #24
 8004a5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a60:	4313      	orrs	r3, r2
 8004a62:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8004a6a:	2104      	movs	r1, #4
 8004a6c:	4866      	ldr	r0, [pc, #408]	; (8004c08 <WriteChar+0x6f8>)
 8004a6e:	f7fc fa65 	bl	8000f3c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8004a72:	4b64      	ldr	r3, [pc, #400]	; (8004c04 <WriteChar+0x6f4>)
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	00db      	lsls	r3, r3, #3
 8004a78:	f003 0208 	and.w	r2, r3, #8
 8004a7c:	4b61      	ldr	r3, [pc, #388]	; (8004c04 <WriteChar+0x6f4>)
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	08db      	lsrs	r3, r3, #3
 8004a82:	009b      	lsls	r3, r3, #2
 8004a84:	f003 0304 	and.w	r3, r3, #4
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f06f 020c 	mvn.w	r2, #12
 8004a92:	2105      	movs	r1, #5
 8004a94:	485c      	ldr	r0, [pc, #368]	; (8004c08 <WriteChar+0x6f8>)
 8004a96:	f7fc fa51 	bl	8000f3c <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004a9a:	4b5a      	ldr	r3, [pc, #360]	; (8004c04 <WriteChar+0x6f4>)
 8004a9c:	68db      	ldr	r3, [r3, #12]
 8004a9e:	085b      	lsrs	r3, r3, #1
 8004aa0:	065b      	lsls	r3, r3, #25
 8004aa2:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8004aa6:	4b57      	ldr	r3, [pc, #348]	; (8004c04 <WriteChar+0x6f4>)
 8004aa8:	68db      	ldr	r3, [r3, #12]
 8004aaa:	089b      	lsrs	r3, r3, #2
 8004aac:	061b      	lsls	r3, r3, #24
 8004aae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8004abc:	2106      	movs	r1, #6
 8004abe:	4852      	ldr	r0, [pc, #328]	; (8004c08 <WriteChar+0x6f8>)
 8004ac0:	f7fc fa3c 	bl	8000f3c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8004ac4:	4b4f      	ldr	r3, [pc, #316]	; (8004c04 <WriteChar+0x6f4>)
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	00db      	lsls	r3, r3, #3
 8004aca:	f003 0208 	and.w	r2, r3, #8
 8004ace:	4b4d      	ldr	r3, [pc, #308]	; (8004c04 <WriteChar+0x6f4>)
 8004ad0:	68db      	ldr	r3, [r3, #12]
 8004ad2:	08db      	lsrs	r3, r3, #3
 8004ad4:	009b      	lsls	r3, r3, #2
 8004ad6:	f003 0304 	and.w	r3, r3, #4
 8004ada:	4313      	orrs	r3, r2
 8004adc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	f06f 020c 	mvn.w	r2, #12
 8004ae4:	2107      	movs	r1, #7
 8004ae6:	4848      	ldr	r0, [pc, #288]	; (8004c08 <WriteChar+0x6f8>)
 8004ae8:	f7fc fa28 	bl	8000f3c <HAL_LCD_Write>
      break;
 8004aec:	e085      	b.n	8004bfa <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004aee:	4b45      	ldr	r3, [pc, #276]	; (8004c04 <WriteChar+0x6f4>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	045b      	lsls	r3, r3, #17
 8004af4:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8004af8:	4b42      	ldr	r3, [pc, #264]	; (8004c04 <WriteChar+0x6f4>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	085b      	lsrs	r3, r3, #1
 8004afe:	021b      	lsls	r3, r3, #8
 8004b00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b04:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004b06:	4b3f      	ldr	r3, [pc, #252]	; (8004c04 <WriteChar+0x6f4>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	089b      	lsrs	r3, r3, #2
 8004b0c:	025b      	lsls	r3, r3, #9
 8004b0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b12:	431a      	orrs	r2, r3
 8004b14:	4b3b      	ldr	r3, [pc, #236]	; (8004c04 <WriteChar+0x6f4>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	08db      	lsrs	r3, r3, #3
 8004b1a:	069b      	lsls	r3, r3, #26
 8004b1c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004b20:	4313      	orrs	r3, r2
 8004b22:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	4a39      	ldr	r2, [pc, #228]	; (8004c0c <WriteChar+0x6fc>)
 8004b28:	2100      	movs	r1, #0
 8004b2a:	4837      	ldr	r0, [pc, #220]	; (8004c08 <WriteChar+0x6f8>)
 8004b2c:	f7fc fa06 	bl	8000f3c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004b30:	4b34      	ldr	r3, [pc, #208]	; (8004c04 <WriteChar+0x6f4>)
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	045b      	lsls	r3, r3, #17
 8004b36:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8004b3a:	4b32      	ldr	r3, [pc, #200]	; (8004c04 <WriteChar+0x6f4>)
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	085b      	lsrs	r3, r3, #1
 8004b40:	021b      	lsls	r3, r3, #8
 8004b42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b46:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004b48:	4b2e      	ldr	r3, [pc, #184]	; (8004c04 <WriteChar+0x6f4>)
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	089b      	lsrs	r3, r3, #2
 8004b4e:	025b      	lsls	r3, r3, #9
 8004b50:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b54:	431a      	orrs	r2, r3
 8004b56:	4b2b      	ldr	r3, [pc, #172]	; (8004c04 <WriteChar+0x6f4>)
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	08db      	lsrs	r3, r3, #3
 8004b5c:	069b      	lsls	r3, r3, #26
 8004b5e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004b62:	4313      	orrs	r3, r2
 8004b64:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	4a28      	ldr	r2, [pc, #160]	; (8004c0c <WriteChar+0x6fc>)
 8004b6a:	2102      	movs	r1, #2
 8004b6c:	4826      	ldr	r0, [pc, #152]	; (8004c08 <WriteChar+0x6f8>)
 8004b6e:	f7fc f9e5 	bl	8000f3c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004b72:	4b24      	ldr	r3, [pc, #144]	; (8004c04 <WriteChar+0x6f4>)
 8004b74:	689b      	ldr	r3, [r3, #8]
 8004b76:	045b      	lsls	r3, r3, #17
 8004b78:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8004b7c:	4b21      	ldr	r3, [pc, #132]	; (8004c04 <WriteChar+0x6f4>)
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	085b      	lsrs	r3, r3, #1
 8004b82:	021b      	lsls	r3, r3, #8
 8004b84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b88:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004b8a:	4b1e      	ldr	r3, [pc, #120]	; (8004c04 <WriteChar+0x6f4>)
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	089b      	lsrs	r3, r3, #2
 8004b90:	025b      	lsls	r3, r3, #9
 8004b92:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b96:	431a      	orrs	r2, r3
 8004b98:	4b1a      	ldr	r3, [pc, #104]	; (8004c04 <WriteChar+0x6f4>)
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	08db      	lsrs	r3, r3, #3
 8004b9e:	069b      	lsls	r3, r3, #26
 8004ba0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	4a18      	ldr	r2, [pc, #96]	; (8004c0c <WriteChar+0x6fc>)
 8004bac:	2104      	movs	r1, #4
 8004bae:	4816      	ldr	r0, [pc, #88]	; (8004c08 <WriteChar+0x6f8>)
 8004bb0:	f7fc f9c4 	bl	8000f3c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004bb4:	4b13      	ldr	r3, [pc, #76]	; (8004c04 <WriteChar+0x6f4>)
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	045b      	lsls	r3, r3, #17
 8004bba:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8004bbe:	4b11      	ldr	r3, [pc, #68]	; (8004c04 <WriteChar+0x6f4>)
 8004bc0:	68db      	ldr	r3, [r3, #12]
 8004bc2:	085b      	lsrs	r3, r3, #1
 8004bc4:	021b      	lsls	r3, r3, #8
 8004bc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bca:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004bcc:	4b0d      	ldr	r3, [pc, #52]	; (8004c04 <WriteChar+0x6f4>)
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	089b      	lsrs	r3, r3, #2
 8004bd2:	025b      	lsls	r3, r3, #9
 8004bd4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004bd8:	431a      	orrs	r2, r3
 8004bda:	4b0a      	ldr	r3, [pc, #40]	; (8004c04 <WriteChar+0x6f4>)
 8004bdc:	68db      	ldr	r3, [r3, #12]
 8004bde:	08db      	lsrs	r3, r3, #3
 8004be0:	069b      	lsls	r3, r3, #26
 8004be2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004be6:	4313      	orrs	r3, r2
 8004be8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	4a07      	ldr	r2, [pc, #28]	; (8004c0c <WriteChar+0x6fc>)
 8004bee:	2106      	movs	r1, #6
 8004bf0:	4805      	ldr	r0, [pc, #20]	; (8004c08 <WriteChar+0x6f8>)
 8004bf2:	f7fc f9a3 	bl	8000f3c <HAL_LCD_Write>
      break;
 8004bf6:	e000      	b.n	8004bfa <WriteChar+0x6ea>

    default:
      break;
 8004bf8:	bf00      	nop
  }
}
 8004bfa:	bf00      	nop
 8004bfc:	3710      	adds	r7, #16
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}
 8004c02:	bf00      	nop
 8004c04:	20000268 	.word	0x20000268
 8004c08:	20000278 	.word	0x20000278
 8004c0c:	fbfdfcff 	.word	0xfbfdfcff

08004c10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004c10:	b480      	push	{r7}
 8004c12:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004c14:	bf00      	nop
 8004c16:	46bd      	mov	sp, r7
 8004c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1c:	4770      	bx	lr

08004c1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004c1e:	b480      	push	{r7}
 8004c20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004c22:	e7fe      	b.n	8004c22 <HardFault_Handler+0x4>

08004c24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004c24:	b480      	push	{r7}
 8004c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004c28:	e7fe      	b.n	8004c28 <MemManage_Handler+0x4>

08004c2a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004c2a:	b480      	push	{r7}
 8004c2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004c2e:	e7fe      	b.n	8004c2e <BusFault_Handler+0x4>

08004c30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004c30:	b480      	push	{r7}
 8004c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004c34:	e7fe      	b.n	8004c34 <UsageFault_Handler+0x4>

08004c36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004c36:	b480      	push	{r7}
 8004c38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004c3a:	bf00      	nop
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr

08004c44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004c44:	b480      	push	{r7}
 8004c46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004c48:	bf00      	nop
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr

08004c52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004c52:	b480      	push	{r7}
 8004c54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004c56:	bf00      	nop
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5e:	4770      	bx	lr

08004c60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004c64:	f7fb fafc 	bl	8000260 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004c68:	bf00      	nop
 8004c6a:	bd80      	pop	{r7, pc}

08004c6c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8004c70:	2001      	movs	r0, #1
 8004c72:	f7fb ff55 	bl	8000b20 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8004c76:	bf00      	nop
 8004c78:	bd80      	pop	{r7, pc}

08004c7a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8004c7a:	b580      	push	{r7, lr}
 8004c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8004c7e:	2002      	movs	r0, #2
 8004c80:	f7fb ff4e 	bl	8000b20 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8004c84:	bf00      	nop
 8004c86:	bd80      	pop	{r7, pc}

08004c88 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8004c8c:	2004      	movs	r0, #4
 8004c8e:	f7fb ff47 	bl	8000b20 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8004c92:	bf00      	nop
 8004c94:	bd80      	pop	{r7, pc}

08004c96 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8004c96:	b580      	push	{r7, lr}
 8004c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8004c9a:	2008      	movs	r0, #8
 8004c9c:	f7fb ff40 	bl	8000b20 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8004ca0:	bf00      	nop
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8004ca8:	2020      	movs	r0, #32
 8004caa:	f7fb ff39 	bl	8000b20 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004cae:	bf00      	nop
 8004cb0:	bd80      	pop	{r7, pc}
	...

08004cb4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004cb8:	4a17      	ldr	r2, [pc, #92]	; (8004d18 <SystemInit+0x64>)
 8004cba:	4b17      	ldr	r3, [pc, #92]	; (8004d18 <SystemInit+0x64>)
 8004cbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004cc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004cc8:	4a14      	ldr	r2, [pc, #80]	; (8004d1c <SystemInit+0x68>)
 8004cca:	4b14      	ldr	r3, [pc, #80]	; (8004d1c <SystemInit+0x68>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f043 0301 	orr.w	r3, r3, #1
 8004cd2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8004cd4:	4b11      	ldr	r3, [pc, #68]	; (8004d1c <SystemInit+0x68>)
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8004cda:	4a10      	ldr	r2, [pc, #64]	; (8004d1c <SystemInit+0x68>)
 8004cdc:	4b0f      	ldr	r3, [pc, #60]	; (8004d1c <SystemInit+0x68>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8004ce4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8004ce8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8004cea:	4b0c      	ldr	r3, [pc, #48]	; (8004d1c <SystemInit+0x68>)
 8004cec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004cf0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004cf2:	4a0a      	ldr	r2, [pc, #40]	; (8004d1c <SystemInit+0x68>)
 8004cf4:	4b09      	ldr	r3, [pc, #36]	; (8004d1c <SystemInit+0x68>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004cfc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8004cfe:	4b07      	ldr	r3, [pc, #28]	; (8004d1c <SystemInit+0x68>)
 8004d00:	2200      	movs	r2, #0
 8004d02:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004d04:	4b04      	ldr	r3, [pc, #16]	; (8004d18 <SystemInit+0x64>)
 8004d06:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004d0a:	609a      	str	r2, [r3, #8]
#endif
}
 8004d0c:	bf00      	nop
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr
 8004d16:	bf00      	nop
 8004d18:	e000ed00 	.word	0xe000ed00
 8004d1c:	40021000 	.word	0x40021000

08004d20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004d20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004d58 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004d24:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004d26:	e003      	b.n	8004d30 <LoopCopyDataInit>

08004d28 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004d28:	4b0c      	ldr	r3, [pc, #48]	; (8004d5c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004d2a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004d2c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004d2e:	3104      	adds	r1, #4

08004d30 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004d30:	480b      	ldr	r0, [pc, #44]	; (8004d60 <LoopForever+0xa>)
	ldr	r3, =_edata
 8004d32:	4b0c      	ldr	r3, [pc, #48]	; (8004d64 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004d34:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004d36:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004d38:	d3f6      	bcc.n	8004d28 <CopyDataInit>
	ldr	r2, =_sbss
 8004d3a:	4a0b      	ldr	r2, [pc, #44]	; (8004d68 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004d3c:	e002      	b.n	8004d44 <LoopFillZerobss>

08004d3e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004d3e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004d40:	f842 3b04 	str.w	r3, [r2], #4

08004d44 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004d44:	4b09      	ldr	r3, [pc, #36]	; (8004d6c <LoopForever+0x16>)
	cmp	r2, r3
 8004d46:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004d48:	d3f9      	bcc.n	8004d3e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004d4a:	f7ff ffb3 	bl	8004cb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004d4e:	f000 f811 	bl	8004d74 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004d52:	f7fe fd6d 	bl	8003830 <main>

08004d56 <LoopForever>:

LoopForever:
    b LoopForever
 8004d56:	e7fe      	b.n	8004d56 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004d58:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8004d5c:	08004e84 	.word	0x08004e84
	ldr	r0, =_sdata
 8004d60:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004d64:	20000004 	.word	0x20000004
	ldr	r2, =_sbss
 8004d68:	20000004 	.word	0x20000004
	ldr	r3, = _ebss
 8004d6c:	200002b4 	.word	0x200002b4

08004d70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004d70:	e7fe      	b.n	8004d70 <ADC1_2_IRQHandler>
	...

08004d74 <__libc_init_array>:
 8004d74:	b570      	push	{r4, r5, r6, lr}
 8004d76:	4e0d      	ldr	r6, [pc, #52]	; (8004dac <__libc_init_array+0x38>)
 8004d78:	4c0d      	ldr	r4, [pc, #52]	; (8004db0 <__libc_init_array+0x3c>)
 8004d7a:	1ba4      	subs	r4, r4, r6
 8004d7c:	10a4      	asrs	r4, r4, #2
 8004d7e:	2500      	movs	r5, #0
 8004d80:	42a5      	cmp	r5, r4
 8004d82:	d109      	bne.n	8004d98 <__libc_init_array+0x24>
 8004d84:	4e0b      	ldr	r6, [pc, #44]	; (8004db4 <__libc_init_array+0x40>)
 8004d86:	4c0c      	ldr	r4, [pc, #48]	; (8004db8 <__libc_init_array+0x44>)
 8004d88:	f000 f820 	bl	8004dcc <_init>
 8004d8c:	1ba4      	subs	r4, r4, r6
 8004d8e:	10a4      	asrs	r4, r4, #2
 8004d90:	2500      	movs	r5, #0
 8004d92:	42a5      	cmp	r5, r4
 8004d94:	d105      	bne.n	8004da2 <__libc_init_array+0x2e>
 8004d96:	bd70      	pop	{r4, r5, r6, pc}
 8004d98:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004d9c:	4798      	blx	r3
 8004d9e:	3501      	adds	r5, #1
 8004da0:	e7ee      	b.n	8004d80 <__libc_init_array+0xc>
 8004da2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004da6:	4798      	blx	r3
 8004da8:	3501      	adds	r5, #1
 8004daa:	e7f2      	b.n	8004d92 <__libc_init_array+0x1e>
 8004dac:	08004e7c 	.word	0x08004e7c
 8004db0:	08004e7c 	.word	0x08004e7c
 8004db4:	08004e7c 	.word	0x08004e7c
 8004db8:	08004e80 	.word	0x08004e80

08004dbc <memset>:
 8004dbc:	4402      	add	r2, r0
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d100      	bne.n	8004dc6 <memset+0xa>
 8004dc4:	4770      	bx	lr
 8004dc6:	f803 1b01 	strb.w	r1, [r3], #1
 8004dca:	e7f9      	b.n	8004dc0 <memset+0x4>

08004dcc <_init>:
 8004dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dce:	bf00      	nop
 8004dd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dd2:	bc08      	pop	{r3}
 8004dd4:	469e      	mov	lr, r3
 8004dd6:	4770      	bx	lr

08004dd8 <_fini>:
 8004dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dda:	bf00      	nop
 8004ddc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dde:	bc08      	pop	{r3}
 8004de0:	469e      	mov	lr, r3
 8004de2:	4770      	bx	lr
