/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire [4:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_2z;
  wire [7:0] celloutsig_1_0z;
  wire [17:0] celloutsig_1_13z;
  wire [16:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [39:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_6z;
  wire [14:0] celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 3'h0;
    else _00_ <= celloutsig_1_0z[7:5];
  reg [9:0] _02_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 10'h000;
    else _02_ <= { in_data[67:63], celloutsig_0_0z };
  assign out_data[41:32] = _02_;
  assign celloutsig_1_8z = celloutsig_1_1z[25:13] % { 1'h1, celloutsig_1_1z[15:4] };
  assign celloutsig_1_15z = { celloutsig_1_8z[0], _00_, celloutsig_1_2z, celloutsig_1_2z, _00_ } % { 1'h1, celloutsig_1_2z[3:1], celloutsig_1_8z };
  assign celloutsig_0_0z = in_data[25:21] % { 1'h1, in_data[28:25] };
  assign celloutsig_1_0z = in_data[156:149] % { 1'h1, in_data[178:172] };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[189:151] };
  assign celloutsig_1_4z = { celloutsig_1_3z[1:0], celloutsig_1_3z, celloutsig_1_3z } * { celloutsig_1_0z[7:3], celloutsig_1_2z };
  assign celloutsig_1_6z = _00_ * celloutsig_1_0z[5:3];
  assign celloutsig_1_7z = { in_data[97], _00_, celloutsig_1_6z, celloutsig_1_0z } * { celloutsig_1_4z[1], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_9z = celloutsig_1_8z[3:0] * { celloutsig_1_2z[2], _00_ };
  assign celloutsig_1_13z = { celloutsig_1_1z[20:10], celloutsig_1_6z, celloutsig_1_9z } * { celloutsig_1_7z[14:5], celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_4z[9:5] * celloutsig_1_15z[10:6];
  assign celloutsig_1_19z = { celloutsig_1_13z[11:4], celloutsig_1_3z } * celloutsig_1_13z[17:6];
  assign celloutsig_1_2z = in_data[150:146] ~^ celloutsig_1_1z[32:28];
  assign celloutsig_1_3z = celloutsig_1_2z[4:1] ~^ in_data[102:99];
  assign celloutsig_0_2z = out_data[41:33] ~^ out_data[40:32];
  assign { out_data[132:128], out_data[107:96], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z };
endmodule
