{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603710412345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603710412352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 26 12:06:52 2020 " "Processing started: Mon Oct 26 12:06:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603710412352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603710412352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IIR_DF2_filter -c IIR_DF2_filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off IIR_DF2_filter -c IIR_DF2_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603710412352 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603710412963 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603710412963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iir_df2_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iir_df2_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IIR_DF2_filter-Behavioural " "Found design unit 1: IIR_DF2_filter-Behavioural" {  } { { "IIR_DF2_filter.vhd" "" { Text "D:/poli/magistrale/I S Architecture/lab/lab1/Lab 1/ISA_LAB_1_19october/LAB1_VHDL/IIR_DF2_filter.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603710422321 ""} { "Info" "ISGN_ENTITY_NAME" "1 IIR_DF2_filter " "Found entity 1: IIR_DF2_filter" {  } { { "IIR_DF2_filter.vhd" "" { Text "D:/poli/magistrale/I S Architecture/lab/lab1/Lab 1/ISA_LAB_1_19october/LAB1_VHDL/IIR_DF2_filter.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603710422321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603710422321 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IIR_DF2_filter " "Elaborating entity \"IIR_DF2_filter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603710422367 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeros IIR_DF2_filter.vhd(50) " "VHDL Signal Declaration warning at IIR_DF2_filter.vhd(50): used explicit default value for signal \"zeros\" because signal was never assigned a value" {  } { { "IIR_DF2_filter.vhd" "" { Text "D:/poli/magistrale/I S Architecture/lab/lab1/Lab 1/ISA_LAB_1_19october/LAB1_VHDL/IIR_DF2_filter.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1603710422376 "|IIR_DF2_filter"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeros31 IIR_DF2_filter.vhd(51) " "VHDL Signal Declaration warning at IIR_DF2_filter.vhd(51): used explicit default value for signal \"zeros31\" because signal was never assigned a value" {  } { { "IIR_DF2_filter.vhd" "" { Text "D:/poli/magistrale/I S Architecture/lab/lab1/Lab 1/ISA_LAB_1_19october/LAB1_VHDL/IIR_DF2_filter.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1603710422376 "|IIR_DF2_filter"}
{ "Warning" "WSGN_SEARCH_FILE" "myregister.vhd 2 1 " "Using design file myregister.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myregister-Behaviour " "Found design unit 1: myregister-Behaviour" {  } { { "myregister.vhd" "" { Text "D:/poli/magistrale/I S Architecture/lab/lab1/Lab 1/ISA_LAB_1_19october/LAB1_VHDL/myregister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603710422431 ""} { "Info" "ISGN_ENTITY_NAME" "1 myregister " "Found entity 1: myregister" {  } { { "myregister.vhd" "" { Text "D:/poli/magistrale/I S Architecture/lab/lab1/Lab 1/ISA_LAB_1_19october/LAB1_VHDL/myregister.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603710422431 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603710422431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myregister myregister:REG_DATA_IN " "Elaborating entity \"myregister\" for hierarchy \"myregister:REG_DATA_IN\"" {  } { { "IIR_DF2_filter.vhd" "REG_DATA_IN" { Text "D:/poli/magistrale/I S Architecture/lab/lab1/Lab 1/ISA_LAB_1_19october/LAB1_VHDL/IIR_DF2_filter.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603710422431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myregister myregister:REG_Z1 " "Elaborating entity \"myregister\" for hierarchy \"myregister:REG_Z1\"" {  } { { "IIR_DF2_filter.vhd" "REG_Z1" { Text "D:/poli/magistrale/I S Architecture/lab/lab1/Lab 1/ISA_LAB_1_19october/LAB1_VHDL/IIR_DF2_filter.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603710422451 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603710423428 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603710424003 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603710424003 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "256 " "Implemented 256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "75 " "Implemented 75 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603710424285 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603710424285 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603710424285 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "5 " "Implemented 5 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1603710424285 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603710424285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4932 " "Peak virtual memory: 4932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603710424317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 26 12:07:04 2020 " "Processing ended: Mon Oct 26 12:07:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603710424317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603710424317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603710424317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603710424317 ""}
