

================================================================
== Vivado HLS Report for 'Accelerator_MAT_Multiply2_Loop_Row_proc'
================================================================
* Date:           Thu Oct 29 22:12:16 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        accelerator
* Solution:       solution2opt
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.68|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   66|   66|   66|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_RowCaching  |   64|   64|         2|          1|          1|    64|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_5 [1/1] 1.57ns
newFuncRoot:0  br label %0


 <State 2>: 7.68ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.reset ]

ST_2: i_0_i_i [1/1] 0.00ns
:1  %i_0_i_i = phi i4 [ 0, %newFuncRoot ], [ %i_0_i_i_mid2, %.reset ]

ST_2: k_0_i_i [1/1] 0.00ns
:2  %k_0_i_i = phi i4 [ 0, %newFuncRoot ], [ %k, %.reset ]

ST_2: exitcond_flatten [1/1] 1.97ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next [1/1] 1.72ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: stg_11 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %.preheader.exitStub, label %.reset

ST_2: exitcond2_i_i [1/1] 1.88ns
.reset:2  %exitcond2_i_i = icmp eq i4 %k_0_i_i, -8

ST_2: k_0_i_i_mid2 [1/1] 1.37ns
.reset:3  %k_0_i_i_mid2 = select i1 %exitcond2_i_i, i4 0, i4 %k_0_i_i

ST_2: tmp_1_i_dup [1/1] 0.80ns
.reset:4  %tmp_1_i_dup = add i4 %i_0_i_i, 1

ST_2: i_0_i_i_mid2 [1/1] 1.37ns
.reset:5  %i_0_i_i_mid2 = select i1 %exitcond2_i_i, i4 %tmp_1_i_dup, i4 %i_0_i_i

ST_2: tmp_2_i_trn_cast [1/1] 0.00ns
.reset:10  %tmp_2_i_trn_cast = zext i4 %k_0_i_i_mid2 to i8

ST_2: tmp [1/1] 0.00ns
.reset:11  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0_i_i_mid2, i3 0)

ST_2: p_addr_cast [1/1] 0.00ns
.reset:12  %p_addr_cast = zext i7 %tmp to i8

ST_2: p_addr1 [1/1] 1.72ns
.reset:13  %p_addr1 = add i8 %tmp_2_i_trn_cast, %p_addr_cast

ST_2: tmp_20 [1/1] 0.00ns
.reset:14  %tmp_20 = zext i8 %p_addr1 to i64

ST_2: A_addr [1/1] 0.00ns
.reset:15  %A_addr = getelementptr [64 x float]* %A, i64 0, i64 %tmp_20

ST_2: A_load [2/2] 2.71ns
.reset:16  %A_load = load float* %A_addr, align 4

ST_2: k [1/1] 0.80ns
.reset:20  %k = add i4 %k_0_i_i_mid2, 1


 <State 3>: 5.10ns
ST_3: stg_24 [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @str2)

ST_3: empty [1/1] 0.00ns
.reset:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_3: stg_26 [1/1] 0.00ns
.reset:6  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind

ST_3: tmp_s [1/1] 0.00ns
.reset:7  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str7)

ST_3: stg_28 [1/1] 0.00ns
.reset:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind

ST_3: tmp_2_i [1/1] 0.00ns
.reset:9  %tmp_2_i = zext i4 %k_0_i_i_mid2 to i64

ST_3: A_load [1/2] 2.71ns
.reset:16  %A_load = load float* %A_addr, align 4

ST_3: A_cached_row_addr [1/1] 0.00ns
.reset:17  %A_cached_row_addr = getelementptr inbounds [8 x float]* %A_cached_row, i64 0, i64 %tmp_2_i

ST_3: stg_32 [1/1] 2.39ns
.reset:18  store float %A_load, float* %A_cached_row_addr, align 4

ST_3: empty_5 [1/1] 0.00ns
.reset:19  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str7, i32 %tmp_s)

ST_3: stg_34 [1/1] 0.00ns
.reset:21  br label %0


 <State 4>: 0.00ns
ST_4: stg_35 [1/1] 0.00ns
.preheader.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
