
---------- Begin Simulation Statistics ----------
final_tick                               560742075494500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  32744                       # Simulator instruction rate (inst/s)
host_mem_usage                                 878496                       # Number of bytes of host memory used
host_op_rate                                    73600                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   305.40                       # Real time elapsed on the host
host_tick_rate                               26352432                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000008                       # Number of instructions simulated
sim_ops                                      22477347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008048                       # Number of seconds simulated
sim_ticks                                  8048044500                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           4                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  12                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     12.50%     12.50% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6     37.50%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     12.50%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     12.50%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  4     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        96734                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        196110                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35103                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          789                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40189                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28168                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35103                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6935                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45673                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5111                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           52                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329258                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          789                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1554907                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       468963                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477331                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16001134                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.404734                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.637939                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11326125     70.78%     70.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       678701      4.24%     75.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       827768      5.17%     80.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       261683      1.64%     81.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       563230      3.52%     85.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       260685      1.63%     86.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       333801      2.09%     89.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       194234      1.21%     90.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1554907      9.72%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16001134                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302745                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363713                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651132                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034804     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47726      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476711     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002296     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657014      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6994118     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477331                       # Class of committed instruction
system.switch_cpus.commit.refs                9902731                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477331                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.609607                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.609607                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12196176                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108301                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           753223                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2501332                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6067                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        605593                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786257                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1496                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367971                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   569                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45673                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084028                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14947340                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           123                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473174                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12134                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002838                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1109326                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33279                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.650667                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16062733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.450835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.938500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12587887     78.37%     78.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           102302      0.64%     79.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           213500      1.33%     80.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           171236      1.07%     81.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           176566      1.10%     82.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           142275      0.89%     83.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           217912      1.36%     84.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            72179      0.45%     85.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2378876     14.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16062733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989656                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19173444                       # number of floating regfile writes
system.switch_cpus.idleCycles                   33335                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          819                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            36997                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.436209                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10299889                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367971                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          399279                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789859                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           18                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418870                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042318                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7931918                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4634                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23117325                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3649                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3968382                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6067                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3978010                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        26290                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       564678                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          246                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138706                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167263                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          246                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28932317                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22921085                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.605932                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17531017                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.424018                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22964125                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21272750                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345031                       # number of integer regfile writes
system.switch_cpus.ipc                       0.621270                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.621270                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41151      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237309     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2681      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47764      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476933     23.69%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002400     17.31%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       759078      3.28%     58.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94647      0.41%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7174441     31.03%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2273463      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23121965                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22500928                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44064618                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21445105                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671182                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1038102                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044897                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             409      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       122416     11.79%     11.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       261127     25.15%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          88424      8.52%     45.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11702      1.13%     46.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       497660     47.94%     94.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        56364      5.43%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1617988                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     19280580                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475980                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936317                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038473                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23121965                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       564935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          439                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       270086                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16062733                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.439479                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.387822                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10691644     66.56%     66.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       680798      4.24%     70.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       702037      4.37%     75.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       639069      3.98%     79.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       885474      5.51%     84.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       701062      4.36%     89.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       775904      4.83%     93.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       476704      2.97%     96.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       510041      3.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16062733                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.436498                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084028                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        24946                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        97810                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789859                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418870                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10607615                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 16096068                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4443988                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390922                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         191840                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1028899                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2833217                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         15327                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67937487                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064457                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906075                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2822665                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4707243                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6067                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7760772                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515097                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040527                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21167795                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3739296                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37325961                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954252                       # The number of ROB writes
system.switch_cpus.timesIdled                     346                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       110716                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        74447                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       222737                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          74447                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 560742075494500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              71103                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29013                       # Transaction distribution
system.membus.trans_dist::CleanEvict            67721                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28273                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28273                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         71103                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       295486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       295486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 295486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8216896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8216896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8216896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             99376                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   99376    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               99376                       # Request fanout histogram
system.membus.reqLayer2.occupancy           330205500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          548810750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8048044500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560742075494500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 560742075494500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 560742075494500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             81127                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65320                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          166019                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30894                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30894                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           397                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80730                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       333848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                334758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9467584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9500416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          120739                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1856832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           232760                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.319844                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.466417                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 158313     68.02%     68.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  74447     31.98%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             232760                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          147789000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         167431500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            592500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 560742075494500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           40                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        12605                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12645                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           40                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        12605                       # number of overall hits
system.l2.overall_hits::total                   12645                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          355                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        99016                       # number of demand (read+write) misses
system.l2.demand_misses::total                  99376                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          355                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        99016                       # number of overall misses
system.l2.overall_misses::total                 99376                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     27581000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  10005388500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10032969500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     27581000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  10005388500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10032969500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       111621                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112021                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       111621                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112021                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.898734                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.887073                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.887119                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.898734                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.887073                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.887119                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 77692.957746                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101048.199281                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100959.683425                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 77692.957746                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101048.199281                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100959.683425                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               29013                       # number of writebacks
system.l2.writebacks::total                     29013                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        99016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             99371                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        99016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            99371                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     24031000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   9015228500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9039259500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     24031000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   9015228500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9039259500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.898734                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.887073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.887075                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.898734                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.887073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.887075                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 67692.957746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91048.199281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90964.763362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 67692.957746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91048.199281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90964.763362                       # average overall mshr miss latency
system.l2.replacements                         120739                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36307                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36307                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36307                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36307                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        50442                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         50442                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2621                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2621                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        28271                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28273                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2757615000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2757615000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        30892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30894                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.915156                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.915162                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 97542.181034                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97535.281010                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        28271                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28271                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2474905000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2474905000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.915156                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.915097                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87542.181034                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87542.181034                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           40                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 40                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              357                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     27581000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27581000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.898734                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.899244                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 77692.957746                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77257.703081                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     24031000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24031000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.898734                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.894207                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 67692.957746                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67692.957746                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         9984                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9984                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        70745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           70746                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7247773500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7247773500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        80729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80730                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.876327                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.876329                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102449.268500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102447.820371                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        70745                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        70745                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6540323500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6540323500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.876327                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.876316                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92449.268500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92449.268500                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 560742075494500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2021.251781                       # Cycle average of tags in use
system.l2.tags.total_refs                      163243                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    120739                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.352032                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              560734027450500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     227.968885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.017075                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.158937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     9.114966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1783.991917                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.111313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.871090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986939                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          566                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          860                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          518                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    568261                       # Number of tag accesses
system.l2.tags.data_accesses                   568261                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 560742075494500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6337024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6360064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1856832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1856832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        99016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               99376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        29013                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29013                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             15904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             23857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2823046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    787399225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             790262032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        15904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2823046                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2838951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      230718406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            230718406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      230718406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            15904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            23857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2823046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    787399225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1020980438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     29013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     98978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000139785750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1726                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1726                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              198520                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27290                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       99371                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      29013                       # Number of write requests accepted
system.mem_ctrls.readBursts                     99371                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    29013                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     38                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1985                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3059195250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  496665000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4921689000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30797.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49547.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14267                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21580                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 99371                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29013                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   54817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        92451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.814010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.365110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    75.912001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        77874     84.23%     84.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9434     10.20%     94.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3439      3.72%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1028      1.11%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          423      0.46%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          165      0.18%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           52      0.06%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           16      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           20      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        92451                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1726                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.501738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.446214                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.303236                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1117     64.72%     64.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          603     34.94%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            5      0.29%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1726                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1726                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.790846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.750800                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.187250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1157     67.03%     67.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               16      0.93%     67.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              338     19.58%     87.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              193     11.18%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.93%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1726                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6357312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1854784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6359744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1856832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       789.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       230.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    790.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    230.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8047783500                       # Total gap between requests
system.mem_ctrls.avgGap                      62685.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        22720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6334592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1854784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2823046.020682415459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 787097039.535504460335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 230463934.437738239765                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          355                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        99016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        29013                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      9425750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4912263250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 193336970500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     26551.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49610.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6663804.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            336443940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            178793835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           367667160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           79636320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     634923120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3617319180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         44258400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5259041955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        653.455874                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     86246250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    268580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7693207750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            323770440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            172057710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           341570460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           71644500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     634923120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3606058260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         53739840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5203764330                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.587420                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    110941500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    268580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7668512500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8048034000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560742075494500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083624                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083635                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083624                       # number of overall hits
system.cpu.icache.overall_hits::total         1083635                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          404                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            406                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          404                       # number of overall misses
system.cpu.icache.overall_misses::total           406                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     29457500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29457500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     29457500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29457500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084028                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084041                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084028                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084041                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000375                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000375                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 72914.603960                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72555.418719                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 72914.603960                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72555.418719                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     28607500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28607500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     28607500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28607500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 72424.050633                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72424.050633                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 72424.050633                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72424.050633                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083624                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083635                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          404                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           406                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     29457500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29457500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084041                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 72914.603960                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72555.418719                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     28607500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28607500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 72424.050633                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72424.050633                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560742075494500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004016                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44764                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            385.896552                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000029                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003987                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168479                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168479                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560742075494500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560742075494500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560742075494500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560742075494500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560742075494500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560742075494500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560742075494500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9292803                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9292806                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9307354                       # number of overall hits
system.cpu.dcache.overall_hits::total         9307357                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       162954                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         162957                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       165779                       # number of overall misses
system.cpu.dcache.overall_misses::total        165782                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  14524004198                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14524004198                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  14524004198                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14524004198                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9455757                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9455763                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9473133                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9473139                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017233                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017234                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017500                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017500                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 89129.473336                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 89127.832483                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 87610.639454                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87609.054047                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1912014                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             26855                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.197691                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36307                       # number of writebacks
system.cpu.dcache.writebacks::total             36307                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        52612                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52612                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        52612                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52612                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       110342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       111621                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       111621                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10196428698                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10196428698                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10310633698                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10310633698                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011669                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011669                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011783                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011783                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 92407.503018                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92407.503018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 92371.809050                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92371.809050                       # average overall mshr miss latency
system.cpu.dcache.replacements                 110600                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7072145                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7072146                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       132032                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        132033                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11659784000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11659784000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7204177                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7204179                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 88310.288415                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 88309.619565                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        52581                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        52581                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79451                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79451                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7363501000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7363501000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011028                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011028                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 92679.777473                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92679.777473                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2220658                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2220660                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        30922                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30924                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2864220198                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2864220198                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013733                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013734                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 92627.262079                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92621.271440                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           31                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        30891                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30891                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2832927698                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2832927698                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013720                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013720                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 91707.218866                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91707.218866                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        14551                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14551                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         2825                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2825                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.162581                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.162581                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    114205000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    114205000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89292.415950                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89292.415950                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560742075494500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.014578                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7754871                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            110600                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             70.116374                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.014576                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          541                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19057902                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19057902                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               560766942132500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  44163                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898152                       # Number of bytes of host memory used
host_op_rate                                    99154                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   905.73                       # Real time elapsed on the host
host_tick_rate                               27454799                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      89806643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024867                       # Number of seconds simulated
sim_ticks                                 24866638000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       307347                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        614983                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       200834                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           35                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7899                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       228731                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       126435                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       200834                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        74399                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          271214                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           28329                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4241                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1112840                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1272057                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         8083                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             145138                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4650515                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1725558                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67329296                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     49396236                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.363045                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.607063                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     35337296     71.54%     71.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2072604      4.20%     75.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2496260      5.05%     80.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       803903      1.63%     82.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1681705      3.40%     85.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       780660      1.58%     87.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       994828      2.01%     89.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       578465      1.17%     90.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4650515      9.41%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     49396236                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63164629                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8882                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31443551                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22809050                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4522      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9509813     14.12%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1963      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1260      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       151235      0.22%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.01%     14.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.01%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16215859     24.08%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        33835      0.05%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11859929     17.61%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2070834      3.08%     59.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       188850      0.28%     59.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20738216     30.80%     90.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6542268      9.72%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67329296                       # Class of committed instruction
system.switch_cpus.commit.refs               29540168                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67329296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.657776                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.657776                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      37916730                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69648489                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2314377                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7535584                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          25214                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1833513                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23265477                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4791                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7113404                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1874                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              271214                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3289654                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              46213008                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2164                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31689077                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          270                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1268                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           50428                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.005453                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3385587                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       154764                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.637181                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     49625418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.417134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.911378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         39130078     78.85%     78.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           314685      0.63%     79.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           638796      1.29%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           519211      1.05%     81.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           538744      1.09%     82.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           431701      0.87%     83.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           661562      1.33%     85.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           232001      0.47%     85.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7158640     14.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     49625418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         106677246                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         56837451                       # number of floating regfile writes
system.switch_cpus.idleCycles                  107858                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        10394                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           212493                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.397205                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30806292                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7113404                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1249602                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23287146                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           12                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          359                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7281882                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69362106                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23692888                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        26798                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69487593                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          11984                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      12259877                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          25214                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      12290612                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        80725                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1675896                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          777                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       478113                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       550772                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          777                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7358                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         3036                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86798862                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68892433                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606095                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52608330                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.385238                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               69033926                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         64497934                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4732842                       # number of integer regfile writes
system.switch_cpus.ipc                       0.603218                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.603218                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       137349      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10277163     14.78%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1972      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8727      0.01%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          789      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       152380      0.22%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4979      0.01%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5127      0.01%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           80      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16216532     23.33%     38.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     38.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        33835      0.05%     38.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11860245     17.06%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2415609      3.47%     59.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       320289      0.46%     59.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21284749     30.62%     90.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6794422      9.77%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69514388                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        66757220                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    130731882                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     63630664                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     64365767                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3097379                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044557                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           14021      0.45%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            726      0.02%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           362      0.01%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       360917     11.65%     12.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       769927     24.86%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         261811      8.45%     45.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         37891      1.22%     46.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1479793     47.78%     94.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       171931      5.55%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        5717198                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     61024285                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5261769                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      7029932                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69349597                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69514388                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        12509                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2032825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4591                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        11464                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1126460                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     49625418                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.400782                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.363187                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     33421706     67.35%     67.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2068660      4.17%     71.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2139845      4.31%     75.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1940798      3.91%     79.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2668766      5.38%     85.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2102770      4.24%     89.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2335164      4.71%     94.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1437926      2.90%     96.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1509783      3.04%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     49625418                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.397744                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3289871                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   287                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        70205                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       309506                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23287146                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7281882                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31930854                       # number of misc regfile reads
system.switch_cpus.numCycles                 49733276                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        13736050                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61225031                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         634956                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3146711                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8651148                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         43147                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     204297968                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69481038                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63165448                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8507987                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       14891359                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          25214                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      24209394                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1940422                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    106842744                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     64447344                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           62                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           13                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11301465                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           13                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            113584255                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           138339159                       # The number of ROB writes
system.switch_cpus.timesIdled                    1244                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       339195                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       234203                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       678620                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         234203                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  24866638000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             217632                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        93643                       # Transaction distribution
system.membus.trans_dist::CleanEvict           213704                       # Transaction distribution
system.membus.trans_dist::ReadExReq             90004                       # Transaction distribution
system.membus.trans_dist::ReadExResp            90004                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        217632                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       922619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       922619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 922619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25681856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25681856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25681856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            307636                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  307636    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              307636                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1045064000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1701585250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  24866638000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24866638000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  24866638000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  24866638000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            242606                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       204605                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1989                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          515055                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96819                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96819                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2219                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240387                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6427                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1011618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1018045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       269312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     28682752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               28952064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          382454                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5993152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           721879                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.324437                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.468164                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 487675     67.56%     67.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 234204     32.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             721879                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          452261000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         505809499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3328500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  24866638000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          902                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        30887                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31789                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          902                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        30887                       # number of overall hits
system.l2.overall_hits::total                   31789                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1317                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       306319                       # number of demand (read+write) misses
system.l2.demand_misses::total                 307636                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1317                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       306319                       # number of overall misses
system.l2.overall_misses::total                307636                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    108684500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  31112031500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      31220716000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    108684500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  31112031500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     31220716000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2219                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       337206                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               339425                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2219                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       337206                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              339425                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.593511                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.908403                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.906345                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.593511                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.908403                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.906345                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82524.297646                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101567.423176                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101485.898920                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82524.297646                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101567.423176                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101485.898920                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               93643                       # number of writebacks
system.l2.writebacks::total                     93643                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       306319                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            307636                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       306319                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           307636                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     95514500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  28048841500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28144356000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     95514500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  28048841500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28144356000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.593511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.908403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.906345                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.593511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.908403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.906345                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72524.297646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91567.423176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91485.898920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72524.297646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91567.423176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91485.898920                       # average overall mshr miss latency
system.l2.replacements                         382454                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       110962                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           110962                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       110962                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       110962                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1988                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1988                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1988                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1988                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       159096                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        159096                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         6815                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6815                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        90004                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               90004                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   8866217000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8866217000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        96819                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96819                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.929611                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.929611                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98509.144038                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98509.144038                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        90004                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          90004                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7966177000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7966177000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.929611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.929611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88509.144038                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88509.144038                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          902                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                902                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1317                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1317                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    108684500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    108684500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2219                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2219                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.593511                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.593511                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82524.297646                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82524.297646                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1317                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1317                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     95514500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     95514500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.593511                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.593511                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72524.297646                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72524.297646                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        24072                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24072                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       216315                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          216315                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  22245814500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22245814500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240387                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240387                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.899861                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.899861                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102839.907080                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102839.907080                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       216315                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       216315                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  20082664500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20082664500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.899861                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.899861                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92839.907080                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92839.907080                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  24866638000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      528575                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    384502                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.374700                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     282.275173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     6.241134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1759.483694                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.137830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.859123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          572                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1001                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1739692                       # Number of tag accesses
system.l2.tags.data_accesses                  1739692                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24866638000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        84288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     19604416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19688704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        84288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         84288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5993152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5993152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       306319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              307636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        93643                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              93643                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3389602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    788382249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             791771851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3389602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3389602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      241011752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            241011752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      241011752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3389602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    788382249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1032783603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     93643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    306186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000163300750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5618                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5618                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              623271                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              88133                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      307636                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      93643                       # Number of write requests accepted
system.mem_ctrls.readBursts                    307636                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    93643                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    133                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5673                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9633618750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1537515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15399300000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31328.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50078.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    43468                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69636                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                307636                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                93643                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  169715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   71169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   39615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   26945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       288052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.129907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.705471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    75.075036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       241039     83.68%     83.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        30399     10.55%     94.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11730      4.07%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3030      1.05%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1128      0.39%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          441      0.15%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          153      0.05%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           57      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           75      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       288052                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.743503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.397939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     22.607610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             34      0.61%      0.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           625     11.12%     11.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          1869     33.27%     45.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1405     25.01%     70.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           899     16.00%     86.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           508      9.04%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          190      3.38%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           64      1.14%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.14%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           10      0.18%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5618                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.669455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.635555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.091275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3960     70.49%     70.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               77      1.37%     71.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1137     20.24%     92.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              381      6.78%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               52      0.93%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.14%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5618                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19680192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5993536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19688704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5993152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       791.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       241.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    791.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    241.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24866441000                       # Total gap between requests
system.mem_ctrls.avgGap                      61967.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        84288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     19595904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5993536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3389601.762811683584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 788039943.316824793816                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 241027194.749849170446                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1317                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       306319                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        93643                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     41283500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15358016500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 604710638250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31346.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50137.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6457617.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1048758900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            557432370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1134167580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          254135700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1963160160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11154800250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        155272800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16267727760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.198921                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    313052250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    830440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23723145750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1007903820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            535724970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1061403840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          234712080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1963160160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11151339210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        158187360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16112431440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        647.953754                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    321815500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    830440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23714382500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    32914672000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560766942132500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4370781                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4370792                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4370781                       # number of overall hits
system.cpu.icache.overall_hits::total         4370792                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2900                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2902                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2900                       # number of overall misses
system.cpu.icache.overall_misses::total          2902                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    164984500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    164984500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    164984500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    164984500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4373681                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4373694                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4373681                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4373694                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000663                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000664                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000663                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000664                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56891.206897                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56851.998622                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56891.206897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56851.998622                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          427                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.846154                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2105                       # number of writebacks
system.cpu.icache.writebacks::total              2105                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          286                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          286                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          286                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          286                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2614                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2614                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2614                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2614                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    150174000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    150174000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    150174000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    150174000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000598                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000598                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000598                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000598                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 57449.885233                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57449.885233                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 57449.885233                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57449.885233                       # average overall mshr miss latency
system.cpu.icache.replacements                   2105                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4370781                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4370792                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2900                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2902                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    164984500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    164984500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4373681                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4373694                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000663                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000664                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56891.206897                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56851.998622                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          286                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          286                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2614                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2614                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    150174000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    150174000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000598                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000598                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 57449.885233                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57449.885233                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560766942132500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.022439                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4373408                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2616                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1671.792049                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000065                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.022374                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8750004                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8750004                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560766942132500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560766942132500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560766942132500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560766942132500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560766942132500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560766942132500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560766942132500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37065842                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37065845                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37127241                       # number of overall hits
system.cpu.dcache.overall_hits::total        37127244                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       654137                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         654140                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       666288                       # number of overall misses
system.cpu.dcache.overall_misses::total        666291                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  59901821504                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  59901821504                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  59901821504                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  59901821504                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37719979                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37719985                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37793529                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37793535                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017342                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017342                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017630                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017630                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 91573.816347                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91573.396374                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 89903.797613                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 89903.392818                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7686500                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            109181                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.401443                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       147269                       # number of writebacks
system.cpu.dcache.writebacks::total            147269                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       210749                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       210749                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       210749                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       210749                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       443388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       443388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       448827                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       448827                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  41778836504                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  41778836504                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  42268082004                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  42268082004                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011755                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011755                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011876                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011876                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 94226.358187                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 94226.358187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 94174.552788                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 94174.552788                       # average overall mshr miss latency
system.cpu.dcache.replacements                 447806                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28210954                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28210955                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       526308                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        526309                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  47852704500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47852704500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28737262                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28737264                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018314                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018315                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 90921.484188                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 90921.311435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       210629                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       210629                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       315679                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315679                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  29859421000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  29859421000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010985                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010985                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 94587.923175                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 94587.923175                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854888                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854890                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       127829                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       127831                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  12049117004                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12049117004                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014231                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014231                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 94259.651597                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94258.176843                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127709                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127709                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  11919415504                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11919415504                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 93332.619502                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93332.619502                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        61399                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         61399                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        12151                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        12151                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73550                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73550                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.165207                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.165207                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5439                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5439                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    489245500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    489245500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073950                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073950                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89951.369737                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89951.369737                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560766942132500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.059985                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37576074                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            448830                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.720059                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.059983                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000059                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000059                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          365                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          76035900                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         76035900                       # Number of data accesses

---------- End Simulation Statistics   ----------
