/*
; init.
; =====

; SPDX-License-Identifier: MIT

;------------------------------------------------------------------------
; Author:	Edo. Franzi		The 2025-01-01
; Modifs:
;
; Project:	uKOS-X
; Goal:		Low level init for the uKOS-X nRF5340_SDK module.
;
;			!!! This code HAS not to contain static data.
;			!!! It is called before to copy and to initialise
;			!!! the variable into the RAM.
;
;   (c) 2025-2026, Edo. Franzi
;   --------------------------
;                                              __ ______  _____
;   Edo. Franzi                         __  __/ //_/ __ \/ ___/
;   5-Route de Cheseaux                / / / / ,< / / / /\__ \
;   CH 1400 Cheseaux-Noréaz           / /_/ / /| / /_/ /___/ /
;                                     \__,_/_/ |_\____//____/
;   edo.franzi@ukos.ch
;
;   Description: Lightweight, real-time multitasking operating
;   system for embedded microcontroller and DSP-based systems.
;
;   Permission is hereby granted, free of charge, to any person
;   obtaining a copy of this software and associated documentation
;   files (the "Software"), to deal in the Software without restriction,
;   including without limitation the rights to use, copy, modify,
;   merge, publish, distribute, sublicense, and/or sell copies of the
;   Software, and to permit persons to whom the Software is furnished
;   to do so, subject to the following conditions:
;
;   The above copyright notice and this permission notice shall be
;   included in all copies or substantial portions of the Software.
;
;   THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
;   EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
;   MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
;   NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
;   BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
;   ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
;   CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
;   SOFTWARE.
;
;------------------------------------------------------------------------
*/

#include	"tests.h"
#include	"linker.h"

// Runtime specific
// ================

typedef	struct	gpio	gpio_t;

struct	gpio {
			uint8_t		oPin;				// Pin number (32 ... > 0 of P1)
			uint32_t	oPinCNFValue;		// Pin configuration value
			uint8_t		oOutputQuite;		// Output value in a quite state
		};

// Prototypes

static	void	local_StackLimit_Configuration(void);
static	void	local_SECU_Configuration(void);
static	void	local_GPIO_Configuration(void);
static	void	local_MPU_Configuration(void);
static	void	local_FPU_Configuration(void);
static	void	local_CLOCK_Configuration(void);
static	void	local_RAM_SHARED_Configuration(void);
static	void	local_FPU_Configuration(void);
static	void	local_CACHE_Enable(void);

/*
 * \brief init_init
 *
 * - Initialise some basic periphs
 * - GPIO, watchdog, SDRAM
 *
 * \param[in]	-
 *
 * \note This function does not return a value (None).
 *
 */
void	init_init(void) {

// Lock the Net cpu

	REG(RESET)->NETWORK_FORCEOFF = 1;

	local_StackLimit_Configuration();
	local_SECU_Configuration();
	local_CLOCK_Configuration();
	local_GPIO_Configuration();
	local_RAM_SHARED_Configuration();
	local_FPU_Configuration();
	local_MPU_Configuration();
	local_CACHE_Enable();
}

/*
 * \brief local_StackLimit_Configuration
 *
 * - Enable the xSPLIM
 *	 - PSP is the initial stack used by the first process
 *	   The PSPLIM is adjusted during the switching of the processes
 *
 *	 - MSP is the system stack
 *
 */
static	void	local_StackLimit_Configuration(void) {

// Stack limit faults at requested priorities of less than 0 ignored

	#if (defined(STUB_KERN_CHECK_XSP_LIMIT_S))
	REG(SCB)->CCR |= (1u<<SCB_CCR_STKOFHFNMIGN);

	core_setPSPLIM((uintptr_t)linker_lowStackFirst_C0 & 0xFFFFFFF8);
	core_setMSPLIM((uintptr_t)linker_lowStackSystem_C0 & 0xFFFFFFF8);
	#endif
}

/*
 * \brief local_SECU_Configuration
 *
 * - Flash, RAM, Periphs in a non secure mode
 *
 */
static	void	local_SECU_Configuration(void) {

	REG(CTRLAP)->APPROTECT_DISABLE = 0x50FA50FA;

// Simulate on the bus secure accesses
// GPIO set in a non secure mode

	REG(SPU)->EXTDOMAIN0_PERM = (1u<<4u);

	REG(SPU)->GPIOPORT0_PERM  = 0u;
	REG(SPU)->GPIOPORT1_PERM  = 0u;
}

/*
 * \brief local_FPU_Configuration
 *
 * - Enable the FPU
 *
 */
static	void	local_FPU_Configuration(void) {

// Set CP10 and CP11 Full Access
// Lazy stacking enable

	REG(SCB)->CPACR |= (SCB_CPACR_CP10	| SCB_CPACR_CP11);
	REG(FPE)->FPCCR |= (FPE_FPCCR_ASPEN | FPE_FPCCR_LSPEN);
}

/*
 * \brief local_CLOCK_Configuration
 *
 * - Setting of the clocks
 *	 - HFCLK @ 128-MHz
 *	 - LFCLK @ 32-KHz
 *
 */
static	void	local_CLOCK_Configuration(void) {

	REG(CLOCK)->HFCLKCTRL = 0u;

	REG(CLOCK)->TASKS_LFCLKSTOP  = 1u;
	REG(CLOCK)->LFCLKSRC		 = CLOCK_LFCLKSRC_SRC_LFRC;
	REG(CLOCK)->TASKS_LFCLKSTART = 1u;
}

/*
 * \brief local_GPIO_Configuration
 *
 * - GPIO configuration
 *
 */
static	void	local_GPIO_Configuration(void) {
					uint8_t		i, pin;
					uint32_t	*pCnf;
	static	const	gpio_t		aGPIO_Cnf[] = {
										{ 0u,  (KPIN_TND),																					    0u },	// P0.0 32-KHz
										{ 1u,  (KPIN_TND),																					    0u },	// P0.1 32-KHz

										{ 2u,  (KPIN_PERIPH | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_DISABLE | KINPUT_DISCONNECT | KDIR_INPUT),    0u },	// P0.2 NFC
										{ 3u,  (KPIN_PERIPH | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_DISABLE | KINPUT_DISCONNECT | KDIR_INPUT),    0u },	// P0.3 NFC

										{ 4u,  (KPIN_APPCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_DISABLE | KINPUT_DISCONNECT | KDIR_INPUT),    0u },	// P0.4 Analog A0
										{ 5u,  (KPIN_APPCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_DISABLE | KINPUT_DISCONNECT | KDIR_INPUT),    0u },	// P0.5 Analog A1
										{ 6u,  (KPIN_APPCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_DISABLE | KINPUT_DISCONNECT | KDIR_INPUT),    0u },	// P0.6 Analog A2
										{ 7u,  (KPIN_APPCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_DISABLE | KINPUT_DISCONNECT | KDIR_INPUT),    0u },	// P0.7 Analog A3

										{ 8u,  (KPIN_NETCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_UP	  | KINPUT_CONNECT	  | KDIR_INPUT),    0u },	// P0.8 Button 3
										{ 9u,  (KPIN_NETCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_UP	  | KINPUT_CONNECT	  | KDIR_INPUT),    0u },	// P0.9 Button 4

										{ 10u, (KPIN_APPCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_DOWN	  | KINPUT_CONNECT	  | KDIR_INPUT),    0u },	// P0.10 USART_1 /CTS
										{ 11u, (KPIN_APPCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_DISABLE | KINPUT_DISCONNECT | KDIR_OUTPUT),   0u },	// P0.11 USART_1 /RTS

										{ 13u, (KPIN_APPCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_UP	  | KINPUT_DISCONNECT | KDIR_INPUT),    0u },	// P0.13 SIO_0 SI
										{ 14u, (KPIN_APPCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_DISABLE | KINPUT_DISCONNECT | KDIR_OUTPUT),   0u },	// P0.14 SIO_1 SO
										{ 15u, (KPIN_APPCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_UP	  | KINPUT_DISCONNECT | KDIR_INPUT),    0u },	// P0.15 SIO_2 WP
										{ 16u, (KPIN_APPCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_UP	  | KINPUT_DISCONNECT | KDIR_INPUT),    0u },	// P0.16 SIO_2 HOLD
										{ 17u, (KPIN_APPCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_DISABLE | KINPUT_DISCONNECT | KDIR_OUTPUT),   0u },	// P0.17 SIO SCLK
										{ 18u, (KPIN_APPCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_DISABLE | KINPUT_DISCONNECT | KDIR_OUTPUT),   1u },	// P0.18 SIO /CS

										{ 19u, (KPIN_NETCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_DISABLE | KINPUT_DISCONNECT | KDIR_OUTPUT),   0u },	// P0.19 USART_2 /RTS
										{ 20u, (KPIN_NETCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_DISABLE | KINPUT_DISCONNECT | KDIR_OUTPUT),   0u },	// P0.20 USART_2 TXD
										{ 21u, (KPIN_NETCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_DOWN	  | KINPUT_CONNECT	  | KDIR_INPUT),    0u },	// P0.21 USART_2 /CTS
										{ 22u, (KPIN_NETCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_UP	  | KINPUT_DISCONNECT | KDIR_INPUT),    0u },	// P0.22 USART_2 RXD

										{ 23u, (KPIN_APPCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_UP	  | KINPUT_CONNECT	  | KDIR_INPUT),    0u },	// P0.23 Button 1
										{ 24u, (KPIN_APPCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_UP	  | KINPUT_CONNECT	  | KDIR_INPUT),    0u },	// P0.24 Button 2

										{ 25u, (KPIN_APPCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_DISABLE | KINPUT_DISCONNECT | KDIR_INPUT),    0u },	// P0.25 Analog A4
										{ 26u, (KPIN_APPCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_DISABLE | KINPUT_DISCONNECT | KDIR_INPUT),    0u },	// P0.26 Analog A5

										{ 28u, (KPIN_APPCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_DISABLE | KINPUT_DISCONNECT | KDIR_OUTPUT),   1u },	// P0.28 Led 1
										{ 29u, (KPIN_APPCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_DISABLE | KINPUT_DISCONNECT | KDIR_OUTPUT),   1u },	// P0.29 Led 2
										{ 30u, (KPIN_NETCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_DISABLE | KINPUT_DISCONNECT | KDIR_OUTPUT),   1u },	// P0.30 Led 3
										{ 31u, (KPIN_NETCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_DISABLE | KINPUT_DISCONNECT | KDIR_OUTPUT),   1u },	// P0.31 Led 4

										{ 32u, (KPIN_APPCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_UP	  | KINPUT_DISCONNECT | KDIR_INPUT),    0u },	// P1.0 USART_1 RXD
										{ 33u, (KPIN_APPCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_DISABLE | KINPUT_DISCONNECT | KDIR_OUTPUT),   0u },	// P1.1 USART_1 TXD

										{ 34u, (KPIN_APPCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_UP	  | KINPUT_CONNECT	  | KDIR_INPUT),    0u },	// P1.2 Shield detect
										{ 35u, (KPIN_APPCPU | KSENS_DISABLE | KDRIVE_S0S1 | KPULL_UP	  | KINPUT_CONNECT	  | KDIR_INPUT),    0u }	// P1.3 Shield detect
									};

#define	KNBCNF		(sizeof(aGPIO_Cnf) / sizeof(gpio_t))

	for (i = 0u; i < KNBCNF; i++) {
		pin = aGPIO_Cnf[i].oPin;
		if (pin < 32u) {

// P0.0 .. P0.31

			pCnf  = (uint32_t *)((uintptr_t)&REG(P0)->PIN_CNF[0] + (pin * 4u));
			*pCnf = aGPIO_Cnf[i].oPinCNFValue;

			(aGPIO_Cnf[i].oOutputQuite == 0) ? (REG(P0)->OUTCLR = (1u<<pin)) : (REG(P0)->OUTSET = (1u<<pin));
		}
		else {

// P1.0 .. P1.31

			pin = pin - 32u;

			pCnf  = (uint32_t *)((uintptr_t)&REG(P1)->PIN_CNF[0] + (pin * 4u));
			*pCnf = aGPIO_Cnf[i].oPinCNFValue;

			(aGPIO_Cnf[i].oOutputQuite == 0) ? (REG(P1)->OUTCLR = (1u<<pin)) : (REG(P1)->OUTSET = (1u<<pin));
		}
	}

// RXD & TXD pin attribution for the uarte 1

	REG(UARTE1)->PSEL_TXD = UARTE_PSEL_TXD_PORT | 1u;
	REG(UARTE1)->PSEL_RXD = UARTE_PSEL_RXD_PORT | 0u;
}

/*
 * \brief local_RAM_SHARED_Configuration
 *
 * - Clear the RAM Shared
 *
 */
static	void	local_RAM_SHARED_Configuration(void) {
	uint8_t		*ramShared;
	intptr_t	nbBytes;

	ramShared = (uint8_t *)linker_stShare;
	nbBytes	  = (intptr_t)linker_lnShare;

	while (nbBytes-- > 0u) { *ramShared = 0u; ramShared++; }
}

/*
 * \brief local_MPU_Configuration
 *
 * - Initialise the MPU for the different
 *   memory regions of the system
 *
 */
static	void	local_MPU_Configuration(void) {

	SET_MPU8_INDEX(KMPU_FLASH_ATTR, KMPU_RAM_CACHE_ATTR, KMPU_RAM_NOT_CACHE_ATTR, KMPU_PERIPH_ATTR, 0u, 0u, 0u, 0u, 0u);

	#if (defined(PRIVILEGED_USER_S))
	SET_MPU8_REGION(0u,	ST_FLASH_INT_0,			EN_FLASH_INT_0,			KMPU_EXECUTABLE,		KMPU_R_ALL,  0u, KMPU_INNER_SHAREABLE);
	SET_MPU8_REGION(1u,	ST_RAM_INT_0_OS,		EN_RAM_INT_0_OS,		KMPU_EXECUTABLE,		KMPU_RW_PRI, 1u, KMPU_INNER_SHAREABLE);
	SET_MPU8_REGION(2u,	ST_RAM_INT_0,			EN_RAM_INT_0,			KMPU_EXECUTABLE,		KMPU_RW_ALL, 1u, KMPU_INNER_SHAREABLE);
	SET_MPU8_REGION(3u,	ST_RAM_INT_0_SHARED,	EN_RAM_INT_0_SHARED,	KMPU_EXECUTABLE,		KMPU_RW_ALL, 2u, KMPU_NOT_SHAREABLE);
	SET_MPU8_REGION(4u,	ST_PERIPH_SOC, 			EN_PERIPH_SOC,			KMPU_NOT_EXECUTABLE,	KMPU_RW_PRI, 3u, KMPU_NOT_SHAREABLE);
	SET_MPU8_REGION(5u,	ST_PERIPH_CORE,			EN_PERIPH_CORE,			KMPU_NOT_EXECUTABLE,	KMPU_RW_PRI, 3u, KMPU_NOT_SHAREABLE);

	#else
	SET_MPU8_REGION(0u,	ST_FLASH_INT_0,			EN_FLASH_INT_0,			KMPU_EXECUTABLE,		KMPU_R_ALL,  0u, KMPU_INNER_SHAREABLE);
	SET_MPU8_REGION(1u,	ST_RAM_INT_0,			EN_RAM_INT_0,			KMPU_EXECUTABLE,		KMPU_RW_ALL, 1u, KMPU_INNER_SHAREABLE);
	SET_MPU8_REGION(2u,	ST_RAM_INT_0_SHARED,	EN_RAM_INT_0_SHARED,	KMPU_EXECUTABLE,		KMPU_RW_ALL, 2u, KMPU_NOT_SHAREABLE);
	#endif
}

/*
 * \brief local_CACHE_Enable
 *
 * - Enable the L1 instruction & the data caches
 *
 */
static	void	local_CACHE_Enable(void) {

	REG(NCACHE)->ENABLE = CACHE_ENABLE_ENABLE;
}
