// Seed: 2473154140
module module_0;
  localparam id_1 = 1;
  assign module_2.id_51 = 0;
  wire \id_2 ;
  logic [-1 : 1] id_3 = -1;
endmodule
module module_1 (
    input  tri1 id_0,
    output wire id_1
);
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  wor  id_3 = 1;
  wire id_4;
  ;
endmodule
module module_2 #(
    parameter id_38 = 32'd58
) (
    input tri1 id_0,
    input wor id_1
    , id_41,
    output tri1 id_2,
    output wire id_3,
    input wand id_4,
    output logic id_5,
    input tri1 id_6,
    input tri id_7,
    input tri id_8,
    input wor id_9,
    output tri id_10,
    input supply1 id_11,
    output tri1 id_12,
    output wire id_13,
    output logic id_14,
    output supply0 id_15,
    output wand id_16,
    input supply0 id_17,
    input wor id_18,
    input tri id_19,
    input wand id_20,
    input supply0 id_21
    , id_42,
    input wor id_22
    , id_43,
    input wand id_23,
    input tri id_24,
    input wor id_25,
    input tri0 id_26,
    output tri1 id_27,
    input wire id_28,
    input supply0 id_29
    , id_44,
    output tri id_30,
    input wand id_31,
    input supply1 id_32,
    input tri id_33,
    output tri id_34
    , id_45,
    input tri1 id_35,
    output uwire id_36,
    output uwire id_37,
    input tri0 _id_38,
    input tri1 id_39
);
  assign id_14 = id_41;
  wire  id_46 = id_11;
  logic id_47;
  wire  id_48;
  ;
  always @(posedge -1) if (1) id_14 <= id_8;
  always_comb @(posedge id_21) begin : LABEL_0
    id_5 <= -1;
  end
  tri0 id_49 = -1'd0;
  supply0 [id_38 : -1] id_50 = -1;
  module_0 modCall_1 ();
  tri id_51 = -1 ^ 1;
  assign id_44[1] = -1;
endmodule
