$date
   Mon May 19 16:12:05 2025
$end

$version
  2024.2.0
$end

$timescale
  1ps
$end

$scope module dsp_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 1 # ce $end
$var reg 30 $ a [29:0] $end
$var reg 18 % b [17:0] $end
$var reg 48 & c [47:0] $end
$var reg 48 ' p [47:0] $end
$scope module dut $end
$var wire 1 ( clk $end
$var wire 1 ) rst $end
$var wire 1 * ce $end
$var wire 30 + a [29:0] $end
$var wire 18 , b [17:0] $end
$var wire 48 - c [47:0] $end
$var reg 48 ' p [47:0] $end
$var reg 7 . opmode_reg [6:0] $end
$var reg 4 / alumode_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
1"
1#
bx $
bx %
bx &
b0 '
0(
1)
1*
bx +
bx ,
bx -
bx .
bx /
$end

#5000
1!
1(
b0 .
b0 /

#10000
0!
0(

#12000
0"
b1100100 $
b11 %
b101 &
0)
b1100100 +
b11 ,
b101 -

#15000
1!
1(
b110011 .

#20000
0!
0(

#25000
1!
1(

#30000
0!
0(

#35000
1!
1(

#40000
0!
0(

#45000
1!
1(

#50000
0!
0(

#55000
1!
1(

#60000
0!
0(

#65000
1!
1(

#70000
0!
0(

#75000
1!
1(

#80000
0!
0(

#85000
1!
1(

#90000
0!
0(

#95000
1!
1(

#100000
0!
0(

#105000
1!
1(

#110000
0!
0(

#115000
1!
1(

#120000
0!
0(

#125000
1!
1(

#130000
0!
0(

#135000
1!
1(

#140000
0!
0(

#145000
1!
1(

#150000
0!
0(

#155000
1!
1(

#160000
0!
0(

#165000
1!
1(

#170000
0!
0(

#175000
1!
1(
