T = r"""
./plpr_bench.vhdl:90:13:@0ms:(report note): 0000x0000=00000000
./plpr_bench.vhdl:90:13:@5ns:(report note): 0000x0000=00000000
./plpr_bench.vhdl:90:13:@10ns:(report note): 0001x0000=00000000
./plpr_bench.vhdl:90:13:@15ns:(report note): 0010x0000=00000000
./plpr_bench.vhdl:90:13:@20ns:(report note): 0011x0000=00000000
./plpr_bench.vhdl:90:13:@25ns:(report note): 0100x0000=00000000
./plpr_bench.vhdl:90:13:@30ns:(report note): 0101x0000=00000000
./plpr_bench.vhdl:90:13:@35ns:(report note): 0110x0000=00000000
./plpr_bench.vhdl:90:13:@40ns:(report note): 0111x0000=00000000
./plpr_bench.vhdl:90:13:@45ns:(report note): 1000x0000=00000000
./plpr_bench.vhdl:90:13:@50ns:(report note): 1001x0000=00000000
./plpr_bench.vhdl:90:13:@55ns:(report note): 1010x0000=00000000
./plpr_bench.vhdl:90:13:@60ns:(report note): 1011x0000=00000000
./plpr_bench.vhdl:90:13:@65ns:(report note): 1100x0000=00000000
./plpr_bench.vhdl:90:13:@70ns:(report note): 1101x0000=00000000
./plpr_bench.vhdl:90:13:@75ns:(report note): 1110x0000=00000000
./plpr_bench.vhdl:90:13:@80ns:(report note): 1111x0000=00000000
./plpr_bench.vhdl:90:13:@85ns:(report note): 0000x0001=00000000
./plpr_bench.vhdl:90:13:@90ns:(report note): 0001x0001=00000000
./plpr_bench.vhdl:90:13:@95ns:(report note): 0010x0001=00000000
./plpr_bench.vhdl:90:13:@100ns:(report note): 0011x0001=00000000
./plpr_bench.vhdl:90:13:@105ns:(report note): 0100x0001=00000000
./plpr_bench.vhdl:90:13:@110ns:(report note): 0101x0001=00000000
./plpr_bench.vhdl:90:13:@115ns:(report note): 0110x0001=00000000
./plpr_bench.vhdl:90:13:@120ns:(report note): 0111x0001=00000000
./plpr_bench.vhdl:90:13:@125ns:(report note): 1000x0001=00000000
./plpr_bench.vhdl:90:13:@130ns:(report note): 1001x0001=00000000
./plpr_bench.vhdl:90:13:@135ns:(report note): 1010x0001=00000000
./plpr_bench.vhdl:90:13:@140ns:(report note): 1011x0001=00000000
./plpr_bench.vhdl:90:13:@145ns:(report note): 1100x0001=00000000
./plpr_bench.vhdl:90:13:@150ns:(report note): 1101x0001=00000000
./plpr_bench.vhdl:90:13:@155ns:(report note): 1110x0001=00000000
./plpr_bench.vhdl:90:13:@160ns:(report note): 1111x0001=00000000
./plpr_bench.vhdl:90:13:@165ns:(report note): 0000x0010=00000001
./plpr_bench.vhdl:90:13:@170ns:(report note): 0001x0010=00000010
./plpr_bench.vhdl:90:13:@175ns:(report note): 0010x0010=00000011
./plpr_bench.vhdl:90:13:@180ns:(report note): 0011x0010=00000100
./plpr_bench.vhdl:90:13:@185ns:(report note): 0100x0010=00000101
./plpr_bench.vhdl:90:13:@190ns:(report note): 0101x0010=00000110
./plpr_bench.vhdl:90:13:@195ns:(report note): 0110x0010=00000111
./plpr_bench.vhdl:90:13:@200ns:(report note): 0111x0010=11111000
./plpr_bench.vhdl:90:13:@205ns:(report note): 1000x0010=11111001
./plpr_bench.vhdl:90:13:@210ns:(report note): 1001x0010=11111010
./plpr_bench.vhdl:90:13:@215ns:(report note): 1010x0010=11111011
./plpr_bench.vhdl:90:13:@220ns:(report note): 1011x0010=11111100
./plpr_bench.vhdl:90:13:@225ns:(report note): 1100x0010=11111101
./plpr_bench.vhdl:90:13:@230ns:(report note): 1101x0010=11111110
./plpr_bench.vhdl:90:13:@235ns:(report note): 1110x0010=11111111
./plpr_bench.vhdl:90:13:@240ns:(report note): 1111x0010=00000000
./plpr_bench.vhdl:90:13:@245ns:(report note): 0000x0011=00000010
./plpr_bench.vhdl:90:13:@250ns:(report note): 0001x0011=00000100
./plpr_bench.vhdl:90:13:@255ns:(report note): 0010x0011=00000110
./plpr_bench.vhdl:90:13:@260ns:(report note): 0011x0011=00001000
./plpr_bench.vhdl:90:13:@265ns:(report note): 0100x0011=00001010
./plpr_bench.vhdl:90:13:@270ns:(report note): 0101x0011=00001100
./plpr_bench.vhdl:90:13:@275ns:(report note): 0110x0011=00001110
./plpr_bench.vhdl:90:13:@280ns:(report note): 0111x0011=11110000
./plpr_bench.vhdl:90:13:@285ns:(report note): 1000x0011=11110010
./plpr_bench.vhdl:90:13:@290ns:(report note): 1001x0011=11110100
./plpr_bench.vhdl:90:13:@295ns:(report note): 1010x0011=11110110
./plpr_bench.vhdl:90:13:@300ns:(report note): 1011x0011=11111000
./plpr_bench.vhdl:90:13:@305ns:(report note): 1100x0011=11111010
./plpr_bench.vhdl:90:13:@310ns:(report note): 1101x0011=11111100
./plpr_bench.vhdl:90:13:@315ns:(report note): 1110x0011=11111110
./plpr_bench.vhdl:90:13:@320ns:(report note): 1111x0011=00000000
./plpr_bench.vhdl:90:13:@325ns:(report note): 0000x0100=00000011
./plpr_bench.vhdl:90:13:@330ns:(report note): 0001x0100=00000110
./plpr_bench.vhdl:90:13:@335ns:(report note): 0010x0100=00001001
./plpr_bench.vhdl:90:13:@340ns:(report note): 0011x0100=00001100
./plpr_bench.vhdl:90:13:@345ns:(report note): 0100x0100=00001111
./plpr_bench.vhdl:90:13:@350ns:(report note): 0101x0100=00010010
./plpr_bench.vhdl:90:13:@355ns:(report note): 0110x0100=00010101
./plpr_bench.vhdl:90:13:@360ns:(report note): 0111x0100=11101000
./plpr_bench.vhdl:90:13:@365ns:(report note): 1000x0100=11101011
./plpr_bench.vhdl:90:13:@370ns:(report note): 1001x0100=11101110
./plpr_bench.vhdl:90:13:@375ns:(report note): 1010x0100=11110001
./plpr_bench.vhdl:90:13:@380ns:(report note): 1011x0100=11110100
./plpr_bench.vhdl:90:13:@385ns:(report note): 1100x0100=11110111
./plpr_bench.vhdl:90:13:@390ns:(report note): 1101x0100=11111010
./plpr_bench.vhdl:90:13:@395ns:(report note): 1110x0100=11111101
./plpr_bench.vhdl:90:13:@400ns:(report note): 1111x0100=00000000
./plpr_bench.vhdl:90:13:@405ns:(report note): 0000x0101=00000100
./plpr_bench.vhdl:90:13:@410ns:(report note): 0001x0101=00001000
./plpr_bench.vhdl:90:13:@415ns:(report note): 0010x0101=00001100
./plpr_bench.vhdl:90:13:@420ns:(report note): 0011x0101=00010000
./plpr_bench.vhdl:90:13:@425ns:(report note): 0100x0101=00010100
./plpr_bench.vhdl:90:13:@430ns:(report note): 0101x0101=00011000
./plpr_bench.vhdl:90:13:@435ns:(report note): 0110x0101=00011100
./plpr_bench.vhdl:90:13:@440ns:(report note): 0111x0101=11100000
./plpr_bench.vhdl:90:13:@445ns:(report note): 1000x0101=11100100
./plpr_bench.vhdl:90:13:@450ns:(report note): 1001x0101=11101000
./plpr_bench.vhdl:90:13:@455ns:(report note): 1010x0101=11101100
./plpr_bench.vhdl:90:13:@460ns:(report note): 1011x0101=11110000
./plpr_bench.vhdl:90:13:@465ns:(report note): 1100x0101=11110100
./plpr_bench.vhdl:90:13:@470ns:(report note): 1101x0101=11111000
./plpr_bench.vhdl:90:13:@475ns:(report note): 1110x0101=11111100
./plpr_bench.vhdl:90:13:@480ns:(report note): 1111x0101=00000000
./plpr_bench.vhdl:90:13:@485ns:(report note): 0000x0110=00000101
./plpr_bench.vhdl:90:13:@490ns:(report note): 0001x0110=00001010
./plpr_bench.vhdl:90:13:@495ns:(report note): 0010x0110=00001111
./plpr_bench.vhdl:90:13:@500ns:(report note): 0011x0110=00010100
./plpr_bench.vhdl:90:13:@505ns:(report note): 0100x0110=00011001
./plpr_bench.vhdl:90:13:@510ns:(report note): 0101x0110=00011110
./plpr_bench.vhdl:90:13:@515ns:(report note): 0110x0110=00100011
./plpr_bench.vhdl:90:13:@520ns:(report note): 0111x0110=11011000
./plpr_bench.vhdl:90:13:@525ns:(report note): 1000x0110=11011101
./plpr_bench.vhdl:90:13:@530ns:(report note): 1001x0110=11100010
./plpr_bench.vhdl:90:13:@535ns:(report note): 1010x0110=11100111
./plpr_bench.vhdl:90:13:@540ns:(report note): 1011x0110=11101100
./plpr_bench.vhdl:90:13:@545ns:(report note): 1100x0110=11110001
./plpr_bench.vhdl:90:13:@550ns:(report note): 1101x0110=11110110
./plpr_bench.vhdl:90:13:@555ns:(report note): 1110x0110=11111011
./plpr_bench.vhdl:90:13:@560ns:(report note): 1111x0110=00000000
./plpr_bench.vhdl:90:13:@565ns:(report note): 0000x0111=00000110
./plpr_bench.vhdl:90:13:@570ns:(report note): 0001x0111=00001100
./plpr_bench.vhdl:90:13:@575ns:(report note): 0010x0111=00010010
./plpr_bench.vhdl:90:13:@580ns:(report note): 0011x0111=00011000
./plpr_bench.vhdl:90:13:@585ns:(report note): 0100x0111=00011110
./plpr_bench.vhdl:90:13:@590ns:(report note): 0101x0111=00100100
./plpr_bench.vhdl:90:13:@595ns:(report note): 0110x0111=00101010
./plpr_bench.vhdl:90:13:@600ns:(report note): 0111x0111=11010000
./plpr_bench.vhdl:90:13:@605ns:(report note): 1000x0111=11010110
./plpr_bench.vhdl:90:13:@610ns:(report note): 1001x0111=11011100
./plpr_bench.vhdl:90:13:@615ns:(report note): 1010x0111=11100010
./plpr_bench.vhdl:90:13:@620ns:(report note): 1011x0111=11101000
./plpr_bench.vhdl:90:13:@625ns:(report note): 1100x0111=11101110
./plpr_bench.vhdl:90:13:@630ns:(report note): 1101x0111=11110100
./plpr_bench.vhdl:90:13:@635ns:(report note): 1110x0111=11111010
./plpr_bench.vhdl:90:13:@640ns:(report note): 1111x0111=00000000
./plpr_bench.vhdl:90:13:@645ns:(report note): 0000x1000=00000111
./plpr_bench.vhdl:90:13:@650ns:(report note): 0001x1000=00001110
./plpr_bench.vhdl:90:13:@655ns:(report note): 0010x1000=00010101
./plpr_bench.vhdl:90:13:@660ns:(report note): 0011x1000=00011100
./plpr_bench.vhdl:90:13:@665ns:(report note): 0100x1000=00100011
./plpr_bench.vhdl:90:13:@670ns:(report note): 0101x1000=00101010
./plpr_bench.vhdl:90:13:@675ns:(report note): 0110x1000=00110001
./plpr_bench.vhdl:90:13:@680ns:(report note): 0111x1000=11001000
./plpr_bench.vhdl:90:13:@685ns:(report note): 1000x1000=11001111
./plpr_bench.vhdl:90:13:@690ns:(report note): 1001x1000=11010110
./plpr_bench.vhdl:90:13:@695ns:(report note): 1010x1000=11011101
./plpr_bench.vhdl:90:13:@700ns:(report note): 1011x1000=11100100
./plpr_bench.vhdl:90:13:@705ns:(report note): 1100x1000=11101011
./plpr_bench.vhdl:90:13:@710ns:(report note): 1101x1000=11110010
./plpr_bench.vhdl:90:13:@715ns:(report note): 1110x1000=11111001
./plpr_bench.vhdl:90:13:@720ns:(report note): 1111x1000=00000000
./plpr_bench.vhdl:90:13:@725ns:(report note): 0000x1001=11111000
./plpr_bench.vhdl:90:13:@730ns:(report note): 0001x1001=11110000
./plpr_bench.vhdl:90:13:@735ns:(report note): 0010x1001=11101000
./plpr_bench.vhdl:90:13:@740ns:(report note): 0011x1001=11100000
./plpr_bench.vhdl:90:13:@745ns:(report note): 0100x1001=11011000
./plpr_bench.vhdl:90:13:@750ns:(report note): 0101x1001=11010000
./plpr_bench.vhdl:90:13:@755ns:(report note): 0110x1001=11001000
./plpr_bench.vhdl:90:13:@760ns:(report note): 0111x1001=01000000
./plpr_bench.vhdl:90:13:@765ns:(report note): 1000x1001=00111000
./plpr_bench.vhdl:90:13:@770ns:(report note): 1001x1001=00110000
./plpr_bench.vhdl:90:13:@775ns:(report note): 1010x1001=00101000
./plpr_bench.vhdl:90:13:@780ns:(report note): 1011x1001=00100000
./plpr_bench.vhdl:90:13:@785ns:(report note): 1100x1001=00011000
./plpr_bench.vhdl:90:13:@790ns:(report note): 1101x1001=00010000
./plpr_bench.vhdl:90:13:@795ns:(report note): 1110x1001=00001000
./plpr_bench.vhdl:90:13:@800ns:(report note): 1111x1001=00000000
./plpr_bench.vhdl:90:13:@805ns:(report note): 0000x1010=11111001
./plpr_bench.vhdl:90:13:@810ns:(report note): 0001x1010=11110010
./plpr_bench.vhdl:90:13:@815ns:(report note): 0010x1010=11101011
./plpr_bench.vhdl:90:13:@820ns:(report note): 0011x1010=11100100
./plpr_bench.vhdl:90:13:@825ns:(report note): 0100x1010=11011101
./plpr_bench.vhdl:90:13:@830ns:(report note): 0101x1010=11010110
./plpr_bench.vhdl:90:13:@835ns:(report note): 0110x1010=11001111
./plpr_bench.vhdl:90:13:@840ns:(report note): 0111x1010=00111000
./plpr_bench.vhdl:90:13:@845ns:(report note): 1000x1010=00110001
./plpr_bench.vhdl:90:13:@850ns:(report note): 1001x1010=00101010
./plpr_bench.vhdl:90:13:@855ns:(report note): 1010x1010=00100011
./plpr_bench.vhdl:90:13:@860ns:(report note): 1011x1010=00011100
./plpr_bench.vhdl:90:13:@865ns:(report note): 1100x1010=00010101
./plpr_bench.vhdl:90:13:@870ns:(report note): 1101x1010=00001110
./plpr_bench.vhdl:90:13:@875ns:(report note): 1110x1010=00000111
./plpr_bench.vhdl:90:13:@880ns:(report note): 1111x1010=00000000
./plpr_bench.vhdl:90:13:@885ns:(report note): 0000x1011=11111010
./plpr_bench.vhdl:90:13:@890ns:(report note): 0001x1011=11110100
./plpr_bench.vhdl:90:13:@895ns:(report note): 0010x1011=11101110
./plpr_bench.vhdl:90:13:@900ns:(report note): 0011x1011=11101000
./plpr_bench.vhdl:90:13:@905ns:(report note): 0100x1011=11100010
./plpr_bench.vhdl:90:13:@910ns:(report note): 0101x1011=11011100
./plpr_bench.vhdl:90:13:@915ns:(report note): 0110x1011=11010110
./plpr_bench.vhdl:90:13:@920ns:(report note): 0111x1011=00110000
./plpr_bench.vhdl:90:13:@925ns:(report note): 1000x1011=00101010
./plpr_bench.vhdl:90:13:@930ns:(report note): 1001x1011=00100100
./plpr_bench.vhdl:90:13:@935ns:(report note): 1010x1011=00011110
./plpr_bench.vhdl:90:13:@940ns:(report note): 1011x1011=00011000
./plpr_bench.vhdl:90:13:@945ns:(report note): 1100x1011=00010010
./plpr_bench.vhdl:90:13:@950ns:(report note): 1101x1011=00001100
./plpr_bench.vhdl:90:13:@955ns:(report note): 1110x1011=00000110
./plpr_bench.vhdl:90:13:@960ns:(report note): 1111x1011=00000000
./plpr_bench.vhdl:90:13:@965ns:(report note): 0000x1100=11111011
./plpr_bench.vhdl:90:13:@970ns:(report note): 0001x1100=11110110
./plpr_bench.vhdl:90:13:@975ns:(report note): 0010x1100=11110001
./plpr_bench.vhdl:90:13:@980ns:(report note): 0011x1100=11101100
./plpr_bench.vhdl:90:13:@985ns:(report note): 0100x1100=11100111
./plpr_bench.vhdl:90:13:@990ns:(report note): 0101x1100=11100010
./plpr_bench.vhdl:90:13:@995ns:(report note): 0110x1100=11011101
./plpr_bench.vhdl:90:13:@1us:(report note): 0111x1100=00101000
./plpr_bench.vhdl:90:13:@1005ns:(report note): 1000x1100=00100011
./plpr_bench.vhdl:90:13:@1010ns:(report note): 1001x1100=00011110
./plpr_bench.vhdl:90:13:@1015ns:(report note): 1010x1100=00011001
./plpr_bench.vhdl:90:13:@1020ns:(report note): 1011x1100=00010100
./plpr_bench.vhdl:90:13:@1025ns:(report note): 1100x1100=00001111
./plpr_bench.vhdl:90:13:@1030ns:(report note): 1101x1100=00001010
./plpr_bench.vhdl:90:13:@1035ns:(report note): 1110x1100=00000101
./plpr_bench.vhdl:90:13:@1040ns:(report note): 1111x1100=00000000
./plpr_bench.vhdl:90:13:@1045ns:(report note): 0000x1101=11111100
./plpr_bench.vhdl:90:13:@1050ns:(report note): 0001x1101=11111000
./plpr_bench.vhdl:90:13:@1055ns:(report note): 0010x1101=11110100
./plpr_bench.vhdl:90:13:@1060ns:(report note): 0011x1101=11110000
./plpr_bench.vhdl:90:13:@1065ns:(report note): 0100x1101=11101100
./plpr_bench.vhdl:90:13:@1070ns:(report note): 0101x1101=11101000
./plpr_bench.vhdl:90:13:@1075ns:(report note): 0110x1101=11100100
./plpr_bench.vhdl:90:13:@1080ns:(report note): 0111x1101=00100000
./plpr_bench.vhdl:90:13:@1085ns:(report note): 1000x1101=00011100
./plpr_bench.vhdl:90:13:@1090ns:(report note): 1001x1101=00011000
./plpr_bench.vhdl:90:13:@1095ns:(report note): 1010x1101=00010100
./plpr_bench.vhdl:90:13:@1100ns:(report note): 1011x1101=00010000
./plpr_bench.vhdl:90:13:@1105ns:(report note): 1100x1101=00001100
./plpr_bench.vhdl:90:13:@1110ns:(report note): 1101x1101=00001000
./plpr_bench.vhdl:90:13:@1115ns:(report note): 1110x1101=00000100
./plpr_bench.vhdl:90:13:@1120ns:(report note): 1111x1101=00000000
./plpr_bench.vhdl:90:13:@1125ns:(report note): 0000x1110=11111101
./plpr_bench.vhdl:90:13:@1130ns:(report note): 0001x1110=11111010
./plpr_bench.vhdl:90:13:@1135ns:(report note): 0010x1110=11110111
./plpr_bench.vhdl:90:13:@1140ns:(report note): 0011x1110=11110100
./plpr_bench.vhdl:90:13:@1145ns:(report note): 0100x1110=11110001
./plpr_bench.vhdl:90:13:@1150ns:(report note): 0101x1110=11101110
./plpr_bench.vhdl:90:13:@1155ns:(report note): 0110x1110=11101011
./plpr_bench.vhdl:90:13:@1160ns:(report note): 0111x1110=00011000
./plpr_bench.vhdl:90:13:@1165ns:(report note): 1000x1110=00010101
./plpr_bench.vhdl:90:13:@1170ns:(report note): 1001x1110=00010010
./plpr_bench.vhdl:90:13:@1175ns:(report note): 1010x1110=00001111
./plpr_bench.vhdl:90:13:@1180ns:(report note): 1011x1110=00001100
./plpr_bench.vhdl:90:13:@1185ns:(report note): 1100x1110=00001001
./plpr_bench.vhdl:90:13:@1190ns:(report note): 1101x1110=00000110
./plpr_bench.vhdl:90:13:@1195ns:(report note): 1110x1110=00000011
./plpr_bench.vhdl:90:13:@1200ns:(report note): 1111x1110=00000000
./plpr_bench.vhdl:90:13:@1205ns:(report note): 0000x1111=11111110
./plpr_bench.vhdl:90:13:@1210ns:(report note): 0001x1111=11111100
./plpr_bench.vhdl:90:13:@1215ns:(report note): 0010x1111=11111010
./plpr_bench.vhdl:90:13:@1220ns:(report note): 0011x1111=11111000
./plpr_bench.vhdl:90:13:@1225ns:(report note): 0100x1111=11110110
./plpr_bench.vhdl:90:13:@1230ns:(report note): 0101x1111=11110100
./plpr_bench.vhdl:90:13:@1235ns:(report note): 0110x1111=11110010
./plpr_bench.vhdl:90:13:@1240ns:(report note): 0111x1111=00010000
./plpr_bench.vhdl:90:13:@1245ns:(report note): 1000x1111=00001110
./plpr_bench.vhdl:90:13:@1250ns:(report note): 1001x1111=00001100
./plpr_bench.vhdl:90:13:@1255ns:(report note): 1010x1111=00001010
./plpr_bench.vhdl:90:13:@1260ns:(report note): 1011x1111=00001000
./plpr_bench.vhdl:90:13:@1265ns:(report note): 1100x1111=00000110
./plpr_bench.vhdl:90:13:@1270ns:(report note): 1101x1111=00000100
./plpr_bench.vhdl:90:13:@1275ns:(report note): 1110x1111=00000010
./plpr_bench.vhdl:90:13:@1280ns:(report note): 1111x1111=00000000
./plpr_bench.vhdl:90:13:@1285ns:(report note): 0000x0000=11111111
./plpr_bench.vhdl:90:13:@1290ns:(report note): 0001x0000=11111110
./plpr_bench.vhdl:90:13:@1295ns:(report note): 0010x0000=11111101
./plpr_bench.vhdl:90:13:@1300ns:(report note): 0011x0000=11111100
./plpr_bench.vhdl:90:13:@1305ns:(report note): 0100x0000=11111011
./plpr_bench.vhdl:90:13:@1310ns:(report note): 0101x0000=11111010
./plpr_bench.vhdl:90:13:@1315ns:(report note): 0110x0000=11111001
./plpr_bench.vhdl:90:13:@1320ns:(report note): 0111x0000=00001000
./plpr_bench.vhdl:90:13:@1325ns:(report note): 1000x0000=00000111
./plpr_bench.vhdl:90:13:@1330ns:(report note): 1001x0000=00000110
./plpr_bench.vhdl:90:13:@1335ns:(report note): 1010x0000=00000101
./plpr_bench.vhdl:90:13:@1340ns:(report note): 1011x0000=00000100
./plpr_bench.vhdl:90:13:@1345ns:(report note): 1100x0000=00000011
./plpr_bench.vhdl:90:13:@1350ns:(report note): 1101x0000=00000010
./plpr_bench.vhdl:90:13:@1355ns:(report note): 1110x0000=00000001
./plpr_bench.vhdl:90:13:@1360ns:(report note): 1111x0000=00000000
./plpr_bench.vhdl:90:13:@1365ns:(report note): 0000x0001=00000000
./plpr_bench.vhdl:90:13:@1370ns:(report note): 0001x0001=00000000
./plpr_bench.vhdl:90:13:@1375ns:(report note): 0010x0001=00000000
./plpr_bench.vhdl:90:13:@1380ns:(report note): 0011x0001=00000000
./plpr_bench.vhdl:90:13:@1385ns:(report note): 0100x0001=00000000
./plpr_bench.vhdl:90:13:@1390ns:(report note): 0101x0001=00000000
./plpr_bench.vhdl:90:13:@1395ns:(report note): 0110x0001=00000000
./plpr_bench.vhdl:90:13:@1400ns:(report note): 0111x0001=00000000
./plpr_bench.vhdl:90:13:@1405ns:(report note): 1000x0001=00000000
./plpr_bench.vhdl:90:13:@1410ns:(report note): 1001x0001=00000000
./plpr_bench.vhdl:90:13:@1415ns:(report note): 1010x0001=00000000
./plpr_bench.vhdl:90:13:@1420ns:(report note): 1011x0001=00000000
./plpr_bench.vhdl:90:13:@1425ns:(report note): 1100x0001=00000000
./plpr_bench.vhdl:90:13:@1430ns:(report note): 1101x0001=00000000
./plpr_bench.vhdl:90:13:@1435ns:(report note): 1110x0001=00000000
./plpr_bench.vhdl:90:13:@1440ns:(report note): 1111x0001=00000000
./plpr_bench.vhdl:90:13:@1445ns:(report note): 0000x0010=00000001
./plpr_bench.vhdl:90:13:@1450ns:(report note): 0001x0010=00000010
./plpr_bench.vhdl:90:13:@1455ns:(report note): 0010x0010=00000011
./plpr_bench.vhdl:90:13:@1460ns:(report note): 0011x0010=00000100
./plpr_bench.vhdl:90:13:@1465ns:(report note): 0100x0010=00000101
./plpr_bench.vhdl:90:13:@1470ns:(report note): 0101x0010=00000110
./plpr_bench.vhdl:90:13:@1475ns:(report note): 0110x0010=00000111
./plpr_bench.vhdl:90:13:@1480ns:(report note): 0111x0010=11111000
./plpr_bench.vhdl:90:13:@1485ns:(report note): 1000x0010=11111001
./plpr_bench.vhdl:90:13:@1490ns:(report note): 1001x0010=11111010
./plpr_bench.vhdl:90:13:@1495ns:(report note): 1010x0010=11111011
./plpr_bench.vhdl:90:13:@1500ns:(report note): 1011x0010=11111100
"""

def expandsign(s, n):
	m = n - len(s)
	if m > 0: return m*s[0]+s
	return s

def sint(s):
	if s[0] == '0': return int(expandsign(s, 8), 2)
	if s[0] == '1': return int(expandsign(s, 8), 2)-(1<<8)

D = []
for L in T.split("\n"):
	S = L.split(":")[-1].strip()
	if S:
		AB, P = S.split("=")
		A, B = AB.split("x")
		D.append([
			sint(A),
			sint(B),
			sint(P),
			])

from numpy import array
data = array(D)

n = 15 # -> latency is 15 cycles

X, Y, Z = data[:-n, 0],data[:-n, 1], data[n:, 2]

for i, (x, y, z) in enumerate(zip(X, Y, Z)):
	print(f"{x:2} x {y:2} = {x*y:4} = {z}")
	if not x*y == z: break

"""
 0 x  0 =    0 = 0
 0 x  0 =    0 = 0
 1 x  0 =    0 = 0
 2 x  0 =    0 = 0
 3 x  0 =    0 = 0
 4 x  0 =    0 = 0
 5 x  0 =    0 = 0
 6 x  0 =    0 = 0
 7 x  0 =    0 = 0
-8 x  0 =    0 = 0
-7 x  0 =    0 = 0
-6 x  0 =    0 = 0
-5 x  0 =    0 = 0
-4 x  0 =    0 = 0
-3 x  0 =    0 = 0
-2 x  0 =    0 = 0
-1 x  0 =    0 = 0
 0 x  1 =    0 = 0
 1 x  1 =    1 = 1
 2 x  1 =    2 = 2
 3 x  1 =    3 = 3
 4 x  1 =    4 = 4
 5 x  1 =    5 = 5
 6 x  1 =    6 = 6
 7 x  1 =    7 = 7
-8 x  1 =   -8 = -8
-7 x  1 =   -7 = -7
-6 x  1 =   -6 = -6
-5 x  1 =   -5 = -5
-4 x  1 =   -4 = -4
-3 x  1 =   -3 = -3
-2 x  1 =   -2 = -2
-1 x  1 =   -1 = -1
 0 x  2 =    0 = 0
 1 x  2 =    2 = 2
 2 x  2 =    4 = 4
 3 x  2 =    6 = 6
 4 x  2 =    8 = 8
 5 x  2 =   10 = 10
 6 x  2 =   12 = 12
 7 x  2 =   14 = 14
-8 x  2 =  -16 = -16
-7 x  2 =  -14 = -14
-6 x  2 =  -12 = -12
-5 x  2 =  -10 = -10
-4 x  2 =   -8 = -8
-3 x  2 =   -6 = -6
-2 x  2 =   -4 = -4
-1 x  2 =   -2 = -2
 0 x  3 =    0 = 0
 1 x  3 =    3 = 3
 2 x  3 =    6 = 6
 3 x  3 =    9 = 9
 4 x  3 =   12 = 12
 5 x  3 =   15 = 15
 6 x  3 =   18 = 18
 7 x  3 =   21 = 21
-8 x  3 =  -24 = -24
-7 x  3 =  -21 = -21
-6 x  3 =  -18 = -18
-5 x  3 =  -15 = -15
-4 x  3 =  -12 = -12
-3 x  3 =   -9 = -9
-2 x  3 =   -6 = -6
-1 x  3 =   -3 = -3
 0 x  4 =    0 = 0
 1 x  4 =    4 = 4
 2 x  4 =    8 = 8
 3 x  4 =   12 = 12
 4 x  4 =   16 = 16
 5 x  4 =   20 = 20
 6 x  4 =   24 = 24
 7 x  4 =   28 = 28
-8 x  4 =  -32 = -32
-7 x  4 =  -28 = -28
-6 x  4 =  -24 = -24
-5 x  4 =  -20 = -20
-4 x  4 =  -16 = -16
-3 x  4 =  -12 = -12
-2 x  4 =   -8 = -8
-1 x  4 =   -4 = -4
 0 x  5 =    0 = 0
 1 x  5 =    5 = 5
 2 x  5 =   10 = 10
 3 x  5 =   15 = 15
 4 x  5 =   20 = 20
 5 x  5 =   25 = 25
 6 x  5 =   30 = 30
 7 x  5 =   35 = 35
-8 x  5 =  -40 = -40
-7 x  5 =  -35 = -35
-6 x  5 =  -30 = -30
-5 x  5 =  -25 = -25
-4 x  5 =  -20 = -20
-3 x  5 =  -15 = -15
-2 x  5 =  -10 = -10
-1 x  5 =   -5 = -5
 0 x  6 =    0 = 0
 1 x  6 =    6 = 6
 2 x  6 =   12 = 12
 3 x  6 =   18 = 18
 4 x  6 =   24 = 24
 5 x  6 =   30 = 30
 6 x  6 =   36 = 36
 7 x  6 =   42 = 42
-8 x  6 =  -48 = -48
-7 x  6 =  -42 = -42
-6 x  6 =  -36 = -36
-5 x  6 =  -30 = -30
-4 x  6 =  -24 = -24
-3 x  6 =  -18 = -18
-2 x  6 =  -12 = -12
-1 x  6 =   -6 = -6
 0 x  7 =    0 = 0
 1 x  7 =    7 = 7
 2 x  7 =   14 = 14
 3 x  7 =   21 = 21
 4 x  7 =   28 = 28
 5 x  7 =   35 = 35
 6 x  7 =   42 = 42
 7 x  7 =   49 = 49
-8 x  7 =  -56 = -56
-7 x  7 =  -49 = -49
-6 x  7 =  -42 = -42
-5 x  7 =  -35 = -35
-4 x  7 =  -28 = -28
-3 x  7 =  -21 = -21
-2 x  7 =  -14 = -14
-1 x  7 =   -7 = -7
 0 x -8 =    0 = 0
 1 x -8 =   -8 = -8
 2 x -8 =  -16 = -16
 3 x -8 =  -24 = -24
 4 x -8 =  -32 = -32
 5 x -8 =  -40 = -40
 6 x -8 =  -48 = -48
 7 x -8 =  -56 = -56
-8 x -8 =   64 = 64
-7 x -8 =   56 = 56
-6 x -8 =   48 = 48
-5 x -8 =   40 = 40
-4 x -8 =   32 = 32
-3 x -8 =   24 = 24
-2 x -8 =   16 = 16
-1 x -8 =    8 = 8
 0 x -7 =    0 = 0
 1 x -7 =   -7 = -7
 2 x -7 =  -14 = -14
 3 x -7 =  -21 = -21
 4 x -7 =  -28 = -28
 5 x -7 =  -35 = -35
 6 x -7 =  -42 = -42
 7 x -7 =  -49 = -49
-8 x -7 =   56 = 56
-7 x -7 =   49 = 49
-6 x -7 =   42 = 42
-5 x -7 =   35 = 35
-4 x -7 =   28 = 28
-3 x -7 =   21 = 21
-2 x -7 =   14 = 14
-1 x -7 =    7 = 7
 0 x -6 =    0 = 0
 1 x -6 =   -6 = -6
 2 x -6 =  -12 = -12
 3 x -6 =  -18 = -18
 4 x -6 =  -24 = -24
 5 x -6 =  -30 = -30
 6 x -6 =  -36 = -36
 7 x -6 =  -42 = -42
-8 x -6 =   48 = 48
-7 x -6 =   42 = 42
-6 x -6 =   36 = 36
-5 x -6 =   30 = 30
-4 x -6 =   24 = 24
-3 x -6 =   18 = 18
-2 x -6 =   12 = 12
-1 x -6 =    6 = 6
 0 x -5 =    0 = 0
 1 x -5 =   -5 = -5
 2 x -5 =  -10 = -10
 3 x -5 =  -15 = -15
 4 x -5 =  -20 = -20
 5 x -5 =  -25 = -25
 6 x -5 =  -30 = -30
 7 x -5 =  -35 = -35
-8 x -5 =   40 = 40
-7 x -5 =   35 = 35
-6 x -5 =   30 = 30
-5 x -5 =   25 = 25
-4 x -5 =   20 = 20
-3 x -5 =   15 = 15
-2 x -5 =   10 = 10
-1 x -5 =    5 = 5
 0 x -4 =    0 = 0
 1 x -4 =   -4 = -4
 2 x -4 =   -8 = -8
 3 x -4 =  -12 = -12
 4 x -4 =  -16 = -16
 5 x -4 =  -20 = -20
 6 x -4 =  -24 = -24
 7 x -4 =  -28 = -28
-8 x -4 =   32 = 32
-7 x -4 =   28 = 28
-6 x -4 =   24 = 24
-5 x -4 =   20 = 20
-4 x -4 =   16 = 16
-3 x -4 =   12 = 12
-2 x -4 =    8 = 8
-1 x -4 =    4 = 4
 0 x -3 =    0 = 0
 1 x -3 =   -3 = -3
 2 x -3 =   -6 = -6
 3 x -3 =   -9 = -9
 4 x -3 =  -12 = -12
 5 x -3 =  -15 = -15
 6 x -3 =  -18 = -18
 7 x -3 =  -21 = -21
-8 x -3 =   24 = 24
-7 x -3 =   21 = 21
-6 x -3 =   18 = 18
-5 x -3 =   15 = 15
-4 x -3 =   12 = 12
-3 x -3 =    9 = 9
-2 x -3 =    6 = 6
-1 x -3 =    3 = 3
 0 x -2 =    0 = 0
 1 x -2 =   -2 = -2
 2 x -2 =   -4 = -4
 3 x -2 =   -6 = -6
 4 x -2 =   -8 = -8
 5 x -2 =  -10 = -10
 6 x -2 =  -12 = -12
 7 x -2 =  -14 = -14
-8 x -2 =   16 = 16
-7 x -2 =   14 = 14
-6 x -2 =   12 = 12
-5 x -2 =   10 = 10
-4 x -2 =    8 = 8
-3 x -2 =    6 = 6
-2 x -2 =    4 = 4
-1 x -2 =    2 = 2
 0 x -1 =    0 = 0
 1 x -1 =   -1 = -1
 2 x -1 =   -2 = -2
 3 x -1 =   -3 = -3
 4 x -1 =   -4 = -4
 5 x -1 =   -5 = -5
 6 x -1 =   -6 = -6
 7 x -1 =   -7 = -7
-8 x -1 =    8 = 8
-7 x -1 =    7 = 7
-6 x -1 =    6 = 6
-5 x -1 =    5 = 5
-4 x -1 =    4 = 4
-3 x -1 =    3 = 3
-2 x -1 =    2 = 2
-1 x -1 =    1 = 1
 0 x  0 =    0 = 0
 1 x  0 =    0 = 0
 2 x  0 =    0 = 0
 3 x  0 =    0 = 0
 4 x  0 =    0 = 0
 5 x  0 =    0 = 0
 6 x  0 =    0 = 0
 7 x  0 =    0 = 0
-8 x  0 =    0 = 0
-7 x  0 =    0 = 0
-6 x  0 =    0 = 0
-5 x  0 =    0 = 0
-4 x  0 =    0 = 0
-3 x  0 =    0 = 0
-2 x  0 =    0 = 0
-1 x  0 =    0 = 0
 0 x  1 =    0 = 0
 1 x  1 =    1 = 1
 2 x  1 =    2 = 2
 3 x  1 =    3 = 3
 4 x  1 =    4 = 4
 5 x  1 =    5 = 5
 6 x  1 =    6 = 6
 7 x  1 =    7 = 7
-8 x  1 =   -8 = -8
-7 x  1 =   -7 = -7
-6 x  1 =   -6 = -6
-5 x  1 =   -5 = -5
-4 x  1 =   -4 = -4
[Finished in 2.8s]
"""
