<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: SDH_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M480 BSP<span id="projectnumber">&#160;V3.06.000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">SDH_T Struct Reference<div class="ingroups"><a class="el" href="group___r_e_g_i_s_t_e_r.html">Control Register</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="sdh__reg_8h_source.html">sdh_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab4d5e07e86a74c9d5550a57be078aa90"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h___t.html#ab4d5e07e86a74c9d5550a57be078aa90">FB</a> [32]</td></tr>
<tr class="separator:ab4d5e07e86a74c9d5550a57be078aa90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af60626b7e44f02acea87ae82c27beacb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h___t.html#af60626b7e44f02acea87ae82c27beacb">DMACTL</a></td></tr>
<tr class="separator:af60626b7e44f02acea87ae82c27beacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f57f9cda0decb3770ad9ab1eb7d26cd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h___t.html#a2f57f9cda0decb3770ad9ab1eb7d26cd">DMASA</a></td></tr>
<tr class="separator:a2f57f9cda0decb3770ad9ab1eb7d26cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89239a5be1f1da51929aaeec99f8c5d0"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h___t.html#a89239a5be1f1da51929aaeec99f8c5d0">DMABCNT</a></td></tr>
<tr class="separator:a89239a5be1f1da51929aaeec99f8c5d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a700ea0e260c4b01906c782aaf040a7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h___t.html#a4a700ea0e260c4b01906c782aaf040a7">DMAINTEN</a></td></tr>
<tr class="separator:a4a700ea0e260c4b01906c782aaf040a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7caf70fc624da9c6bb6f2ddbae5211d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h___t.html#ab7caf70fc624da9c6bb6f2ddbae5211d">DMAINTSTS</a></td></tr>
<tr class="separator:ab7caf70fc624da9c6bb6f2ddbae5211d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7669879d4665be69d1df73a3f9b0919"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h___t.html#aa7669879d4665be69d1df73a3f9b0919">GCTL</a></td></tr>
<tr class="separator:aa7669879d4665be69d1df73a3f9b0919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f7261c9c8704e03f6ed938cad2878d2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h___t.html#a7f7261c9c8704e03f6ed938cad2878d2">GINTEN</a></td></tr>
<tr class="separator:a7f7261c9c8704e03f6ed938cad2878d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad69ca1ca4dccb439eb587896b816cf7"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h___t.html#aad69ca1ca4dccb439eb587896b816cf7">GINTSTS</a></td></tr>
<tr class="separator:aad69ca1ca4dccb439eb587896b816cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c555c4cb7694d776e231c2efeaa5c68"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h___t.html#a3c555c4cb7694d776e231c2efeaa5c68">CTL</a></td></tr>
<tr class="separator:a3c555c4cb7694d776e231c2efeaa5c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f6acd144bf6216eb1ebfeae9fe2c511"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h___t.html#a8f6acd144bf6216eb1ebfeae9fe2c511">CMDARG</a></td></tr>
<tr class="separator:a8f6acd144bf6216eb1ebfeae9fe2c511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d570bba3f4d283b5bfebb3488c9038"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h___t.html#a92d570bba3f4d283b5bfebb3488c9038">INTEN</a></td></tr>
<tr class="separator:a92d570bba3f4d283b5bfebb3488c9038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96bc59a99424eccc942b93afdb5f1c63"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h___t.html#a96bc59a99424eccc942b93afdb5f1c63">INTSTS</a></td></tr>
<tr class="separator:a96bc59a99424eccc942b93afdb5f1c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac088fe37fc6ec3580794fa70221a60e1"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h___t.html#ac088fe37fc6ec3580794fa70221a60e1">RESP0</a></td></tr>
<tr class="separator:ac088fe37fc6ec3580794fa70221a60e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad88d73481ab9b836648e2d3d345ce2eb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h___t.html#ad88d73481ab9b836648e2d3d345ce2eb">RESP1</a></td></tr>
<tr class="separator:ad88d73481ab9b836648e2d3d345ce2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af77dce57e8d4e9b920f6fb9cf3e7fa89"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h___t.html#af77dce57e8d4e9b920f6fb9cf3e7fa89">BLEN</a></td></tr>
<tr class="separator:af77dce57e8d4e9b920f6fb9cf3e7fa89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7623b5eb2ab683ee4b013702fac606a7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h___t.html#a7623b5eb2ab683ee4b013702fac606a7">TOUT</a></td></tr>
<tr class="separator:a7623b5eb2ab683ee4b013702fac606a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup SDH SD Card Host Interface(SDH)
Memory Mapped Structure for SDH Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="sdh__reg_8h_source.html#l00026">26</a> of file <a class="el" href="sdh__reg_8h_source.html">sdh_reg.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="af77dce57e8d4e9b920f6fb9cf3e7fa89" name="af77dce57e8d4e9b920f6fb9cf3e7fa89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af77dce57e8d4e9b920f6fb9cf3e7fa89">&#9670;&nbsp;</a></span>BLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SDH_T::BLEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0838] SD Block Length Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">BLEN
</font><br><p> <font size="2">
Offset: 0x838  SD Block Length Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[10:0]</td><td>BLKLEN</td><td><div style="word-wrap: break-word;"><b>SD BLOCK LENGTH in Byte Unit
</b><br>
An 11-bit value specifies the SD transfer byte count of a block
<br>
The actual byte count is equal to BLKLEN+1.
<br>
Note: The default SD block length is 512 bytes
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sdh__reg_8h_source.html#l00781">781</a> of file <a class="el" href="sdh__reg_8h_source.html">sdh_reg.h</a>.</p>

</div>
</div>
<a id="a8f6acd144bf6216eb1ebfeae9fe2c511" name="a8f6acd144bf6216eb1ebfeae9fe2c511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f6acd144bf6216eb1ebfeae9fe2c511">&#9670;&nbsp;</a></span>CMDARG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SDH_T::CMDARG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0824] SD Command Argument Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CMDARG
</font><br><p> <font size="2">
Offset: 0x824  SD Command Argument Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>ARGUMENT</td><td><div style="word-wrap: break-word;"><b>SD Command Argument
</b><br>
This register contains a 32-bit value specifies the argument of SD command from host controller to SD card
<br>
Before trigger COEN (SDH_CTL [0]), software should fill argument in this field.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sdh__reg_8h_source.html#l00776">776</a> of file <a class="el" href="sdh__reg_8h_source.html">sdh_reg.h</a>.</p>

</div>
</div>
<a id="a3c555c4cb7694d776e231c2efeaa5c68" name="a3c555c4cb7694d776e231c2efeaa5c68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c555c4cb7694d776e231c2efeaa5c68">&#9670;&nbsp;</a></span>CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SDH_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0820] SD Control and Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTL
</font><br><p> <font size="2">
Offset: 0x820  SD Control and Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>COEN</td><td><div style="word-wrap: break-word;"><b>Command Output Enable Bit
</b><br>
0 = No effect. (Please use DMARST (SDH_CTL [0]) to clear this bit.)
<br>
1 = Enabled, SD host will output a command to SD card.
<br>
Note: When operation is finished, this bit will be cleared automatically, so don't write 0 to this bit (the controller will be abnormal).
<br>
</div></td></tr><tr><td>
[1]</td><td>RIEN</td><td><div style="word-wrap: break-word;"><b>Response Input Enable Bit
</b><br>
0 = No effect. (Please use DMARST (SDH_CTL [0]) to clear this bit.)
<br>
1 = Enabled, SD host will wait to receive a response from SD card.
<br>
Note: When operation is finished, this bit will be cleared automatically, so don't write 0 to this bit (the controller will be abnormal).
<br>
</div></td></tr><tr><td>
[2]</td><td>DIEN</td><td><div style="word-wrap: break-word;"><b>Data Input Enable Bit
</b><br>
0 = No effect. (Please use DMARST (SDH_CTL [0]) to clear this bit.)
<br>
1 = Enabled, SD host will wait to receive block data and the CRC16 value from SD card.
<br>
Note: When operation is finished, this bit will be cleared automatically, so don't write 0 to this bit (the controller will be abnormal).
<br>
</div></td></tr><tr><td>
[3]</td><td>DOEN</td><td><div style="word-wrap: break-word;"><b>Data Output Enable Bit
</b><br>
0 = No effect. (Please use DMARST (SDH_CTL [0]) to clear this bit.)
<br>
1 = Enabled, SD host will transfer block data and the CRC16 value to SD card.
<br>
Note: When operation is finished, this bit will be cleared automatically, so don't write 0 to this bit (the controller will be abnormal).
<br>
</div></td></tr><tr><td>
[4]</td><td>R2EN</td><td><div style="word-wrap: break-word;"><b>Response R2 Input Enable Bit
</b><br>
0 = No effect. (Please use DMARST (SDH_CTL [0]) to clear this bit.)
<br>
1 = Enabled, SD host will wait to receive a response R2 from SD card and store the response data into DMC's flash buffer (exclude CRC7).
<br>
Note: When operation is finished, this bit will be cleared automatically, so don't write 0 to this bit (the controller will be abnormal).
<br>
</div></td></tr><tr><td>
[5]</td><td>CLK74OEN</td><td><div style="word-wrap: break-word;"><b>Initial 74 Clock Cycles Output Enable Bit
</b><br>
0 = No effect. (Please use DMARST (SDH_CTL [0]) to clear this bit.)
<br>
1 = Enabled, SD host will output 74 clock cycles to SD card.
<br>
Note: When operation is finished, this bit will be cleared automatically, so don't write 0 to this bit (the controller will be abnormal).
<br>
</div></td></tr><tr><td>
[6]</td><td>CLK8OEN</td><td><div style="word-wrap: break-word;"><b>Generating 8 Clock Cycles Output Enable Bit
</b><br>
0 = No effect. (Please use DMARST (SDH_CTL [0]) to clear this bit.)
<br>
1 = Enabled, SD host will output 8 clock cycles.
<br>
Note: When operation is finished, this bit will be cleared automatically, so don't write 0 to this bit (the controller will be abnormal).
<br>
</div></td></tr><tr><td>
[7]</td><td>CLKKEEP</td><td><div style="word-wrap: break-word;"><b>SD Clock Enable Control
</b><br>
0 = SD host decided when to output clock and when to disable clock output automatically.
<br>
1 = SD clock always keeps free running.
<br>
</div></td></tr><tr><td>
[13:8]</td><td>CMDCODE</td><td><div style="word-wrap: break-word;"><b>SD Command Code
</b><br>
This register contains the SD command code (0x00 - 0x3F).
<br>
</div></td></tr><tr><td>
[14]</td><td>CTLRST</td><td><div style="word-wrap: break-word;"><b>Software Engine Reset
</b><br>
0 = No effect.
<br>
1 = Reset the internal state machine and counters
<br>
The contents of control register will not be cleared (but RIEN, DIEN, DOEN and R2_EN will be cleared)
<br>
This bit will be auto cleared after few clock cycles.
<br>
</div></td></tr><tr><td>
[15]</td><td>DBW</td><td><div style="word-wrap: break-word;"><b>SD Data Bus Width (for 1-bit / 4-bit Selection)
</b><br>
0 = Data bus width is 1-bit.
<br>
1 = Data bus width is 4-bit.
<br>
</div></td></tr><tr><td>
[23:16]</td><td>BLKCNT</td><td><div style="word-wrap: break-word;"><b>Block Counts to Be Transferred or Received
</b><br>
This field contains the block counts for data-in and data-out transfer
<br>
For READ_MULTIPLE_BLOCK and WRITE_MULTIPLE_BLOCK command, software can use this function to accelerate data transfer and improve performance
<br>
Don't fill 0x0 to this field.
<br>
Note: For READ_MULTIPLE_BLOCK and WRITE_MULTIPLE_BLOCK command, the actual total length is BLKCNT * (BLKLEN +1).
<br>
</div></td></tr><tr><td>
[27:24]</td><td>SDNWR</td><td><div style="word-wrap: break-word;"><b>NWR Parameter for Block Write Operation
</b><br>
This value indicates the NWR parameter for data block write operation in SD clock counts
<br>
The actual clock cycle will be SDNWR+1.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sdh__reg_8h_source.html#l00775">775</a> of file <a class="el" href="sdh__reg_8h_source.html">sdh_reg.h</a>.</p>

</div>
</div>
<a id="a89239a5be1f1da51929aaeec99f8c5d0" name="a89239a5be1f1da51929aaeec99f8c5d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89239a5be1f1da51929aaeec99f8c5d0">&#9670;&nbsp;</a></span>DMABCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SDH_T::DMABCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x040c] DMA Transfer Byte Count Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DMABCNT
</font><br><p> <font size="2">
Offset: 0x40C  DMA Transfer Byte Count Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[25:0]</td><td>BCNT</td><td><div style="word-wrap: break-word;"><b>DMA Transfer Byte Count (Read Only)
</b><br>
This field indicates the remained byte count of DMA transfer
<br>
The value of this field is valid only when DMA is busy; otherwise, it is 0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sdh__reg_8h_source.html#l00763">763</a> of file <a class="el" href="sdh__reg_8h_source.html">sdh_reg.h</a>.</p>

</div>
</div>
<a id="af60626b7e44f02acea87ae82c27beacb" name="af60626b7e44f02acea87ae82c27beacb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af60626b7e44f02acea87ae82c27beacb">&#9670;&nbsp;</a></span>DMACTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SDH_T::DMACTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0400] DMA Control and Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DMACTL
</font><br><p> <font size="2">
Offset: 0x400  DMA Control and Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>DMAEN</td><td><div style="word-wrap: break-word;"><b>DMA Engine Enable Bit
</b><br>
0 = DMA Disabled.
<br>
1 = DMA Enabled.
<br>
If this bit is cleared, DMA will ignore all requests from SD host and force bus master into IDLE state.
<br>
Note: If target abort is occurred, DMAEN will be cleared.
<br>
</div></td></tr><tr><td>
[1]</td><td>DMARST</td><td><div style="word-wrap: break-word;"><b>Software Engine Reset
</b><br>
0 = No effect.
<br>
1 = Reset internal state machine and pointers
<br>
The contents of control register will not be cleared
<br>
This bit will auto be cleared after few clock cycles.
<br>
Note: The software reset DMA related registers.
<br>
</div></td></tr><tr><td>
[3]</td><td>SGEN</td><td><div style="word-wrap: break-word;"><b>Scatter-gather Function Enable Bit
</b><br>
0 = Scatter-gather function Disabled (DMA will treat the starting address in DMASAR as starting pointer of a single block memory).
<br>
1 = Scatter-gather function Enabled (DMA will treat the starting address in DMASAR as a starting address of Physical Address Descriptor (PAD) table
<br>
The format of these Pads' will be described later).
<br>
</div></td></tr><tr><td>
[9]</td><td>DMABUSY</td><td><div style="word-wrap: break-word;"><b>DMA Transfer Is in Progress
</b><br>
This bit indicates if SD Host is granted and doing DMA transfer or not.
<br>
0 = DMA transfer is not in progress.
<br>
1 = DMA transfer is in progress.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sdh__reg_8h_source.html#l00758">758</a> of file <a class="el" href="sdh__reg_8h_source.html">sdh_reg.h</a>.</p>

</div>
</div>
<a id="a4a700ea0e260c4b01906c782aaf040a7" name="a4a700ea0e260c4b01906c782aaf040a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a700ea0e260c4b01906c782aaf040a7">&#9670;&nbsp;</a></span>DMAINTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SDH_T::DMAINTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0410] DMA Interrupt Enable Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DMAINTEN
</font><br><p> <font size="2">
Offset: 0x410  DMA Interrupt Enable Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ABORTIEN</td><td><div style="word-wrap: break-word;"><b>DMA Read/Write Target Abort Interrupt Enable Bit
</b><br>
0 = Target abort interrupt generation Disabled during DMA transfer.
<br>
1 = Target abort interrupt generation Enabled during DMA transfer.
<br>
</div></td></tr><tr><td>
[1]</td><td>WEOTIEN</td><td><div style="word-wrap: break-word;"><b>Wrong EOT Encountered Interrupt Enable Bit
</b><br>
0 = Interrupt generation Disabled when wrong EOT is encountered.
<br>
1 = Interrupt generation Enabled when wrong EOT is encountered.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sdh__reg_8h_source.html#l00764">764</a> of file <a class="el" href="sdh__reg_8h_source.html">sdh_reg.h</a>.</p>

</div>
</div>
<a id="ab7caf70fc624da9c6bb6f2ddbae5211d" name="ab7caf70fc624da9c6bb6f2ddbae5211d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7caf70fc624da9c6bb6f2ddbae5211d">&#9670;&nbsp;</a></span>DMAINTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SDH_T::DMAINTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0414] DMA Interrupt Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DMAINTSTS
</font><br><p> <font size="2">
Offset: 0x414  DMA Interrupt Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ABORTIF</td><td><div style="word-wrap: break-word;"><b>DMA Read/Write Target Abort Interrupt Flag
</b><br>
0 = No bus ERROR response received.
<br>
1 = Bus ERROR response received.
<br>
Note1: This bit is read only, but can be cleared by writing '1' to it.
<br>
Note2: When DMA's bus master received ERROR response, it means that target abort is happened
<br>
DMA will stop transfer and respond this event and then go to IDLE state
<br>
When target abort occurred or WEOTIF is set, software must reset DMA and SD host, and then transfer those data again.
<br>
</div></td></tr><tr><td>
[1]</td><td>WEOTIF</td><td><div style="word-wrap: break-word;"><b>Wrong EOT Encountered Interrupt Flag
</b><br>
When DMA Scatter-Gather function is enabled, and EOT of the descriptor is encountered before DMA transfer finished (that means the total sector count of all PAD is less than the sector count of SD host), this bit will be set.
<br>
0 = No EOT encountered before DMA transfer finished.
<br>
1 = EOT encountered before DMA transfer finished.
<br>
Note: This bit is read only, but can be cleared by writing '1' to it.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sdh__reg_8h_source.html#l00765">765</a> of file <a class="el" href="sdh__reg_8h_source.html">sdh_reg.h</a>.</p>

</div>
</div>
<a id="a2f57f9cda0decb3770ad9ab1eb7d26cd" name="a2f57f9cda0decb3770ad9ab1eb7d26cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f57f9cda0decb3770ad9ab1eb7d26cd">&#9670;&nbsp;</a></span>DMASA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SDH_T::DMASA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0408] DMA Transfer Starting Address Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DMASA
</font><br><p> <font size="2">
Offset: 0x408  DMA Transfer Starting Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ORDER</td><td><div style="word-wrap: break-word;"><b>Determined to the PAD Table Fetching Is in Order or Out of Order
</b><br>
0 = PAD table is fetched in order.
<br>
1 = PAD table is fetched out of order.
<br>
Note: the bit0 is valid in scatter-gather mode when SGEN = 1.
<br>
</div></td></tr><tr><td>
[31:1]</td><td>DMASA</td><td><div style="word-wrap: break-word;"><b>DMA Transfer Starting Address
</b><br>
This field pads 0 as least significant bit indicates a 32-bit starting address of system memory (SRAM) for DMA to retrieve or fill in data.
<br>
If DMA is not in normal mode, this field will be interpreted as a starting address of Physical Address Descriptor (PAD) table.
<br>
Note: Starting address of the SRAM must be word aligned, for example, 0x0000_0000, 0x0000_0004.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sdh__reg_8h_source.html#l00762">762</a> of file <a class="el" href="sdh__reg_8h_source.html">sdh_reg.h</a>.</p>

</div>
</div>
<a id="ab4d5e07e86a74c9d5550a57be078aa90" name="ab4d5e07e86a74c9d5550a57be078aa90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4d5e07e86a74c9d5550a57be078aa90">&#9670;&nbsp;</a></span>FB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SDH_T::FB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Shared Buffer (FIFO) <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FB
</font><br><p> <font size="2">
Offset: 0x00~0x7C  Shared Buffer (FIFO)
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>BUFFER</td><td><div style="word-wrap: break-word;"><b>Shared Buffer
</b><br>
Buffer for DMA transfer
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sdh__reg_8h_source.html#l00754">754</a> of file <a class="el" href="sdh__reg_8h_source.html">sdh_reg.h</a>.</p>

</div>
</div>
<a id="aa7669879d4665be69d1df73a3f9b0919" name="aa7669879d4665be69d1df73a3f9b0919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7669879d4665be69d1df73a3f9b0919">&#9670;&nbsp;</a></span>GCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SDH_T::GCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0800] Global Control and Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GCTL
</font><br><p> <font size="2">
Offset: 0x800  Global Control and Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>GCTLRST</td><td><div style="word-wrap: break-word;"><b>Software Engine Reset
</b><br>
0 = No effect.
<br>
1 = Reset SD host
<br>
The contents of control register will not be cleared
<br>
This bit will auto cleared after reset complete.
<br>
</div></td></tr><tr><td>
[1]</td><td>SDEN</td><td><div style="word-wrap: break-word;"><b>Secure Digital Functionality Enable Bit
</b><br>
0 = SD functionality disabled.
<br>
1 = SD functionality enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sdh__reg_8h_source.html#l00769">769</a> of file <a class="el" href="sdh__reg_8h_source.html">sdh_reg.h</a>.</p>

</div>
</div>
<a id="a7f7261c9c8704e03f6ed938cad2878d2" name="a7f7261c9c8704e03f6ed938cad2878d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f7261c9c8704e03f6ed938cad2878d2">&#9670;&nbsp;</a></span>GINTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SDH_T::GINTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0804] Global Interrupt Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GINTEN
</font><br><p> <font size="2">
Offset: 0x804  Global Interrupt Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>DTAIEN</td><td><div style="word-wrap: break-word;"><b>DMA READ/WRITE Target Abort Interrupt Enable Bit
</b><br>
0 = DMA READ/WRITE target abort interrupt generation disabled.
<br>
1 = DMA READ/WRITE target abort interrupt generation enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sdh__reg_8h_source.html#l00770">770</a> of file <a class="el" href="sdh__reg_8h_source.html">sdh_reg.h</a>.</p>

</div>
</div>
<a id="aad69ca1ca4dccb439eb587896b816cf7" name="aad69ca1ca4dccb439eb587896b816cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad69ca1ca4dccb439eb587896b816cf7">&#9670;&nbsp;</a></span>GINTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SDH_T::GINTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0808] Global Interrupt Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GINTSTS
</font><br><p> <font size="2">
Offset: 0x808  Global Interrupt Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>DTAIF</td><td><div style="word-wrap: break-word;"><b>DMA READ/WRITE Target Abort Interrupt Flag (Read Only)
</b><br>
This bit indicates DMA received an ERROR response from internal AHB bus during DMA read/write operation
<br>
When Target Abort is occurred, please reset all engine.
<br>
0 = No bus ERROR response received.
<br>
1 = Bus ERROR response received.
<br>
Note: This bit is read only, but can be cleared by writing '1' to it.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sdh__reg_8h_source.html#l00771">771</a> of file <a class="el" href="sdh__reg_8h_source.html">sdh_reg.h</a>.</p>

</div>
</div>
<a id="a92d570bba3f4d283b5bfebb3488c9038" name="a92d570bba3f4d283b5bfebb3488c9038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92d570bba3f4d283b5bfebb3488c9038">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SDH_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0828] SD Interrupt Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTEN
</font><br><p> <font size="2">
Offset: 0x828  SD Interrupt Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>BLKDIEN</td><td><div style="word-wrap: break-word;"><b>Block Transfer Done Interrupt Enable Bit
</b><br>
0 = BLKDIF (SDH_INTEN[0]) trigger interrupt Disable.
<br>
1 = BLKDIF (SDH_INTEN[0]) trigger interrupt Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>CRCIEN</td><td><div style="word-wrap: break-word;"><b>CRC7, CRC16 and CRC Status Error Interrupt Enable Bit
</b><br>
0 = CRCIF (SDH_INTEN[1]) trigger interrupt Disable.
<br>
1 = CRCIF (SDH_INTEN[1]) trigger interrupt Enabled.
<br>
</div></td></tr><tr><td>
[8]</td><td>CDIEN</td><td><div style="word-wrap: break-word;"><b>SD Card Detection Interrupt Enable Bit
</b><br>
Enable/Disable interrupts generation of SD controller when card is inserted or removed.
<br>
0 = CDIF (SDH_INTEN[8]) trigger interrupt Disable.
<br>
1 = CDIF (SDH_INTEN[8]) trigger interrupt Enabled.
<br>
</div></td></tr><tr><td>
[12]</td><td>RTOIEN</td><td><div style="word-wrap: break-word;"><b>Response Time-out Interrupt Enable Bit
</b><br>
Enable/Disable interrupts generation of SD controller when receiving response or R2 time-out
<br>
Time-out value is specified at TOUT register.
<br>
0 = RTOIF (SDH_INTEN[12]) trigger interrupt Disabled.
<br>
1 = RTOIF (SDH_INTEN[12]) trigger interrupt Enabled.
<br>
</div></td></tr><tr><td>
[13]</td><td>DITOIEN</td><td><div style="word-wrap: break-word;"><b>Data Input Time-out Interrupt Enable Bit
</b><br>
Enable/Disable interrupts generation of SD controller when data input time-out
<br>
Time-out value is specified at TOUT register.
<br>
0 = DITOIF (SDH_INTEN[13]) trigger interrupt Disabled.
<br>
1 = DITOIF (SDH_INTEN[13]) trigger interrupt Enabled.
<br>
</div></td></tr><tr><td>
[14]</td><td>WKIEN</td><td><div style="word-wrap: break-word;"><b>Wake-up Signal Generating Enable Bit
</b><br>
Enable/Disable wake-up signal generating of SD host when current using SD card issues an interrupt (wake-up) via DAT [1] to host.
<br>
0 = SD Card interrupt to wake-up chip Disabled.
<br>
1 = SD Card interrupt to wake-up chip Enabled.
<br>
</div></td></tr><tr><td>
[30]</td><td>CDSRC</td><td><div style="word-wrap: break-word;"><b>SD Card Detect Source Selection
</b><br>
0 = From SD card's DAT3 pin.
<br>
Host need clock to got data on pin DAT3
<br>
Please make sure CLKKEEP (SDH_CTL[7]) is 1 in order to generate free running clock for DAT3 pin.
<br>
1 = From GPIO pin.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sdh__reg_8h_source.html#l00777">777</a> of file <a class="el" href="sdh__reg_8h_source.html">sdh_reg.h</a>.</p>

</div>
</div>
<a id="a96bc59a99424eccc942b93afdb5f1c63" name="a96bc59a99424eccc942b93afdb5f1c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96bc59a99424eccc942b93afdb5f1c63">&#9670;&nbsp;</a></span>INTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SDH_T::INTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x082c] SD Interrupt Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTSTS
</font><br><p> <font size="2">
Offset: 0x82C  SD Interrupt Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>BLKDIF</td><td><div style="word-wrap: break-word;"><b>Block Transfer Done Interrupt Flag (Read Only)
</b><br>
This bit indicates that SD host has finished all data-in or data-out block transfer
<br>
If there is a CRC16 error or incorrect CRC status during multiple block data transfer, the transfer will be broken and this bit will also be set.
<br>
0 = Not finished yet.
<br>
1 = Done.
<br>
Note: This bit is read only, but can be cleared by writing '1' to it.
<br>
</div></td></tr><tr><td>
[1]</td><td>CRCIF</td><td><div style="word-wrap: break-word;"><b>CRC7, CRC16 and CRC Status Error Interrupt Flag (Read Only)
</b><br>
This bit indicates that SD host has occurred CRC error during response in, data-in or data-out (CRC status error) transfer
<br>
When CRC error is occurred, software should reset SD engine
<br>
Some response (ex
<br>
R3) doesn't have CRC7 information with it; SD host will still calculate CRC7, get CRC error and set this flag
<br>
In this condition, software should ignore CRC error and clears this bit manually.
<br>
0 = No CRC error is occurred.
<br>
1 = CRC error is occurred.
<br>
Note: This bit is read only, but can be cleared by writing '1' to it.
<br>
</div></td></tr><tr><td>
[2]</td><td>CRC7</td><td><div style="word-wrap: break-word;"><b>CRC7 Check Status (Read Only)
</b><br>
SD host will check CRC7 correctness during each response in
<br>
If that response does not contain CRC7 information (ex
<br>
R3), then software should turn off CRCIEN (SDH_INTEN[1]) and ignore this bit.
<br>
0 = Fault.
<br>
1 = OK.
<br>
</div></td></tr><tr><td>
[3]</td><td>CRC16</td><td><div style="word-wrap: break-word;"><b>CRC16 Check Status of Data-in Transfer (Read Only)
</b><br>
SD host will check CRC16 correctness after data-in transfer.
<br>
0 = Fault.
<br>
1 = OK.
<br>
</div></td></tr><tr><td>
[6:4]</td><td>CRCSTS</td><td><div style="word-wrap: break-word;"><b>CRC Status Value of Data-out Transfer (Read Only)
</b><br>
SD host will record CRC status of data-out transfer
<br>
Software could use this value to identify what type of error is during data-out transfer.
<br>
010 = Positive CRC status.
<br>
101 = Negative CRC status.
<br>
111 = SD card programming error occurs.
<br>
</div></td></tr><tr><td>
[7]</td><td>DAT0STS</td><td><div style="word-wrap: break-word;"><b>DAT0 Pin Status of Current Selected SD Port (Read Only)
</b><br>
This bit is the DAT0 pin status of current selected SD port.
<br>
</div></td></tr><tr><td>
[8]</td><td>CDIF</td><td><div style="word-wrap: break-word;"><b>SD Card Detection Interrupt Flag (Read Only)
</b><br>
This bit indicates that SD card is inserted or removed
<br>
Only when CDIEN (SDH_INTEN[8]) is set to 1, this bit is active.
<br>
0 = No card is inserted or removed.
<br>
1 = There is a card inserted in or removed from SD.
<br>
Note: This bit is read only, but can be cleared by writing '1' to it.
<br>
</div></td></tr><tr><td>
[12]</td><td>RTOIF</td><td><div style="word-wrap: break-word;"><b>Response Time-out Interrupt Flag (Read Only)
</b><br>
This bit indicates that SD host counts to time-out value when receiving response or R2 (waiting start bit).
<br>
0 = Not time-out.
<br>
1 = Response time-out.
<br>
Note: This bit is read only, but can be cleared by writing '1' to it.
<br>
</div></td></tr><tr><td>
[13]</td><td>DITOIF</td><td><div style="word-wrap: break-word;"><b>Data Input Time-out Interrupt Flag (Read Only)
</b><br>
This bit indicates that SD host counts to time-out value when receiving data (waiting start bit).
<br>
0 = Not time-out.
<br>
1 = Data input time-out.
<br>
Note: This bit is read only, but can be cleared by writing '1' to it.
<br>
</div></td></tr><tr><td>
[16]</td><td>CDSTS</td><td><div style="word-wrap: break-word;"><b>Card Detect Status of SD (Read Only)
</b><br>
This bit indicates the card detect pin status of SD, and is used for card detection
<br>
When there is a card inserted in or removed from SD, software should check this bit to confirm if there is really a card insertion or removal.
<br>
If CDSRC (SDH_INTEN[30]) = 0, to select DAT3 for card detection:.
<br>
0 = Card removed.
<br>
1 = Card inserted.
<br>
If CDSRC (SDH_INTEN[30]) = 1, to select GPIO for card detection:.
<br>
0 = Card inserted.
<br>
1 = Card removed.
<br>
</div></td></tr><tr><td>
[18]</td><td>DAT1STS</td><td><div style="word-wrap: break-word;"><b>DAT1 Pin Status of SD Port (Read Only)
</b><br>
This bit indicates the DAT1 pin status of SD port.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sdh__reg_8h_source.html#l00778">778</a> of file <a class="el" href="sdh__reg_8h_source.html">sdh_reg.h</a>.</p>

</div>
</div>
<a id="ac088fe37fc6ec3580794fa70221a60e1" name="ac088fe37fc6ec3580794fa70221a60e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac088fe37fc6ec3580794fa70221a60e1">&#9670;&nbsp;</a></span>RESP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SDH_T::RESP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0830] SD Receiving Response Token Register 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">RESP0
</font><br><p> <font size="2">
Offset: 0x830  SD Receiving Response Token Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>RESPTK0</td><td><div style="word-wrap: break-word;"><b>SD Receiving Response Token 0
</b><br>
SD host controller will receive a response token for getting a reply from SD card when RIEN (SDH_CTL[1]) is set
<br>
This field contains response bit 47-16 of the response token.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sdh__reg_8h_source.html#l00779">779</a> of file <a class="el" href="sdh__reg_8h_source.html">sdh_reg.h</a>.</p>

</div>
</div>
<a id="ad88d73481ab9b836648e2d3d345ce2eb" name="ad88d73481ab9b836648e2d3d345ce2eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad88d73481ab9b836648e2d3d345ce2eb">&#9670;&nbsp;</a></span>RESP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SDH_T::RESP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0834] SD Receiving Response Token Register 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">RESP1
</font><br><p> <font size="2">
Offset: 0x834  SD Receiving Response Token Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>RESPTK1</td><td><div style="word-wrap: break-word;"><b>SD Receiving Response Token 1
</b><br>
SD host controller will receive a response token for getting a reply from SD card when RIEN (SDH_CTL[1]) is set
<br>
This register contains the bit 15-8 of the response token.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sdh__reg_8h_source.html#l00780">780</a> of file <a class="el" href="sdh__reg_8h_source.html">sdh_reg.h</a>.</p>

</div>
</div>
<a id="a7623b5eb2ab683ee4b013702fac606a7" name="a7623b5eb2ab683ee4b013702fac606a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7623b5eb2ab683ee4b013702fac606a7">&#9670;&nbsp;</a></span>TOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SDH_T::TOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x083c] SD Response/Data-in Time-out Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TOUT
</font><br><p> <font size="2">
Offset: 0x83C  SD Response/Data-in Time-out Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[23:0]</td><td>TOUT</td><td><div style="word-wrap: break-word;"><b>SD Response/Data-in Time-out Value
</b><br>
A 24-bit value specifies the time-out counts of response and data input
<br>
SD host controller will wait start bit of response or data-in until this value reached
<br>
The time period depends on SD engine clock frequency
<br>
Do not write a small number into this field, or you may never get response or data due to time-out.
<br>
Note: Filling 0x0 into this field will disable hardware time-out function.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sdh__reg_8h_source.html#l00782">782</a> of file <a class="el" href="sdh__reg_8h_source.html">sdh_reg.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Project/M4/M480/temp/bsp/Library/Device/Nuvoton/M480/Include/<a class="el" href="sdh__reg_8h_source.html">sdh_reg.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Oct 14 2024 12:22:09 for M480 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
