{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669471401691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669471401691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 15:03:21 2022 " "Processing started: Sat Nov 26 15:03:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669471401691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471401691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hackathon -c hackathon " "Command: quartus_map --read_settings_files=on --write_settings_files=off hackathon -c hackathon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471401691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669471401987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669471401987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/eth_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/eth_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_fifo " "Found entity 1: eth_fifo" {  } { { "../src/eth_fifo.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/eth_fifo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/uart_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/uart_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_fifo " "Found entity 1: uart_fifo" {  } { { "../src/uart_fifo.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_fifo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/cdc_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/cdc_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cdc_pipeline " "Found entity 1: cdc_pipeline" {  } { { "../src/cdc_pipeline.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/cdc_pipeline.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/crc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/crc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crc " "Found entity 1: crc" {  } { { "../src/crc.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/crc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA mac_rx.sv(23) " "Verilog HDL Declaration information at mac_rx.sv(23): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "../src/mac_rx.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_rx.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669471407243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/mac_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/mac_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac_rx " "Found entity 1: mac_rx" {  } { { "../src/mac_rx.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_rx.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac_tx " "Found entity 1: mac_tx" {  } { { "../src/mac_tx.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/mac_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/mac_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac_wrapper " "Found entity 1: mac_wrapper" {  } { { "../src/mac_wrapper.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/reset_release.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/reset_release.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset_release " "Found entity 1: reset_release" {  } { { "../src/reset_release.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/reset_release.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/uart_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/uart_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_counter " "Found entity 1: uart_counter" {  } { { "../src/uart_counter.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data uart_rx.sv(25) " "Verilog HDL Declaration information at uart_rx.sv(25): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "../src/uart_rx.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_rx.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669471407250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../src/uart_rx.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_rx.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../src/uart_tx.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_tx.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/uart_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/uart_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wrapper " "Found entity 1: uart_wrapper" {  } { { "../src/uart_wrapper.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../src/control.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/debug_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/debug_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug_port " "Found entity 1: debug_port" {  } { { "../src/debug_port.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/debug_port.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/mhp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/mhp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mhp " "Found entity 1: mhp" {  } { { "../src/mhp.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mhp.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/task_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/task_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 task_manager " "Found entity 1: task_manager" {  } { { "../src/task_manager.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/task_manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/tb/tb_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/tb/tb_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top " "Found entity 1: tb_top" {  } { { "../src/tb/tb_top.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/tb/tb_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669471407300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_release reset_release:reset_release " "Elaborating entity \"reset_release\" for hierarchy \"reset_release:reset_release\"" {  } { { "../src/top.v" "reset_release" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471407307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wrapper uart_wrapper:uart_wrapper " "Elaborating entity \"uart_wrapper\" for hierarchy \"uart_wrapper:uart_wrapper\"" {  } { { "../src/top.v" "uart_wrapper" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471407312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_fifo uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo " "Elaborating entity \"uart_fifo\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\"" {  } { { "../src/uart_wrapper.sv" "tx_fifo" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_wrapper.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471407316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256 " "Elaborating entity \"scfifo\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\"" {  } { { "../src/uart_fifo.v" "scfifo8bx256" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_fifo.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471407471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256 " "Elaborated megafunction instantiation \"uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\"" {  } { { "../src/uart_fifo.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_fifo.v" 30 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471407476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256 " "Instantiated megafunction \"uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669471407477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669471407477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669471407477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669471407477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669471407477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669471407477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669471407477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669471407477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669471407477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669471407477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669471407477 ""}  } { { "../src/uart_fifo.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_fifo.v" 30 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669471407477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s0b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s0b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s0b1 " "Found entity 1: scfifo_s0b1" {  } { { "db/scfifo_s0b1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/scfifo_s0b1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s0b1 uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated " "Elaborating entity \"scfifo_s0b1\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/programs/quartus/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471407512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_foa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_foa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_foa1 " "Found entity 1: a_dpfifo_foa1" {  } { { "db/a_dpfifo_foa1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_dpfifo_foa1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_foa1 uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo " "Elaborating entity \"a_dpfifo_foa1\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\"" {  } { { "db/scfifo_s0b1.tdf" "dpfifo" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/scfifo_s0b1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471407522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nhn1 " "Found entity 1: altsyncram_nhn1" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_nhn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nhn1 uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram " "Elaborating entity \"altsyncram_nhn1\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\"" {  } { { "db/a_dpfifo_foa1.tdf" "FIFOram" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_dpfifo_foa1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471407562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7l8 " "Found entity 1: cmpr_7l8" {  } { { "db/cmpr_7l8.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cmpr_7l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_foa1.tdf" "almost_full_comparer" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_dpfifo_foa1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471407603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|cmpr_7l8:three_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|cmpr_7l8:three_comparison\"" {  } { { "db/a_dpfifo_foa1.tdf" "three_comparison" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_dpfifo_foa1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471407607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|cntr_i2b:rd_ptr_msb " "Elaborating entity \"cntr_i2b\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|cntr_i2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_foa1.tdf" "rd_ptr_msb" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_dpfifo_foa1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471407646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v27 " "Found entity 1: cntr_v27" {  } { { "db/cntr_v27.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cntr_v27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v27 uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|cntr_v27:usedw_counter " "Elaborating entity \"cntr_v27\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|cntr_v27:usedw_counter\"" {  } { { "db/a_dpfifo_foa1.tdf" "usedw_counter" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_dpfifo_foa1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471407685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j2b " "Found entity 1: cntr_j2b" {  } { { "db/cntr_j2b.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cntr_j2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471407724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471407724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j2b uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|cntr_j2b:wr_ptr " "Elaborating entity \"cntr_j2b\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|cntr_j2b:wr_ptr\"" {  } { { "db/a_dpfifo_foa1.tdf" "wr_ptr" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_dpfifo_foa1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471407724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_wrapper:uart_wrapper\|uart_tx:uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_tx:uart_tx\"" {  } { { "../src/uart_wrapper.sv" "uart_tx" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_wrapper.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471407729 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_tx.sv(55) " "Verilog HDL Case Statement information at uart_tx.sv(55): all case item expressions in this case statement are onehot" {  } { { "../src/uart_tx.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_tx.sv" 55 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1669471407730 "|top|uart_wrapper:uart_wrapper|uart_tx:uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_counter uart_wrapper:uart_wrapper\|uart_tx:uart_tx\|uart_counter:ctx " "Elaborating entity \"uart_counter\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_tx:uart_tx\|uart_counter:ctx\"" {  } { { "../src/uart_tx.sv" "ctx" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_tx.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471407735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_counter uart_wrapper:uart_wrapper\|uart_tx:uart_tx\|uart_counter:data_count " "Elaborating entity \"uart_counter\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_tx:uart_tx\|uart_counter:data_count\"" {  } { { "../src/uart_tx.sv" "data_count" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_tx.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471407740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_wrapper:uart_wrapper\|uart_rx:uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_rx:uart_rx\"" {  } { { "../src/uart_wrapper.sv" "uart_rx" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_wrapper.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471407744 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_rx.sv(42) " "Verilog HDL assignment warning at uart_rx.sv(42): truncated value with size 32 to match size of target (1)" {  } { { "../src/uart_rx.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_rx.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669471407744 "|top|uart_wrapper:uart_wrapper|uart_rx:uart_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdc_pipeline cdc_pipeline:reset_phy_pipe " "Elaborating entity \"cdc_pipeline\" for hierarchy \"cdc_pipeline:reset_phy_pipe\"" {  } { { "../src/top.v" "reset_phy_pipe" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/top.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471407891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_wrapper mac_wrapper:mac_wrapper " "Elaborating entity \"mac_wrapper\" for hierarchy \"mac_wrapper:mac_wrapper\"" {  } { { "../src/top.v" "mac_wrapper" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471407895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_rx mac_wrapper:mac_wrapper\|mac_rx:mac_rx " "Elaborating entity \"mac_rx\" for hierarchy \"mac_wrapper:mac_wrapper\|mac_rx:mac_rx\"" {  } { { "../src/mac_wrapper.sv" "mac_rx" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_wrapper.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471407901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mac_rx.sv(47) " "Verilog HDL assignment warning at mac_rx.sv(47): truncated value with size 32 to match size of target (1)" {  } { { "../src/mac_rx.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_rx.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669471407902 "|top|mac_wrapper:mac_wrapper|mac_rx:mac_rx"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dst_mac_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dst_mac_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1669471407912 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "etype " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"etype\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1669471407912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_fifo mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo " "Elaborating entity \"eth_fifo\" for hierarchy \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\"" {  } { { "../src/mac_wrapper.sv" "rx_fifo" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_wrapper.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471407918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048 " "Elaborating entity \"dcfifo\" for hierarchy \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\"" {  } { { "../src/eth_fifo.v" "dcfifo8bx2048" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/eth_fifo.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471408148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048 " "Elaborated megafunction instantiation \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\"" {  } { { "../src/eth_fifo.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/eth_fifo.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471408154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048 " "Instantiated megafunction \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669471408154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669471408154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669471408154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669471408154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669471408154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669471408154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669471408154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669471408154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669471408154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669471408154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669471408154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669471408154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669471408154 ""}  } { { "../src/eth_fifo.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/eth_fifo.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669471408154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_82q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_82q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_82q1 " "Found entity 1: dcfifo_82q1" {  } { { "db/dcfifo_82q1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dcfifo_82q1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471408189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471408189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_82q1 mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated " "Elaborating entity \"dcfifo_82q1\" for hierarchy \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/programs/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471408190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pv6 " "Found entity 1: a_graycounter_pv6" {  } { { "db/a_graycounter_pv6.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_graycounter_pv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471408229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471408229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pv6 mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|a_graycounter_pv6:rdptr_g1p " "Elaborating entity \"a_graycounter_pv6\" for hierarchy \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|a_graycounter_pv6:rdptr_g1p\"" {  } { { "db/dcfifo_82q1.tdf" "rdptr_g1p" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dcfifo_82q1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471408229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ldc " "Found entity 1: a_graycounter_ldc" {  } { { "db/a_graycounter_ldc.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_graycounter_ldc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471408267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471408267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ldc mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|a_graycounter_ldc:wrptr_g1p " "Elaborating entity \"a_graycounter_ldc\" for hierarchy \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|a_graycounter_ldc:wrptr_g1p\"" {  } { { "db/dcfifo_82q1.tdf" "wrptr_g1p" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dcfifo_82q1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471408268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s5d1 " "Found entity 1: altsyncram_s5d1" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_s5d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471408308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471408308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s5d1 mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|altsyncram_s5d1:fifo_ram " "Elaborating entity \"altsyncram_s5d1\" for hierarchy \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|altsyncram_s5d1:fifo_ram\"" {  } { { "db/dcfifo_82q1.tdf" "fifo_ram" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dcfifo_82q1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471408308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471408320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471408320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_82q1.tdf" "rdaclr" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dcfifo_82q1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471408321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471408330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471408330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_82q1.tdf" "rs_dgwp" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dcfifo_82q1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471408330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471408340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471408340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe14 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe14\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe14" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471408340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/alt_synch_pipe_bpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471408350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471408350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_82q1.tdf" "ws_dgrp" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dcfifo_82q1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471408351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471408360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471408360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe17 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe17\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe17" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/alt_synch_pipe_bpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471408361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b06 " "Found entity 1: cmpr_b06" {  } { { "db/cmpr_b06.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cmpr_b06.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471408400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471408400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b06 mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|cmpr_b06:rdempty_eq_comp " "Elaborating entity \"cmpr_b06\" for hierarchy \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|cmpr_b06:rdempty_eq_comp\"" {  } { { "db/dcfifo_82q1.tdf" "rdempty_eq_comp" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dcfifo_82q1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471408400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_tx mac_wrapper:mac_wrapper\|mac_tx:mac_tx " "Elaborating entity \"mac_tx\" for hierarchy \"mac_wrapper:mac_wrapper\|mac_tx:mac_tx\"" {  } { { "../src/mac_wrapper.sv" "mac_tx" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_wrapper.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471408624 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bdata mac_tx.sv(70) " "Verilog HDL or VHDL warning at mac_tx.sv(70): object \"bdata\" assigned a value but never read" {  } { { "../src/mac_tx.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669471408625 "|top|mac_wrapper:mac_wrapper|mac_tx:mac_tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bcrc mac_tx.sv(72) " "Verilog HDL or VHDL warning at mac_tx.sv(72): object \"bcrc\" assigned a value but never read" {  } { { "../src/mac_tx.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669471408625 "|top|mac_wrapper:mac_wrapper|mac_tx:mac_tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p_bits mac_tx.sv(74) " "Verilog HDL or VHDL warning at mac_tx.sv(74): object \"p_bits\" assigned a value but never read" {  } { { "../src/mac_tx.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669471408625 "|top|mac_wrapper:mac_wrapper|mac_tx:mac_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mac_tx.sv(48) " "Verilog HDL assignment warning at mac_tx.sv(48): truncated value with size 32 to match size of target (1)" {  } { { "../src/mac_tx.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669471408625 "|top|mac_wrapper:mac_wrapper|mac_tx:mac_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mac_tx.sv(129) " "Verilog HDL assignment warning at mac_tx.sv(129): truncated value with size 32 to match size of target (1)" {  } { { "../src/mac_tx.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669471408628 "|top|mac_wrapper:mac_wrapper|mac_tx:mac_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mac_tx.sv(130) " "Verilog HDL assignment warning at mac_tx.sv(130): truncated value with size 32 to match size of target (1)" {  } { { "../src/mac_tx.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669471408628 "|top|mac_wrapper:mac_wrapper|mac_tx:mac_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mac_tx.sv(134) " "Verilog HDL assignment warning at mac_tx.sv(134): truncated value with size 32 to match size of target (4)" {  } { { "../src/mac_tx.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669471408629 "|top|mac_wrapper:mac_wrapper|mac_tx:mac_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 mac_tx.sv(169) " "Verilog HDL assignment warning at mac_tx.sv(169): truncated value with size 32 to match size of target (11)" {  } { { "../src/mac_tx.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669471408629 "|top|mac_wrapper:mac_wrapper|mac_tx:mac_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mac_tx.sv(178) " "Verilog HDL assignment warning at mac_tx.sv(178): truncated value with size 32 to match size of target (4)" {  } { { "../src/mac_tx.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669471408630 "|top|mac_wrapper:mac_wrapper|mac_tx:mac_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 mac_tx.sv(220) " "Verilog HDL assignment warning at mac_tx.sv(220): truncated value with size 2 to match size of target (1)" {  } { { "../src/mac_tx.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669471408630 "|top|mac_wrapper:mac_wrapper|mac_tx:mac_tx"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_dst_mac " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_dst_mac\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1669471408638 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "header.src_mac " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"header.src_mac\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1669471408638 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "header.dst_mac " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"header.dst_mac\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1669471408638 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_dst_mac " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_dst_mac\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1669471408638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc mac_wrapper:mac_wrapper\|mac_tx:mac_tx\|crc:add_crc " "Elaborating entity \"crc\" for hierarchy \"mac_wrapper:mac_wrapper\|mac_tx:mac_tx\|crc:add_crc\"" {  } { { "../src/mac_tx.sv" "add_crc" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471408645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:main " "Elaborating entity \"control\" for hierarchy \"control:main\"" {  } { { "../src/top.v" "main" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/top.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471408661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "task_manager control:main\|task_manager:task_manager " "Elaborating entity \"task_manager\" for hierarchy \"control:main\|task_manager:task_manager\"" {  } { { "../src/control.v" "task_manager" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/control.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471408665 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state task_manager.v(15) " "Verilog HDL or VHDL warning at task_manager.v(15): object \"state\" assigned a value but never read" {  } { { "../src/task_manager.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/task_manager.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669471408665 "|top|control:main|task_manager:task_manager"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "send task_manager.v(21) " "Verilog HDL or VHDL warning at task_manager.v(21): object \"send\" assigned a value but never read" {  } { { "../src/task_manager.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/task_manager.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669471408665 "|top|control:main|task_manager:task_manager"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mhp control:main\|task_manager:task_manager\|mhp:protocol " "Elaborating entity \"mhp\" for hierarchy \"control:main\|task_manager:task_manager\|mhp:protocol\"" {  } { { "../src/task_manager.v" "protocol" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/task_manager.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471408669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug_port control:main\|debug_port:debug_port " "Elaborating entity \"debug_port\" for hierarchy \"control:main\|debug_port:debug_port\"" {  } { { "../src/control.v" "debug_port" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/control.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471408675 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state debug_port.v(27) " "Verilog HDL or VHDL warning at debug_port.v(27): object \"state\" assigned a value but never read" {  } { { "../src/debug_port.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/debug_port.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669471408675 "|top|control:main|debug_port:debug_port"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "watchdog debug_port.v(34) " "Verilog HDL or VHDL warning at debug_port.v(34): object \"watchdog\" assigned a value but never read" {  } { { "../src/debug_port.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/debug_port.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669471408675 "|top|control:main|debug_port:debug_port"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata debug_port.v(36) " "Verilog HDL or VHDL warning at debug_port.v(36): object \"wdata\" assigned a value but never read" {  } { { "../src/debug_port.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/debug_port.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669471408675 "|top|control:main|debug_port:debug_port"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wvalid debug_port.v(37) " "Verilog HDL or VHDL warning at debug_port.v(37): object \"wvalid\" assigned a value but never read" {  } { { "../src/debug_port.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/debug_port.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669471408675 "|top|control:main|debug_port:debug_port"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_rreq debug_port.v(12) " "Output port \"o_rreq\" at debug_port.v(12) has no driver" {  } { { "../src/debug_port.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/debug_port.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669471408675 "|top|control:main|debug_port:debug_port"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8b84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8b84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8b84 " "Found entity 1: altsyncram_8b84" {  } { { "db/altsyncram_8b84.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_8b84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471409943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471409943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471410060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471410060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471410117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471410117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r8i " "Found entity 1: cntr_r8i" {  } { { "db/cntr_r8i.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cntr_r8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471410191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471410191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471410231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471410231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471410283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471410283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471410347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471410347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471410402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471410402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471410442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471410442 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471410723 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1669471410797 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.11.26.15:03:32 Progress: Loading sldb28f2e50/alt_sld_fab_wrapper_hw.tcl " "2022.11.26.15:03:32 Progress: Loading sldb28f2e50/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471412888 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471414273 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471414342 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471415902 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471416012 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471416078 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471416158 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471416161 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471416162 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1669471416827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb28f2e50/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb28f2e50/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb28f2e50/alt_sld_fab.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/ip/sldb28f2e50/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471416989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471416989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471417043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471417043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471417044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471417044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471417086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471417086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471417142 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471417142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471417142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669471417185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471417185 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[0\] " "Synthesized away node \"uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_nhn1.tdf" 40 2 0 } } { "db/a_dpfifo_foa1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_dpfifo_foa1.tdf" 45 2 0 } } { "db/scfifo_s0b1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/scfifo_s0b1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/programs/quartus/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/uart_fifo.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_fifo.v" 30 0 0 } } { "../src/uart_wrapper.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_wrapper.sv" 93 0 0 } } { "../src/top.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/top.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669471417823 "|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[1\] " "Synthesized away node \"uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_nhn1.tdf" 72 2 0 } } { "db/a_dpfifo_foa1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_dpfifo_foa1.tdf" 45 2 0 } } { "db/scfifo_s0b1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/scfifo_s0b1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/programs/quartus/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/uart_fifo.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_fifo.v" 30 0 0 } } { "../src/uart_wrapper.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_wrapper.sv" 93 0 0 } } { "../src/top.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/top.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669471417823 "|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[2\] " "Synthesized away node \"uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_nhn1.tdf" 104 2 0 } } { "db/a_dpfifo_foa1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_dpfifo_foa1.tdf" 45 2 0 } } { "db/scfifo_s0b1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/scfifo_s0b1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/programs/quartus/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/uart_fifo.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_fifo.v" 30 0 0 } } { "../src/uart_wrapper.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_wrapper.sv" 93 0 0 } } { "../src/top.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/top.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669471417823 "|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[3\] " "Synthesized away node \"uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_nhn1.tdf" 136 2 0 } } { "db/a_dpfifo_foa1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_dpfifo_foa1.tdf" 45 2 0 } } { "db/scfifo_s0b1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/scfifo_s0b1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/programs/quartus/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/uart_fifo.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_fifo.v" 30 0 0 } } { "../src/uart_wrapper.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_wrapper.sv" 93 0 0 } } { "../src/top.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/top.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669471417823 "|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[4\] " "Synthesized away node \"uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_nhn1.tdf" 168 2 0 } } { "db/a_dpfifo_foa1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_dpfifo_foa1.tdf" 45 2 0 } } { "db/scfifo_s0b1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/scfifo_s0b1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/programs/quartus/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/uart_fifo.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_fifo.v" 30 0 0 } } { "../src/uart_wrapper.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_wrapper.sv" 93 0 0 } } { "../src/top.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/top.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669471417823 "|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[5\] " "Synthesized away node \"uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_nhn1.tdf" 200 2 0 } } { "db/a_dpfifo_foa1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_dpfifo_foa1.tdf" 45 2 0 } } { "db/scfifo_s0b1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/scfifo_s0b1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/programs/quartus/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/uart_fifo.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_fifo.v" 30 0 0 } } { "../src/uart_wrapper.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_wrapper.sv" 93 0 0 } } { "../src/top.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/top.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669471417823 "|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[6\] " "Synthesized away node \"uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_nhn1.tdf" 232 2 0 } } { "db/a_dpfifo_foa1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_dpfifo_foa1.tdf" 45 2 0 } } { "db/scfifo_s0b1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/scfifo_s0b1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/programs/quartus/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/uart_fifo.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_fifo.v" 30 0 0 } } { "../src/uart_wrapper.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_wrapper.sv" 93 0 0 } } { "../src/top.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/top.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669471417823 "|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[7\] " "Synthesized away node \"uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_nhn1.tdf" 264 2 0 } } { "db/a_dpfifo_foa1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_dpfifo_foa1.tdf" 45 2 0 } } { "db/scfifo_s0b1.tdf" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/scfifo_s0b1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/programs/quartus/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/uart_fifo.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_fifo.v" 30 0 0 } } { "../src/uart_wrapper.sv" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_wrapper.sv" 93 0 0 } } { "../src/top.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/top.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669471417823 "|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1669471417823 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1669471417823 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669471418376 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471418727 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "93 " "93 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669471418951 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/output_files/hackathon.map.smsg " "Generated suppressed messages file C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/output_files/hackathon.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471419113 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 53 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 53 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1669471419727 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669471419749 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669471419749 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "../src/top.v" "" { Text "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669471419922 "|top|UART_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669471419922 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1467 " "Implemented 1467 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669471419927 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669471419927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1418 " "Implemented 1418 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669471419927 ""} { "Info" "ICUT_CUT_TM_RAMS" "34 " "Implemented 34 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669471419927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669471419927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4965 " "Peak virtual memory: 4965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669471419952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 26 15:03:39 2022 " "Processing ended: Sat Nov 26 15:03:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669471419952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669471419952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669471419952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669471419952 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1669471420960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669471420961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 15:03:40 2022 " "Processing started: Sat Nov 26 15:03:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669471420961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1669471420961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hackathon -c hackathon " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hackathon -c hackathon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1669471420961 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1669471421010 ""}
{ "Info" "0" "" "Project  = hackathon" {  } {  } 0 0 "Project  = hackathon" 0 0 "Fitter" 0 0 1669471421011 ""}
{ "Info" "0" "" "Revision = hackathon" {  } {  } 0 0 "Revision = hackathon" 0 0 "Fitter" 0 0 1669471421011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1669471421141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669471421142 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hackathon 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"hackathon\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669471421157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669471421187 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669471421187 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669471421488 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669471421503 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669471421598 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1669471421624 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1669471426016 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK_50~inputCLKENA0 426 global CLKCTRL_G10 " "CLK_50~inputCLKENA0 with 426 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1669471426102 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "L1_OSC~inputCLKENA0 412 global CLKCTRL_G8 " "L1_OSC~inputCLKENA0 with 412 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1669471426102 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1669471426102 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669471426103 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669471426115 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669471426118 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669471426124 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1669471426128 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1669471426128 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669471426130 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_82q1 " "Entity dcfifo_82q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1669471426875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1669471426875 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1669471426875 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1669471426875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1669471426875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1669471426875 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1669471426875 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1669471426875 ""}
{ "Info" "ISTA_SDC_FOUND" "hackathon.sdc " "Reading SDC File: 'hackathon.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1669471426883 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1669471426902 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1669471426903 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1669471426903 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1669471426903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1669471426903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1669471426903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       CLK_50 " "  20.000       CLK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1669471426903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       L1_OSC " "  20.000       L1_OSC" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1669471426903 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1669471426903 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669471427003 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1669471427006 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669471427006 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669471427063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669471429525 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1669471429775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:23 " "Fitter placement preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669471452368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669471480458 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669471482685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669471482685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669471483762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1669471486957 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669471486957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1669471488760 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669471488760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669471488763 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.01 " "Total time spent on timing analysis during the Fitter is 3.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1669471490862 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669471490895 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669471491351 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669471491352 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669471492326 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669471496334 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/output_files/hackathon.fit.smsg " "Generated suppressed messages file C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/output_files/hackathon.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669471496636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7201 " "Peak virtual memory: 7201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669471497446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 26 15:04:57 2022 " "Processing ended: Sat Nov 26 15:04:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669471497446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669471497446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:15 " "Total CPU time (on all processors): 00:06:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669471497446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669471497446 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1669471498451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669471498451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 15:04:58 2022 " "Processing started: Sat Nov 26 15:04:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669471498451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1669471498451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hackathon -c hackathon " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hackathon -c hackathon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1669471498451 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1669471499038 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1669471503252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669471503532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 26 15:05:03 2022 " "Processing ended: Sat Nov 26 15:05:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669471503532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669471503532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669471503532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1669471503532 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1669471504143 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1669471504526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669471504526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 15:05:04 2022 " "Processing started: Sat Nov 26 15:05:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669471504526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1669471504526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hackathon -c hackathon " "Command: quartus_sta hackathon -c hackathon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1669471504526 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1669471504578 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1669471505110 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1669471505110 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669471505139 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669471505139 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_82q1 " "Entity dcfifo_82q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1669471505574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1669471505574 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1669471505574 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1669471505574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1669471505574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1669471505574 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1669471505574 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1669471505574 ""}
{ "Info" "ISTA_SDC_FOUND" "hackathon.sdc " "Reading SDC File: 'hackathon.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1669471505584 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1669471505598 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669471505943 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1669471505943 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669471505952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.693 " "Worst-case setup slack is 7.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471505990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471505990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.693               0.000 altera_reserved_tck  " "    7.693               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471505990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.605               0.000 CLK_50  " "   13.605               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471505990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.785               0.000 L1_OSC  " "   13.785               0.000 L1_OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471505990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669471505990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.313 " "Worst-case hold slack is 0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471505997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471505997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 CLK_50  " "    0.313               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471505997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 L1_OSC  " "    0.319               0.000 L1_OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471505997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 altera_reserved_tck  " "    0.540               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471505997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669471505997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.081 " "Worst-case recovery slack is 17.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471506001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471506001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.081               0.000 L1_OSC  " "   17.081               0.000 L1_OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471506001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.335               0.000 CLK_50  " "   17.335               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471506001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.013               0.000 altera_reserved_tck  " "   30.013               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471506001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669471506001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.349 " "Worst-case removal slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471506006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471506006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 CLK_50  " "    0.349               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471506006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.681               0.000 L1_OSC  " "    0.681               0.000 L1_OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471506006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.939               0.000 altera_reserved_tck  " "    0.939               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471506006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669471506006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.817 " "Worst-case minimum pulse width slack is 8.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471506008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471506008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.817               0.000 L1_OSC  " "    8.817               0.000 L1_OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471506008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.819               0.000 CLK_50  " "    8.819               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471506008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.397               0.000 altera_reserved_tck  " "   15.397               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471506008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669471506008 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 65 synchronizer chains. " "Report Metastability: Found 65 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471506023 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471506023 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 65 " "Number of Synchronizer Chains Found: 65" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471506023 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471506023 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.262 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.262" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471506023 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.647 ns " "Worst Case Available Settling Time: 32.647 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471506023 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471506023 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471506023 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471506023 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471506023 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471506023 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669471506023 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669471506026 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669471506058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669471507660 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669471508168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.787 " "Worst-case setup slack is 7.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.787               0.000 altera_reserved_tck  " "    7.787               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.564               0.000 CLK_50  " "   13.564               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.608               0.000 L1_OSC  " "   13.608               0.000 L1_OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669471508189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.258 " "Worst-case hold slack is 0.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 L1_OSC  " "    0.258               0.000 L1_OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 CLK_50  " "    0.295               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 altera_reserved_tck  " "    0.561               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669471508196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.190 " "Worst-case recovery slack is 17.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.190               0.000 L1_OSC  " "   17.190               0.000 L1_OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.520               0.000 CLK_50  " "   17.520               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.159               0.000 altera_reserved_tck  " "   30.159               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669471508200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.222 " "Worst-case removal slack is 0.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 CLK_50  " "    0.222               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.601               0.000 L1_OSC  " "    0.601               0.000 L1_OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 altera_reserved_tck  " "    0.883               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669471508204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.773 " "Worst-case minimum pulse width slack is 8.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.773               0.000 L1_OSC  " "    8.773               0.000 L1_OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.774               0.000 CLK_50  " "    8.774               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.407               0.000 altera_reserved_tck  " "   15.407               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471508206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669471508206 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 65 synchronizer chains. " "Report Metastability: Found 65 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471508222 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471508222 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 65 " "Number of Synchronizer Chains Found: 65" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471508222 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471508222 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.262 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.262" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471508222 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.564 ns " "Worst Case Available Settling Time: 32.564 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471508222 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471508222 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471508222 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471508222 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471508222 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471508222 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669471508222 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669471508225 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669471508472 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669471509426 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669471509867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.976 " "Worst-case setup slack is 11.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.976               0.000 altera_reserved_tck  " "   11.976               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.788               0.000 CLK_50  " "   16.788               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.964               0.000 L1_OSC  " "   16.964               0.000 L1_OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669471509876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.161 " "Worst-case hold slack is 0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 CLK_50  " "    0.161               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 L1_OSC  " "    0.168               0.000 L1_OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 altera_reserved_tck  " "    0.169               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669471509884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.243 " "Worst-case recovery slack is 18.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.243               0.000 L1_OSC  " "   18.243               0.000 L1_OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.430               0.000 CLK_50  " "   18.430               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.284               0.000 altera_reserved_tck  " "   31.284               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669471509888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.196 " "Worst-case removal slack is 0.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 CLK_50  " "    0.196               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 L1_OSC  " "    0.304               0.000 L1_OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 altera_reserved_tck  " "    0.378               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669471509892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.469 " "Worst-case minimum pulse width slack is 8.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.469               0.000 L1_OSC  " "    8.469               0.000 L1_OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.471               0.000 CLK_50  " "    8.471               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.196               0.000 altera_reserved_tck  " "   15.196               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471509894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669471509894 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 65 synchronizer chains. " "Report Metastability: Found 65 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471509909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471509909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 65 " "Number of Synchronizer Chains Found: 65" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471509909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471509909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.262 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.262" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471509909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.311 ns " "Worst Case Available Settling Time: 36.311 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471509909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471509909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471509909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471509909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471509909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471509909 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669471509909 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669471509912 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669471510446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.474 " "Worst-case setup slack is 12.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.474               0.000 altera_reserved_tck  " "   12.474               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.050               0.000 CLK_50  " "   17.050               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.198               0.000 L1_OSC  " "   17.198               0.000 L1_OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669471510454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.146 " "Worst-case hold slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 CLK_50  " "    0.146               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 L1_OSC  " "    0.152               0.000 L1_OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 altera_reserved_tck  " "    0.156               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669471510462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.455 " "Worst-case recovery slack is 18.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.455               0.000 L1_OSC  " "   18.455               0.000 L1_OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.626               0.000 CLK_50  " "   18.626               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.488               0.000 altera_reserved_tck  " "   31.488               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669471510465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.123 " "Worst-case removal slack is 0.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 CLK_50  " "    0.123               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 L1_OSC  " "    0.273               0.000 L1_OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 altera_reserved_tck  " "    0.332               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669471510469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.427 " "Worst-case minimum pulse width slack is 8.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.427               0.000 L1_OSC  " "    8.427               0.000 L1_OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.429               0.000 CLK_50  " "    8.429               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.213               0.000 altera_reserved_tck  " "   15.213               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669471510471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669471510471 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 65 synchronizer chains. " "Report Metastability: Found 65 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471510487 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471510487 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 65 " "Number of Synchronizer Chains Found: 65" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471510487 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471510487 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.262 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.262" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471510487 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.584 ns " "Worst Case Available Settling Time: 36.584 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471510487 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471510487 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471510487 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471510487 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471510487 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669471510487 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669471510487 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669471511560 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669471511560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5323 " "Peak virtual memory: 5323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669471511604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 26 15:05:11 2022 " "Processing ended: Sat Nov 26 15:05:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669471511604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669471511604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669471511604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669471511604 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1669471512558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669471512558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 15:05:12 2022 " "Processing started: Sat Nov 26 15:05:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669471512558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669471512558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off hackathon -c hackathon " "Command: quartus_eda --read_settings_files=off --write_settings_files=off hackathon -c hackathon" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669471512558 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1669471513259 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1669471513608 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hackathon.svo C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/simulation/modelsim/ simulation " "Generated file hackathon.svo in folder \"C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1669471513923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669471514596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 26 15:05:14 2022 " "Processing ended: Sat Nov 26 15:05:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669471514596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669471514596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669471514596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1669471514596 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus Prime Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1669471515249 ""}
