# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../detector.srcs/sources_1/ip/clk_wiz_0" \
"tb_topmodule_func_synth.v" \

sv xil_defaultlib  --include "../../../../../detector.srcs/sources_1/ip/clk_wiz_0" \
"../../../../../detector.srcs/sim_1/imports/new/tb_topmodule.sv" \

# Do not sort compile order
nosort
