--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y6.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.050ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/nuke_d2 (SLICE_X68Y34.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.125ns (Levels of Logic = 1)
  Clock Path Skew:      0.110ns (1.617 - 1.507)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y107.AQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X66Y71.D5      net (fanout=2)        1.884   system/rst/d25
    SLICE_X66Y71.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/pkt_tx
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X68Y34.CE      net (fanout=2)        1.552   system/rst/d25_d25_d_AND_3_o
    SLICE_X68Y34.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      4.125ns (0.689ns logic, 3.436ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.701ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (1.508 - 1.499)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y72.AQ      Tcko                  0.337   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X66Y71.D3      net (fanout=1)        0.460   system/rst/d25_d
    SLICE_X66Y71.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/pkt_tx
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X68Y34.CE      net (fanout=2)        1.552   system/rst/d25_d25_d_AND_3_o
    SLICE_X68Y34.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.701ns (0.689ns logic, 2.012ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X66Y34.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.984ns (Levels of Logic = 1)
  Clock Path Skew:      0.120ns (1.627 - 1.507)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y107.AQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X66Y71.D5      net (fanout=2)        1.884   system/rst/d25
    SLICE_X66Y71.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/pkt_tx
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X66Y34.CE      net (fanout=2)        1.377   system/rst/d25_d25_d_AND_3_o
    SLICE_X66Y34.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.984ns (0.723ns logic, 3.261ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.560ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (1.518 - 1.499)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y72.AQ      Tcko                  0.337   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X66Y71.D3      net (fanout=1)        0.460   system/rst/d25_d
    SLICE_X66Y71.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/pkt_tx
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X66Y34.CE      net (fanout=2)        1.377   system/rst/d25_d25_d_AND_3_o
    SLICE_X66Y34.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      2.560ns (0.723ns logic, 1.837ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/Mshreg_nuke_d2 (SLICE_X68Y34.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/Mshreg_nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.934ns (Levels of Logic = 1)
  Clock Path Skew:      0.110ns (1.617 - 1.507)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/Mshreg_nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y107.AQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X66Y71.D5      net (fanout=2)        1.884   system/rst/d25
    SLICE_X66Y71.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/pkt_tx
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X68Y34.CE      net (fanout=2)        1.552   system/rst/d25_d25_d_AND_3_o
    SLICE_X68Y34.CLK     Tceck                 0.093   system/rst/nuke_d2
                                                       system/rst/Mshreg_nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.934ns (0.498ns logic, 3.436ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/Mshreg_nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (1.508 - 1.499)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/Mshreg_nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y72.AQ      Tcko                  0.337   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X66Y71.D3      net (fanout=1)        0.460   system/rst/d25_d
    SLICE_X66Y71.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/pkt_tx
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X68Y34.CE      net (fanout=2)        1.552   system/rst/d25_d25_d_AND_3_o
    SLICE_X68Y34.CLK     Tceck                 0.093   system/rst/nuke_d2
                                                       system/rst/Mshreg_nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.510ns (0.498ns logic, 2.012ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X97Y112.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y112.DQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X97Y112.D4     net (fanout=2)        0.095   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X97Y112.CLK    Tah         (-Th)     0.057   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.041ns logic, 0.095ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X64Y107.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y107.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X64Y107.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<0>
    SLICE_X64Y107.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_4 (SLICE_X64Y108.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_4 (FF)
  Destination:          system/rst/clkdiv/cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_4 to system/rst/clkdiv/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y108.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<7>
                                                       system/rst/clkdiv/cnt_4
    SLICE_X64Y108.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<4>
    SLICE_X64Y108.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<7>
                                                       system/rst/clkdiv/cnt<4>_rt
                                                       system/rst/clkdiv/Mcount_cnt_cy<7>
                                                       system/rst/clkdiv/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y6.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13560 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.437ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int_5 (SLICE_X93Y148.C2), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.249ns (Levels of Logic = 3)
  Clock Path Skew:      -0.153ns (0.938 - 1.091)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 to system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y22.DOBDO1  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    SLICE_X89Y134.D2     net (fanout=1)        2.261   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<13>
    SLICE_X89Y134.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob61
    SLICE_X93Y148.D3     net (fanout=4)        1.243   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<5>
    SLICE_X93Y148.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Mmux_n006961
    SLICE_X93Y148.C2     net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Mmux_n00696
    SLICE_X93Y148.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Mmux_n006962
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.249ns (2.282ns logic, 3.967ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.286ns (Levels of Logic = 3)
  Clock Path Skew:      -0.135ns (0.719 - 0.854)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 to system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y26.DOBDO1  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    SLICE_X89Y134.D1     net (fanout=1)        1.298   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<21>
    SLICE_X89Y134.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob61
    SLICE_X93Y148.D3     net (fanout=4)        1.243   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<5>
    SLICE_X93Y148.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Mmux_n006961
    SLICE_X93Y148.C2     net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Mmux_n00696
    SLICE_X93Y148.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Mmux_n006962
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int_5
    -------------------------------------------------  ---------------------------
    Total                                      5.286ns (2.282ns logic, 3.004ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.086ns (Levels of Logic = 3)
  Clock Path Skew:      -0.176ns (0.719 - 0.895)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 to system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y24.DOBDO1  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    SLICE_X89Y134.D3     net (fanout=1)        1.098   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<29>
    SLICE_X89Y134.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob61
    SLICE_X93Y148.D3     net (fanout=4)        1.243   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<5>
    SLICE_X93Y148.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Mmux_n006961
    SLICE_X93Y148.C2     net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Mmux_n00696
    SLICE_X93Y148.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Mmux_n006962
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int_5
    -------------------------------------------------  ---------------------------
    Total                                      5.086ns (2.282ns logic, 2.804ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8 (SLICE_X92Y151.CIN), 288 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.064ns (Levels of Logic = 3)
  Clock Path Skew:      -0.150ns (0.941 - 1.091)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 to system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y22.DOBDO1  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    SLICE_X89Y134.D2     net (fanout=1)        2.261   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<13>
    SLICE_X89Y134.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob61
    SLICE_X92Y150.B6     net (fanout=4)        1.214   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<5>
    SLICE_X92Y150.COUT   Topcyb                0.406   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X92Y151.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X92Y151.CLK    Tcinck                0.042   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8
    -------------------------------------------------  ---------------------------
    Total                                      6.064ns (2.589ns logic, 3.475ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.932ns (Levels of Logic = 4)
  Clock Path Skew:      -0.139ns (0.722 - 0.861)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 to system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y24.DOBDO0  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    SLICE_X89Y140.A2     net (fanout=1)        2.187   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<0>
    SLICE_X89Y140.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob11
    SLICE_X92Y149.A3     net (fanout=4)        1.074   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<0>
    SLICE_X92Y149.COUT   Topcya                0.410   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<0>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X92Y150.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X92Y150.COUT   Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X92Y151.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X92Y151.CLK    Tcinck                0.042   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8
    -------------------------------------------------  ---------------------------
    Total                                      5.932ns (2.671ns logic, 3.261ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.847ns (Levels of Logic = 3)
  Clock Path Skew:      -0.150ns (0.941 - 1.091)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 to system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y22.DOBDO2  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    SLICE_X88Y133.B2     net (fanout=1)        2.101   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<14>
    SLICE_X88Y133.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob71
    SLICE_X92Y150.C4     net (fanout=4)        1.223   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<6>
    SLICE_X92Y150.COUT   Topcyc                0.340   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X92Y151.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X92Y151.CLK    Tcinck                0.042   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8
    -------------------------------------------------  ---------------------------
    Total                                      5.847ns (2.523ns logic, 3.324ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7 (SLICE_X92Y150.B6), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.046ns (Levels of Logic = 2)
  Clock Path Skew:      -0.151ns (0.940 - 1.091)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 to system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y22.DOBDO1  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    SLICE_X89Y134.D2     net (fanout=1)        2.261   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<13>
    SLICE_X89Y134.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob61
    SLICE_X92Y150.B6     net (fanout=4)        1.214   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<5>
    SLICE_X92Y150.CLK    Tas                   0.430   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7
    -------------------------------------------------  ---------------------------
    Total                                      6.046ns (2.571ns logic, 3.475ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.083ns (Levels of Logic = 2)
  Clock Path Skew:      -0.133ns (0.721 - 0.854)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 to system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y26.DOBDO1  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    SLICE_X89Y134.D1     net (fanout=1)        1.298   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<21>
    SLICE_X89Y134.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob61
    SLICE_X92Y150.B6     net (fanout=4)        1.214   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<5>
    SLICE_X92Y150.CLK    Tas                   0.430   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7
    -------------------------------------------------  ---------------------------
    Total                                      5.083ns (2.571ns logic, 2.512ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.883ns (Levels of Logic = 2)
  Clock Path Skew:      -0.174ns (0.721 - 0.895)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 to system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y24.DOBDO1  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    SLICE_X89Y134.D3     net (fanout=1)        1.098   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<29>
    SLICE_X89Y134.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob61
    SLICE_X92Y150.B6     net (fanout=4)        1.214   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<5>
    SLICE_X92Y150.CLK    Tas                   0.430   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7
    -------------------------------------------------  ---------------------------
    Total                                      4.883ns (2.571ns logic, 2.312ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_59 (SLICE_X86Y120.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_51 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.498 - 0.393)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_51 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y119.BQ     Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<54>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_51
    SLICE_X86Y120.AX     net (fanout=2)        0.104   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<51>
    SLICE_X86Y120.CLK    Tckdi       (-Th)     0.089   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<63>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_59
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.009ns logic, 0.104ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_62 (SLICE_X86Y120.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_54 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_62 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.498 - 0.393)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_54 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y119.DQ     Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<54>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_54
    SLICE_X86Y120.CX     net (fanout=2)        0.104   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<54>
    SLICE_X86Y120.CLK    Tckdi       (-Th)     0.089   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<63>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_62
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.009ns logic, 0.104ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/ipbus_out_72 (SLICE_X83Y120.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/ipbus_out_40 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/ipbus_out_72 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.496 - 0.393)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/ipbus_out_40 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/ipbus_out_72
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y119.AQ     Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/ipbus_out<43>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/ipbus_out_40
    SLICE_X83Y120.AX     net (fanout=2)        0.098   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/ipbus_out<40>
    SLICE_X83Y120.CLK    Tckdi       (-Th)     0.076   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/ipbus_out<75>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/ipbus_out_72
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.022ns logic, 0.098ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13567 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.338ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X89Y49.A6), 320 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.239ns (Levels of Logic = 6)
  Clock Path Skew:      -0.064ns (0.714 - 0.778)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y72.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X92Y81.A1      net (fanout=141)      1.126   system/mac_rx_valid<0>
    SLICE_X92Y81.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X90Y46.B1      net (fanout=538)      2.432   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X90Y46.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X90Y47.A3      net (fanout=26)       0.614   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X90Y47.COUT    Topcya                0.410   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_lut<0>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X90Y48.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X90Y48.CMUX    Tcinc                 0.258   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X89Y49.B1      net (fanout=1)        0.590   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<6>
    SLICE_X89Y49.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X89Y49.A6      net (fanout=1)        0.110   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/N01
    SLICE_X89Y49.CLK     Tas                   0.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.239ns (1.367ns logic, 4.872ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.185ns (Levels of Logic = 6)
  Clock Path Skew:      -0.064ns (0.714 - 0.778)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y72.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X92Y81.A1      net (fanout=141)      1.126   system/mac_rx_valid<0>
    SLICE_X92Y81.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X90Y46.B1      net (fanout=538)      2.432   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X90Y46.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X90Y47.A3      net (fanout=26)       0.614   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X90Y47.COUT    Topcya                0.410   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_lut<0>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X90Y48.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X90Y48.DMUX    Tcind                 0.329   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X89Y49.B3      net (fanout=1)        0.465   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<7>
    SLICE_X89Y49.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X89Y49.A6      net (fanout=1)        0.110   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/N01
    SLICE_X89Y49.CLK     Tas                   0.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.185ns (1.438ns logic, 4.747ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.155ns (Levels of Logic = 5)
  Clock Path Skew:      -0.064ns (0.714 - 0.778)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y72.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X92Y81.A1      net (fanout=141)      1.126   system/mac_rx_valid<0>
    SLICE_X92Y81.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X90Y46.B1      net (fanout=538)      2.432   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X90Y46.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X90Y48.B1      net (fanout=26)       0.653   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X90Y48.CMUX    Topbc                 0.545   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190931
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X89Y49.B1      net (fanout=1)        0.590   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<6>
    SLICE_X89Y49.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X89Y49.A6      net (fanout=1)        0.110   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/N01
    SLICE_X89Y49.CLK     Tas                   0.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.155ns (1.244ns logic, 4.911ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X89Y49.A1), 232 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.203ns (Levels of Logic = 6)
  Clock Path Skew:      -0.064ns (0.714 - 0.778)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y72.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X92Y81.A1      net (fanout=141)      1.126   system/mac_rx_valid<0>
    SLICE_X92Y81.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X90Y46.B1      net (fanout=538)      2.432   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X90Y46.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X90Y47.A3      net (fanout=26)       0.614   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X90Y47.COUT    Topcya                0.410   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_lut<0>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X90Y48.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X90Y48.COUT    Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X90Y49.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X90Y49.DMUX    Tcind                 0.329   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X89Y49.A1      net (fanout=1)        0.583   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<11>
    SLICE_X89Y49.CLK     Tas                   0.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.203ns (1.448ns logic, 4.755ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.182ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.714 - 0.778)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y72.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X92Y81.A1      net (fanout=141)      1.126   system/mac_rx_valid<0>
    SLICE_X92Y81.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X90Y46.B1      net (fanout=538)      2.432   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X90Y46.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X90Y49.A2      net (fanout=26)       0.794   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X90Y49.DMUX    Topad                 0.616   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n01901211
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X89Y49.A1      net (fanout=1)        0.583   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<11>
    SLICE_X89Y49.CLK     Tas                   0.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.182ns (1.247ns logic, 4.935ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.160ns (Levels of Logic = 5)
  Clock Path Skew:      -0.064ns (0.714 - 0.778)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y72.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X92Y81.A1      net (fanout=141)      1.126   system/mac_rx_valid<0>
    SLICE_X92Y81.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X90Y46.B1      net (fanout=538)      2.432   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X90Y46.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X90Y48.A2      net (fanout=26)       0.649   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X90Y48.COUT    Topcya                0.410   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190831
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X90Y49.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X90Y49.DMUX    Tcind                 0.329   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X89Y49.A1      net (fanout=1)        0.583   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<11>
    SLICE_X89Y49.CLK     Tas                   0.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.160ns (1.370ns logic, 4.790ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X89Y49.A2), 216 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.132ns (Levels of Logic = 6)
  Clock Path Skew:      -0.064ns (0.714 - 0.778)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y72.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X92Y81.A1      net (fanout=141)      1.126   system/mac_rx_valid<0>
    SLICE_X92Y81.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X90Y46.B1      net (fanout=538)      2.432   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X90Y46.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X90Y47.A3      net (fanout=26)       0.614   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X90Y47.COUT    Topcya                0.410   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_lut<0>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X90Y48.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X90Y48.COUT    Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X90Y49.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X90Y49.CMUX    Tcinc                 0.258   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X89Y49.A2      net (fanout=1)        0.583   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<10>
    SLICE_X89Y49.CLK     Tas                   0.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.132ns (1.377ns logic, 4.755ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.105ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.714 - 0.778)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y72.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X92Y81.A1      net (fanout=141)      1.126   system/mac_rx_valid<0>
    SLICE_X92Y81.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X90Y46.B1      net (fanout=538)      2.432   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X90Y46.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X90Y49.A2      net (fanout=26)       0.794   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X90Y49.CMUX    Topac                 0.539   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n01901211
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X89Y49.A2      net (fanout=1)        0.583   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<10>
    SLICE_X89Y49.CLK     Tas                   0.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.105ns (1.170ns logic, 4.935ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.089ns (Levels of Logic = 5)
  Clock Path Skew:      -0.064ns (0.714 - 0.778)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y72.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X92Y81.A1      net (fanout=141)      1.126   system/mac_rx_valid<0>
    SLICE_X92Y81.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X90Y46.B1      net (fanout=538)      2.432   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X90Y46.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X90Y48.A2      net (fanout=26)       0.649   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X90Y48.COUT    Topcya                0.410   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190831
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X90Y49.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X90Y49.CMUX    Tcinc                 0.258   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X89Y49.A2      net (fanout=1)        0.583   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<10>
    SLICE_X89Y49.CLK     Tas                   0.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.089ns (1.299ns logic, 4.790ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.365 - 0.328)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X96Y87.BQ             Tcko                  0.115   system/amc_p0_en.amc_p0_eth/basex/rxrundisp_r
                                                              system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACRXDISPERR net (fanout=1)        0.267   system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                              system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.060ns (-0.207ns logic, 0.267ns route)
                                                              (-345.0% logic, 445.0% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y10.DIADI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_4 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.183ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.468 - 0.316)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_4 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y52.AQ         Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_4
    RAMB36_X5Y10.DIADI4     net (fanout=1)        0.266   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<4>
    RAMB36_X5Y10.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.183ns (-0.083ns logic, 0.266ns route)
                                                          (-45.4% logic, 145.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.CLIENTEMACTXD1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.978 - 0.942)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_1 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                           Delay type         Delay(ns)  Physical Resource
                                                                     Logical Resource(s)
    ---------------------------------------------------------------  -------------------
    SLICE_X98Y68.BQ                    Tcko                  0.270   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data<3>
                                                                     system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_1
    TEMAC_X0Y0.CLIENTEMACTXD1          net (fanout=2)        0.785   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data<1>
    TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN Tmacckd_TXD (-Th)     0.988   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                     system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    ---------------------------------------------------------------  ---------------------------
    Total                                                    0.067ns (-0.718ns logic, 0.785ns route)
                                                                     (-1071.6% logic, 1171.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.765ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (1.494 - 1.467)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y67.BQ      Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y53.A1      net (fanout=22)       1.090   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y53.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        0.952   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      2.765ns (0.723ns logic, 2.042ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.717ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (1.494 - 1.467)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y67.BMUX    Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y53.A4      net (fanout=23)       0.959   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y53.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        0.952   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      2.717ns (0.806ns logic, 1.911ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_17 (SLICE_X29Y68.B2), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.timer_5 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.693ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.089 - 0.106)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.timer_5 to system/cdce_synch/cdce_control.timer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y65.BQ      Tcko                  0.337   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_5
    SLICE_X28Y65.B2      net (fanout=3)        0.616   system/cdce_synch/cdce_control.timer_5
    SLICE_X28Y65.COUT    Topcyb                0.406   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<7>
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_lut<5>_INV_0
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<7>
    SLICE_X28Y66.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<7>
    SLICE_X28Y66.COUT    Tbyp                  0.078   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<11>
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<11>
    SLICE_X28Y67.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<11>
    SLICE_X28Y67.COUT    Tbyp                  0.078   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<15>
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<15>
    SLICE_X28Y68.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<15>
    SLICE_X28Y68.BMUX    Tcinb                 0.276   system/cdce_synch/GND_464_o_GND_464_o_sub_6_OUT<19>
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_xor<19>
    SLICE_X29Y68.B2      net (fanout=1)        0.832   system/cdce_synch/GND_464_o_GND_464_o_sub_6_OUT<17>
    SLICE_X29Y68.CLK     Tas                   0.070   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT91
                                                       system/cdce_synch/cdce_control.timer_17
    -------------------------------------------------  ---------------------------
    Total                                      2.693ns (1.245ns logic, 1.448ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.timer_9 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.615ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.089 - 0.107)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.timer_9 to system/cdce_synch/cdce_control.timer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y66.BQ      Tcko                  0.337   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_9
    SLICE_X28Y66.B2      net (fanout=3)        0.616   system/cdce_synch/cdce_control.timer_9
    SLICE_X28Y66.COUT    Topcyb                0.406   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<11>
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_lut<9>_INV_0
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<11>
    SLICE_X28Y67.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<11>
    SLICE_X28Y67.COUT    Tbyp                  0.078   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<15>
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<15>
    SLICE_X28Y68.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<15>
    SLICE_X28Y68.BMUX    Tcinb                 0.276   system/cdce_synch/GND_464_o_GND_464_o_sub_6_OUT<19>
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_xor<19>
    SLICE_X29Y68.B2      net (fanout=1)        0.832   system/cdce_synch/GND_464_o_GND_464_o_sub_6_OUT<17>
    SLICE_X29Y68.CLK     Tas                   0.070   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT91
                                                       system/cdce_synch/cdce_control.timer_17
    -------------------------------------------------  ---------------------------
    Total                                      2.615ns (1.167ns logic, 1.448ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.timer_1 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.557ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.089 - 0.103)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.timer_1 to system/cdce_synch/cdce_control.timer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y63.BQ      Tcko                  0.337   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_1
    SLICE_X28Y64.B4      net (fanout=3)        0.402   system/cdce_synch/cdce_control.timer_1
    SLICE_X28Y64.COUT    Topcyb                0.406   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<3>
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_lut<1>_INV_0
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<3>
    SLICE_X28Y65.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<3>
    SLICE_X28Y65.COUT    Tbyp                  0.078   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<7>
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<7>
    SLICE_X28Y66.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<7>
    SLICE_X28Y66.COUT    Tbyp                  0.078   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<11>
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<11>
    SLICE_X28Y67.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<11>
    SLICE_X28Y67.COUT    Tbyp                  0.078   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<15>
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<15>
    SLICE_X28Y68.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<15>
    SLICE_X28Y68.BMUX    Tcinb                 0.276   system/cdce_synch/GND_464_o_GND_464_o_sub_6_OUT<19>
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_xor<19>
    SLICE_X29Y68.B2      net (fanout=1)        0.832   system/cdce_synch/GND_464_o_GND_464_o_sub_6_OUT<17>
    SLICE_X29Y68.CLK     Tas                   0.070   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT91
                                                       system/cdce_synch/cdce_control.timer_17
    -------------------------------------------------  ---------------------------
    Total                                      2.557ns (1.323ns logic, 1.234ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_13 (SLICE_X29Y67.B1), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.timer_5 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.507ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.088 - 0.106)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.timer_5 to system/cdce_synch/cdce_control.timer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y65.BQ      Tcko                  0.337   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_5
    SLICE_X28Y65.B2      net (fanout=3)        0.616   system/cdce_synch/cdce_control.timer_5
    SLICE_X28Y65.COUT    Topcyb                0.406   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<7>
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_lut<5>_INV_0
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<7>
    SLICE_X28Y66.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<7>
    SLICE_X28Y66.COUT    Tbyp                  0.078   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<11>
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<11>
    SLICE_X28Y67.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<11>
    SLICE_X28Y67.BMUX    Tcinb                 0.276   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<15>
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<15>
    SLICE_X29Y67.B1      net (fanout=1)        0.724   system/cdce_synch/GND_464_o_GND_464_o_sub_6_OUT<13>
    SLICE_X29Y67.CLK     Tas                   0.070   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT51
                                                       system/cdce_synch/cdce_control.timer_13
    -------------------------------------------------  ---------------------------
    Total                                      2.507ns (1.167ns logic, 1.340ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.timer_9 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.429ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.088 - 0.107)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.timer_9 to system/cdce_synch/cdce_control.timer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y66.BQ      Tcko                  0.337   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_9
    SLICE_X28Y66.B2      net (fanout=3)        0.616   system/cdce_synch/cdce_control.timer_9
    SLICE_X28Y66.COUT    Topcyb                0.406   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<11>
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_lut<9>_INV_0
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<11>
    SLICE_X28Y67.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<11>
    SLICE_X28Y67.BMUX    Tcinb                 0.276   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<15>
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<15>
    SLICE_X29Y67.B1      net (fanout=1)        0.724   system/cdce_synch/GND_464_o_GND_464_o_sub_6_OUT<13>
    SLICE_X29Y67.CLK     Tas                   0.070   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT51
                                                       system/cdce_synch/cdce_control.timer_13
    -------------------------------------------------  ---------------------------
    Total                                      2.429ns (1.089ns logic, 1.340ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.timer_1 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.371ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.088 - 0.103)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.timer_1 to system/cdce_synch/cdce_control.timer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y63.BQ      Tcko                  0.337   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_1
    SLICE_X28Y64.B4      net (fanout=3)        0.402   system/cdce_synch/cdce_control.timer_1
    SLICE_X28Y64.COUT    Topcyb                0.406   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<3>
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_lut<1>_INV_0
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<3>
    SLICE_X28Y65.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<3>
    SLICE_X28Y65.COUT    Tbyp                  0.078   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<7>
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<7>
    SLICE_X28Y66.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<7>
    SLICE_X28Y66.COUT    Tbyp                  0.078   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<11>
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<11>
    SLICE_X28Y67.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<11>
    SLICE_X28Y67.BMUX    Tcinb                 0.276   system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<15>
                                                       system/cdce_synch/Msub_GND_464_o_GND_464_o_sub_6_OUT<19:0>_cy<15>
    SLICE_X29Y67.B1      net (fanout=1)        0.724   system/cdce_synch/GND_464_o_GND_464_o_sub_6_OUT<13>
    SLICE_X29Y67.CLK     Tas                   0.070   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT51
                                                       system/cdce_synch/cdce_control.timer_13
    -------------------------------------------------  ---------------------------
    Total                                      2.371ns (1.245ns logic, 1.126ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_2 (SLICE_X29Y63.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_2 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y63.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_2
    SLICE_X29Y63.C5      net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_2
    SLICE_X29Y63.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_0 (SLICE_X29Y63.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_0 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_0 to system/cdce_synch/cdce_control.timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y63.AQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_0
    SLICE_X29Y63.A5      net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_0
    SLICE_X29Y63.CLK     Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT12
                                                       system/cdce_synch/cdce_control.timer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_8 (SLICE_X29Y66.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_8 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_8 to system/cdce_synch/cdce_control.timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y66.AQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_8
    SLICE_X29Y66.A5      net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_8
    SLICE_X29Y66.CLK     Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT191
                                                       system/cdce_synch/cdce_control.timer_8
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.043ns logic, 0.070ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0521<0>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X35Y52.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Location pin: RAMB36_X4Y24.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Location pin: RAMB36_X4Y8.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2/CLKARDCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2/CLKARDCLKL
  Location pin: RAMB36_X4Y25.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0522<0>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X48Y42.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1676 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.590ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_30 (SLICE_X58Y90.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.209ns (Levels of Logic = 9)
  Clock Path Skew:      -0.176ns (2.972 - 3.148)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/sram2_if/sramInterface/DATA_O_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.BQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X45Y57.C1      net (fanout=35)       2.476   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X45Y57.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X59Y80.A2      net (fanout=2561)     2.190   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X59Y80.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y80.B1      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X58Y80.B       Tilo                  0.068   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y80.C2      net (fanout=39)       0.623   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y80.CMUX    Tilo                  0.191   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y78.B4      net (fanout=1)        0.753   system/ipb_fabric/N36
    SLICE_X54Y78.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.C2      net (fanout=33)       0.599   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X40Y79.B1      net (fanout=4)        0.932   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X40Y79.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y79.A5      net (fanout=7)        0.314   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y79.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1983_o11
    SLICE_X38Y86.A5      net (fanout=7)        0.719   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1983_o
    SLICE_X38Y86.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X58Y90.SR      net (fanout=15)       1.419   system/sram2_if/sramInterface/_n0147
    SLICE_X58Y90.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<29>
                                                       system/sram2_if/sramInterface/DATA_O_30
    -------------------------------------------------  ---------------------------
    Total                                     12.209ns (1.722ns logic, 10.487ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.857ns (Levels of Logic = 9)
  Clock Path Skew:      -0.305ns (2.972 - 3.277)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y78.CQ      Tcko                  0.381   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X45Y57.C2      net (fanout=69)       2.080   system/ipb_arb/src<0>
    SLICE_X45Y57.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X59Y80.A2      net (fanout=2561)     2.190   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X59Y80.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y80.B1      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X58Y80.B       Tilo                  0.068   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y80.C2      net (fanout=39)       0.623   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y80.CMUX    Tilo                  0.191   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y78.B4      net (fanout=1)        0.753   system/ipb_fabric/N36
    SLICE_X54Y78.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.C2      net (fanout=33)       0.599   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X40Y79.B1      net (fanout=4)        0.932   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X40Y79.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y79.A5      net (fanout=7)        0.314   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y79.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1983_o11
    SLICE_X38Y86.A5      net (fanout=7)        0.719   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1983_o
    SLICE_X38Y86.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X58Y90.SR      net (fanout=15)       1.419   system/sram2_if/sramInterface/_n0147
    SLICE_X58Y90.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<29>
                                                       system/sram2_if/sramInterface/DATA_O_30
    -------------------------------------------------  ---------------------------
    Total                                     11.857ns (1.766ns logic, 10.091ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.510ns (Levels of Logic = 9)
  Clock Path Skew:      -0.305ns (2.972 - 3.277)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y78.CQ      Tcko                  0.381   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X45Y57.A3      net (fanout=69)       1.960   system/ipb_arb/src<0>
    SLICE_X45Y57.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X59Y80.A5      net (fanout=2561)     1.963   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X59Y80.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y80.B1      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X58Y80.B       Tilo                  0.068   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y80.C2      net (fanout=39)       0.623   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y80.CMUX    Tilo                  0.191   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y78.B4      net (fanout=1)        0.753   system/ipb_fabric/N36
    SLICE_X54Y78.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.C2      net (fanout=33)       0.599   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X40Y79.B1      net (fanout=4)        0.932   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X40Y79.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y79.A5      net (fanout=7)        0.314   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y79.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1983_o11
    SLICE_X38Y86.A5      net (fanout=7)        0.719   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1983_o
    SLICE_X38Y86.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X58Y90.SR      net (fanout=15)       1.419   system/sram2_if/sramInterface/_n0147
    SLICE_X58Y90.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<29>
                                                       system/sram2_if/sramInterface/DATA_O_30
    -------------------------------------------------  ---------------------------
    Total                                     11.510ns (1.766ns logic, 9.744ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_29 (SLICE_X58Y90.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_29 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.209ns (Levels of Logic = 9)
  Clock Path Skew:      -0.176ns (2.972 - 3.148)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/sram2_if/sramInterface/DATA_O_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.BQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X45Y57.C1      net (fanout=35)       2.476   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X45Y57.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X59Y80.A2      net (fanout=2561)     2.190   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X59Y80.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y80.B1      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X58Y80.B       Tilo                  0.068   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y80.C2      net (fanout=39)       0.623   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y80.CMUX    Tilo                  0.191   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y78.B4      net (fanout=1)        0.753   system/ipb_fabric/N36
    SLICE_X54Y78.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.C2      net (fanout=33)       0.599   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X40Y79.B1      net (fanout=4)        0.932   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X40Y79.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y79.A5      net (fanout=7)        0.314   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y79.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1983_o11
    SLICE_X38Y86.A5      net (fanout=7)        0.719   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1983_o
    SLICE_X38Y86.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X58Y90.SR      net (fanout=15)       1.419   system/sram2_if/sramInterface/_n0147
    SLICE_X58Y90.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<29>
                                                       system/sram2_if/sramInterface/DATA_O_29
    -------------------------------------------------  ---------------------------
    Total                                     12.209ns (1.722ns logic, 10.487ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_29 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.857ns (Levels of Logic = 9)
  Clock Path Skew:      -0.305ns (2.972 - 3.277)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y78.CQ      Tcko                  0.381   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X45Y57.C2      net (fanout=69)       2.080   system/ipb_arb/src<0>
    SLICE_X45Y57.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X59Y80.A2      net (fanout=2561)     2.190   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X59Y80.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y80.B1      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X58Y80.B       Tilo                  0.068   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y80.C2      net (fanout=39)       0.623   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y80.CMUX    Tilo                  0.191   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y78.B4      net (fanout=1)        0.753   system/ipb_fabric/N36
    SLICE_X54Y78.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.C2      net (fanout=33)       0.599   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X40Y79.B1      net (fanout=4)        0.932   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X40Y79.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y79.A5      net (fanout=7)        0.314   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y79.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1983_o11
    SLICE_X38Y86.A5      net (fanout=7)        0.719   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1983_o
    SLICE_X38Y86.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X58Y90.SR      net (fanout=15)       1.419   system/sram2_if/sramInterface/_n0147
    SLICE_X58Y90.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<29>
                                                       system/sram2_if/sramInterface/DATA_O_29
    -------------------------------------------------  ---------------------------
    Total                                     11.857ns (1.766ns logic, 10.091ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_29 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.510ns (Levels of Logic = 9)
  Clock Path Skew:      -0.305ns (2.972 - 3.277)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y78.CQ      Tcko                  0.381   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X45Y57.A3      net (fanout=69)       1.960   system/ipb_arb/src<0>
    SLICE_X45Y57.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X59Y80.A5      net (fanout=2561)     1.963   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X59Y80.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y80.B1      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X58Y80.B       Tilo                  0.068   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y80.C2      net (fanout=39)       0.623   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y80.CMUX    Tilo                  0.191   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y78.B4      net (fanout=1)        0.753   system/ipb_fabric/N36
    SLICE_X54Y78.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.C2      net (fanout=33)       0.599   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X40Y79.B1      net (fanout=4)        0.932   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X40Y79.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y79.A5      net (fanout=7)        0.314   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y79.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1983_o11
    SLICE_X38Y86.A5      net (fanout=7)        0.719   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1983_o
    SLICE_X38Y86.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X58Y90.SR      net (fanout=15)       1.419   system/sram2_if/sramInterface/_n0147
    SLICE_X58Y90.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<29>
                                                       system/sram2_if/sramInterface/DATA_O_29
    -------------------------------------------------  ---------------------------
    Total                                     11.510ns (1.766ns logic, 9.744ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (SLICE_X53Y39.SR), 508 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.709ns (Levels of Logic = 7)
  Clock Path Skew:      -1.536ns (1.612 - 3.148)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.BQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X45Y57.C1      net (fanout=35)       2.476   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X45Y57.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X59Y80.A2      net (fanout=2561)     2.190   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X59Y80.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y80.B1      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X58Y80.B       Tilo                  0.068   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y80.C2      net (fanout=39)       0.623   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y80.CMUX    Tilo                  0.191   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y78.B4      net (fanout=1)        0.753   system/ipb_fabric/N36
    SLICE_X54Y78.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.C2      net (fanout=33)       0.599   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X52Y45.B5      net (fanout=4)        1.669   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X52Y45.B       Tilo                  0.068   system/sram1_if/bist/addr_r<19>
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X53Y39.SR      net (fanout=1)        0.488   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X53Y39.CLK     Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     10.709ns (1.449ns logic, 9.260ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.357ns (Levels of Logic = 7)
  Clock Path Skew:      -1.665ns (1.612 - 3.277)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y78.CQ      Tcko                  0.381   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X45Y57.C2      net (fanout=69)       2.080   system/ipb_arb/src<0>
    SLICE_X45Y57.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X59Y80.A2      net (fanout=2561)     2.190   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X59Y80.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y80.B1      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X58Y80.B       Tilo                  0.068   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y80.C2      net (fanout=39)       0.623   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y80.CMUX    Tilo                  0.191   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y78.B4      net (fanout=1)        0.753   system/ipb_fabric/N36
    SLICE_X54Y78.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.C2      net (fanout=33)       0.599   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X52Y45.B5      net (fanout=4)        1.669   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X52Y45.B       Tilo                  0.068   system/sram1_if/bist/addr_r<19>
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X53Y39.SR      net (fanout=1)        0.488   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X53Y39.CLK     Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     10.357ns (1.493ns logic, 8.864ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.010ns (Levels of Logic = 7)
  Clock Path Skew:      -1.665ns (1.612 - 3.277)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y78.CQ      Tcko                  0.381   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X45Y57.A3      net (fanout=69)       1.960   system/ipb_arb/src<0>
    SLICE_X45Y57.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X59Y80.A5      net (fanout=2561)     1.963   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X59Y80.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y80.B1      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X58Y80.B       Tilo                  0.068   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y80.C2      net (fanout=39)       0.623   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y80.CMUX    Tilo                  0.191   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y78.B4      net (fanout=1)        0.753   system/ipb_fabric/N36
    SLICE_X54Y78.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.C2      net (fanout=33)       0.599   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X52Y45.B5      net (fanout=4)        1.669   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X52Y45.B       Tilo                  0.068   system/sram1_if/bist/addr_r<19>
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X53Y39.SR      net (fanout=1)        0.488   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X53Y39.CLK     Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     10.010ns (1.493ns logic, 8.517ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_15 (SLICE_X60Y79.D3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.311ns (Levels of Logic = 2)
  Clock Path Skew:      0.094ns (1.489 - 1.395)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15 to system/sram2_if/sramInterface/ADDR_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y77.DQ      Tcko                  0.098   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15
    SLICE_X60Y79.C5      net (fanout=2)        0.121   system/ipb_from_masters[0]_ipb_addr<15>
    SLICE_X60Y79.C       Tilo                  0.034   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X60Y79.D3      net (fanout=6)        0.135   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X60Y79.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O71
                                                       system/sram2_if/sramInterface/ADDR_O_15
    -------------------------------------------------  ---------------------------
    Total                                      0.311ns (0.055ns logic, 0.256ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 2)
  Clock Path Skew:      0.094ns (1.489 - 1.395)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y78.BQ      Tcko                  0.115   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_1
    SLICE_X60Y79.C4      net (fanout=68)       0.175   system/ipb_arb/src<1>
    SLICE_X60Y79.C       Tilo                  0.034   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X60Y79.D3      net (fanout=6)        0.135   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X60Y79.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O71
                                                       system/sram2_if/sramInterface/ADDR_O_15
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.072ns logic, 0.310ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.159ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 2)
  Clock Path Skew:      0.094ns (1.489 - 1.395)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y78.CQ      Tcko                  0.115   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X60Y79.C1      net (fanout=69)       0.251   system/ipb_arb/src<0>
    SLICE_X60Y79.C       Tilo                  0.034   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X60Y79.D3      net (fanout=6)        0.135   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X60Y79.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O71
                                                       system/sram2_if/sramInterface/ADDR_O_15
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.072ns logic, 0.386ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_16 (SLICE_X56Y78.B3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.319ns (Levels of Logic = 2)
  Clock Path Skew:      0.094ns (1.489 - 1.395)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16 to system/sram2_if/sramInterface/ADDR_O_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y78.AQ      Tcko                  0.098   system/ipb_from_masters[0]_ipb_addr<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16
    SLICE_X56Y78.A5      net (fanout=2)        0.124   system/ipb_from_masters[0]_ipb_addr<16>
    SLICE_X56Y78.A       Tilo                  0.034   system/sram_w[2]_addr<17>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X56Y78.B3      net (fanout=6)        0.140   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X56Y78.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<17>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O81
                                                       system/sram2_if/sramInterface/ADDR_O_16
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (0.055ns logic, 0.264ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 2)
  Clock Path Skew:      0.094ns (1.489 - 1.395)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y78.CQ      Tcko                  0.115   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X56Y78.A6      net (fanout=69)       0.174   system/ipb_arb/src<0>
    SLICE_X56Y78.A       Tilo                  0.034   system/sram_w[2]_addr<17>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X56Y78.B3      net (fanout=6)        0.140   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X56Y78.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<17>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O81
                                                       system/sram2_if/sramInterface/ADDR_O_16
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.072ns logic, 0.314ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 2)
  Clock Path Skew:      0.094ns (1.489 - 1.395)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y78.BQ      Tcko                  0.115   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_1
    SLICE_X56Y78.A3      net (fanout=68)       0.203   system/ipb_arb/src<1>
    SLICE_X56Y78.A       Tilo                  0.034   system/sram_w[2]_addr<17>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X56Y78.B3      net (fanout=6)        0.140   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X56Y78.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<17>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O81
                                                       system/sram2_if/sramInterface/ADDR_O_16
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.072ns logic, 0.343ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_14 (SLICE_X60Y79.B4), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.327ns (Levels of Logic = 2)
  Clock Path Skew:      0.094ns (1.489 - 1.395)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14 to system/sram2_if/sramInterface/ADDR_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y77.CQ      Tcko                  0.098   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14
    SLICE_X60Y79.A6      net (fanout=2)        0.098   system/ipb_from_masters[0]_ipb_addr<14>
    SLICE_X60Y79.A       Tilo                  0.034   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X60Y79.B4      net (fanout=6)        0.174   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X60Y79.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O61
                                                       system/sram2_if/sramInterface/ADDR_O_14
    -------------------------------------------------  ---------------------------
    Total                                      0.327ns (0.055ns logic, 0.272ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 2)
  Clock Path Skew:      0.094ns (1.489 - 1.395)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y78.CQ      Tcko                  0.115   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X60Y79.A5      net (fanout=69)       0.148   system/ipb_arb/src<0>
    SLICE_X60Y79.A       Tilo                  0.034   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X60Y79.B4      net (fanout=6)        0.174   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X60Y79.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O61
                                                       system/sram2_if/sramInterface/ADDR_O_14
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.072ns logic, 0.322ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.191ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 2)
  Clock Path Skew:      0.094ns (1.489 - 1.395)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y78.BQ      Tcko                  0.115   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_1
    SLICE_X60Y79.A2      net (fanout=68)       0.244   system/ipb_arb/src<1>
    SLICE_X60Y79.A       Tilo                  0.034   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X60Y79.B4      net (fanout=6)        0.174   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X60Y79.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O61
                                                       system/sram2_if/sramInterface/ADDR_O_14
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.072ns logic, 0.418ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0521<0>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X35Y52.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 732084 paths analyzed, 28585 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  27.757ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X5Y25.DIADI2), 2600 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      27.660ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (1.488 - 1.500)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y83.BQ         Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X45Y57.C1         net (fanout=35)       2.476   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X45Y57.C          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X86Y197.C2        net (fanout=2561)    10.177   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X86Y197.BMUX      Topcb                 0.417   usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f818
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_15113
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_14_f7_17
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f8_17
    SLICE_X36Y154.D3        net (fanout=1)        4.055   usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f818
    SLICE_X36Y154.BMUX      Topdb                 0.414   user_ipb_miso[0]_ipb_rdata<26>
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_618
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_4_f7_17
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_17
    SLICE_X42Y114.A5        net (fanout=1)        2.299   user_ipb_miso[0]_ipb_rdata<26>
    SLICE_X42Y114.A         Tilo                  0.068   usr/glib_registers_wbus_data<233><15>
                                                          system/ipb_usr_fabric/mux_rdata<0><26>1
    SLICE_X57Y95.A5         net (fanout=1)        1.303   system/ipb_from_slaves[5]_ipb_rdata<26>
    SLICE_X57Y95.A          Tilo                  0.068   system/sram2_if/data_from_bist<11>
                                                          system/ipb_fabric/mux_rdata<0><26>_SW0
    SLICE_X62Y89.D2         net (fanout=1)        1.050   system/ipb_fabric/N22
    SLICE_X62Y89.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<26>
                                                          system/ipb_fabric/mux_rdata<0><26>
    SLICE_X70Y96.B2         net (fanout=3)        1.318   system/ipb_from_fabric_ipb_rdata<26>
    SLICE_X70Y96.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10181
    SLICE_X70Y96.A6         net (fanout=1)        0.124   system/phy_en.phy_ipb_ctrl/trans/tx_data<26>
    SLICE_X70Y96.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata611
    RAMB36_X5Y25.DIADI2     net (fanout=1)        2.575   system/phy_en.phy_ipb_ctrl/trans_out_wdata<26>
    RAMB36_X5Y25.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        27.660ns (2.283ns logic, 25.377ns route)
                                                          (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      27.631ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (1.488 - 1.500)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y83.BQ         Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X45Y57.C1         net (fanout=35)       2.476   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X45Y57.C          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X86Y197.B1        net (fanout=2561)    10.173   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X86Y197.BMUX      Topbb                 0.392   usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f818
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_15112
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_13_f7_93
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f8_17
    SLICE_X36Y154.D3        net (fanout=1)        4.055   usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f818
    SLICE_X36Y154.BMUX      Topdb                 0.414   user_ipb_miso[0]_ipb_rdata<26>
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_618
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_4_f7_17
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_17
    SLICE_X42Y114.A5        net (fanout=1)        2.299   user_ipb_miso[0]_ipb_rdata<26>
    SLICE_X42Y114.A         Tilo                  0.068   usr/glib_registers_wbus_data<233><15>
                                                          system/ipb_usr_fabric/mux_rdata<0><26>1
    SLICE_X57Y95.A5         net (fanout=1)        1.303   system/ipb_from_slaves[5]_ipb_rdata<26>
    SLICE_X57Y95.A          Tilo                  0.068   system/sram2_if/data_from_bist<11>
                                                          system/ipb_fabric/mux_rdata<0><26>_SW0
    SLICE_X62Y89.D2         net (fanout=1)        1.050   system/ipb_fabric/N22
    SLICE_X62Y89.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<26>
                                                          system/ipb_fabric/mux_rdata<0><26>
    SLICE_X70Y96.B2         net (fanout=3)        1.318   system/ipb_from_fabric_ipb_rdata<26>
    SLICE_X70Y96.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10181
    SLICE_X70Y96.A6         net (fanout=1)        0.124   system/phy_en.phy_ipb_ctrl/trans/tx_data<26>
    SLICE_X70Y96.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata611
    RAMB36_X5Y25.DIADI2     net (fanout=1)        2.575   system/phy_en.phy_ipb_ctrl/trans_out_wdata<26>
    RAMB36_X5Y25.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        27.631ns (2.258ns logic, 25.373ns route)
                                                          (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      27.630ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (1.488 - 1.500)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y83.BQ         Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X45Y57.C1         net (fanout=35)       2.476   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X45Y57.C          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X86Y197.A2        net (fanout=2561)    10.169   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X86Y197.BMUX      Topab                 0.395   usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f818
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_14284
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_13_f7_93
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f8_17
    SLICE_X36Y154.D3        net (fanout=1)        4.055   usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f818
    SLICE_X36Y154.BMUX      Topdb                 0.414   user_ipb_miso[0]_ipb_rdata<26>
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_618
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_4_f7_17
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_17
    SLICE_X42Y114.A5        net (fanout=1)        2.299   user_ipb_miso[0]_ipb_rdata<26>
    SLICE_X42Y114.A         Tilo                  0.068   usr/glib_registers_wbus_data<233><15>
                                                          system/ipb_usr_fabric/mux_rdata<0><26>1
    SLICE_X57Y95.A5         net (fanout=1)        1.303   system/ipb_from_slaves[5]_ipb_rdata<26>
    SLICE_X57Y95.A          Tilo                  0.068   system/sram2_if/data_from_bist<11>
                                                          system/ipb_fabric/mux_rdata<0><26>_SW0
    SLICE_X62Y89.D2         net (fanout=1)        1.050   system/ipb_fabric/N22
    SLICE_X62Y89.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<26>
                                                          system/ipb_fabric/mux_rdata<0><26>
    SLICE_X70Y96.B2         net (fanout=3)        1.318   system/ipb_from_fabric_ipb_rdata<26>
    SLICE_X70Y96.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10181
    SLICE_X70Y96.A6         net (fanout=1)        0.124   system/phy_en.phy_ipb_ctrl/trans/tx_data<26>
    SLICE_X70Y96.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata611
    RAMB36_X5Y25.DIADI2     net (fanout=1)        2.575   system/phy_en.phy_ipb_ctrl/trans_out_wdata<26>
    RAMB36_X5Y25.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        27.630ns (2.261ns logic, 25.369ns route)
                                                          (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X4Y9.DIADI2), 2600 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      26.943ns (Levels of Logic = 8)
  Clock Path Skew:      0.108ns (1.608 - 1.500)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X65Y83.BQ        Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                         system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X45Y57.C1        net (fanout=35)       2.476   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X45Y57.C         Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                         system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X86Y197.C2       net (fanout=2561)    10.177   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X86Y197.BMUX     Topcb                 0.417   usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f818
                                                         usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_15113
                                                         usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_14_f7_17
                                                         usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f8_17
    SLICE_X36Y154.D3       net (fanout=1)        4.055   usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f818
    SLICE_X36Y154.BMUX     Topdb                 0.414   user_ipb_miso[0]_ipb_rdata<26>
                                                         usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_618
                                                         usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_4_f7_17
                                                         usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_17
    SLICE_X42Y114.A5       net (fanout=1)        2.299   user_ipb_miso[0]_ipb_rdata<26>
    SLICE_X42Y114.A        Tilo                  0.068   usr/glib_registers_wbus_data<233><15>
                                                         system/ipb_usr_fabric/mux_rdata<0><26>1
    SLICE_X57Y95.A5        net (fanout=1)        1.303   system/ipb_from_slaves[5]_ipb_rdata<26>
    SLICE_X57Y95.A         Tilo                  0.068   system/sram2_if/data_from_bist<11>
                                                         system/ipb_fabric/mux_rdata<0><26>_SW0
    SLICE_X62Y89.D2        net (fanout=1)        1.050   system/ipb_fabric/N22
    SLICE_X62Y89.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<26>
                                                         system/ipb_fabric/mux_rdata<0><26>
    SLICE_X64Y74.D4        net (fanout=3)        1.305   system/ipb_from_fabric_ipb_rdata<26>
    SLICE_X64Y74.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10181
    SLICE_X64Y74.C6        net (fanout=1)        0.123   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<26>
    SLICE_X64Y74.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata611
    RAMB36_X4Y9.DIADI2     net (fanout=1)        1.872   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<26>
    RAMB36_X4Y9.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ---------------------------------------------------  ---------------------------
    Total                                       26.943ns (2.283ns logic, 24.660ns route)
                                                         (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      26.914ns (Levels of Logic = 8)
  Clock Path Skew:      0.108ns (1.608 - 1.500)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X65Y83.BQ        Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                         system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X45Y57.C1        net (fanout=35)       2.476   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X45Y57.C         Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                         system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X86Y197.B1       net (fanout=2561)    10.173   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X86Y197.BMUX     Topbb                 0.392   usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f818
                                                         usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_15112
                                                         usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_13_f7_93
                                                         usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f8_17
    SLICE_X36Y154.D3       net (fanout=1)        4.055   usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f818
    SLICE_X36Y154.BMUX     Topdb                 0.414   user_ipb_miso[0]_ipb_rdata<26>
                                                         usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_618
                                                         usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_4_f7_17
                                                         usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_17
    SLICE_X42Y114.A5       net (fanout=1)        2.299   user_ipb_miso[0]_ipb_rdata<26>
    SLICE_X42Y114.A        Tilo                  0.068   usr/glib_registers_wbus_data<233><15>
                                                         system/ipb_usr_fabric/mux_rdata<0><26>1
    SLICE_X57Y95.A5        net (fanout=1)        1.303   system/ipb_from_slaves[5]_ipb_rdata<26>
    SLICE_X57Y95.A         Tilo                  0.068   system/sram2_if/data_from_bist<11>
                                                         system/ipb_fabric/mux_rdata<0><26>_SW0
    SLICE_X62Y89.D2        net (fanout=1)        1.050   system/ipb_fabric/N22
    SLICE_X62Y89.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<26>
                                                         system/ipb_fabric/mux_rdata<0><26>
    SLICE_X64Y74.D4        net (fanout=3)        1.305   system/ipb_from_fabric_ipb_rdata<26>
    SLICE_X64Y74.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10181
    SLICE_X64Y74.C6        net (fanout=1)        0.123   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<26>
    SLICE_X64Y74.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata611
    RAMB36_X4Y9.DIADI2     net (fanout=1)        1.872   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<26>
    RAMB36_X4Y9.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ---------------------------------------------------  ---------------------------
    Total                                       26.914ns (2.258ns logic, 24.656ns route)
                                                         (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      26.913ns (Levels of Logic = 8)
  Clock Path Skew:      0.108ns (1.608 - 1.500)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X65Y83.BQ        Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                         system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X45Y57.C1        net (fanout=35)       2.476   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X45Y57.C         Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                         system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X86Y197.A2       net (fanout=2561)    10.169   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X86Y197.BMUX     Topab                 0.395   usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f818
                                                         usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_14284
                                                         usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_13_f7_93
                                                         usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f8_17
    SLICE_X36Y154.D3       net (fanout=1)        4.055   usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f818
    SLICE_X36Y154.BMUX     Topdb                 0.414   user_ipb_miso[0]_ipb_rdata<26>
                                                         usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_618
                                                         usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_4_f7_17
                                                         usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_17
    SLICE_X42Y114.A5       net (fanout=1)        2.299   user_ipb_miso[0]_ipb_rdata<26>
    SLICE_X42Y114.A        Tilo                  0.068   usr/glib_registers_wbus_data<233><15>
                                                         system/ipb_usr_fabric/mux_rdata<0><26>1
    SLICE_X57Y95.A5        net (fanout=1)        1.303   system/ipb_from_slaves[5]_ipb_rdata<26>
    SLICE_X57Y95.A         Tilo                  0.068   system/sram2_if/data_from_bist<11>
                                                         system/ipb_fabric/mux_rdata<0><26>_SW0
    SLICE_X62Y89.D2        net (fanout=1)        1.050   system/ipb_fabric/N22
    SLICE_X62Y89.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<26>
                                                         system/ipb_fabric/mux_rdata<0><26>
    SLICE_X64Y74.D4        net (fanout=3)        1.305   system/ipb_from_fabric_ipb_rdata<26>
    SLICE_X64Y74.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10181
    SLICE_X64Y74.C6        net (fanout=1)        0.123   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<26>
    SLICE_X64Y74.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata611
    RAMB36_X4Y9.DIADI2     net (fanout=1)        1.872   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<26>
    RAMB36_X4Y9.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ---------------------------------------------------  ---------------------------
    Total                                       26.913ns (2.261ns logic, 24.652ns route)
                                                         (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X5Y25.DIADI1), 2600 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      26.459ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (1.488 - 1.500)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y83.BQ         Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X45Y57.C1         net (fanout=35)       2.476   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X45Y57.C          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X84Y197.C1        net (fanout=2561)    10.186   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X84Y197.BMUX      Topcb                 0.417   usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f817
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_15107
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_14_f7_16
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f8_16
    SLICE_X37Y153.D1        net (fanout=1)        3.512   usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f817
    SLICE_X37Y153.BMUX      Topdb                 0.408   user_ipb_miso[0]_ipb_rdata<25>
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_617
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_4_f7_16
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_16
    SLICE_X42Y114.A1        net (fanout=1)        2.155   user_ipb_miso[0]_ipb_rdata<25>
    SLICE_X42Y114.AMUX      Tilo                  0.194   usr/glib_registers_wbus_data<233><15>
                                                          system/ipb_usr_fabric/mux_rdata<0><25>1
    SLICE_X57Y95.B2         net (fanout=1)        1.601   system/ipb_from_slaves[5]_ipb_rdata<25>
    SLICE_X57Y95.B          Tilo                  0.068   system/sram2_if/data_from_bist<11>
                                                          system/ipb_fabric/mux_rdata<0><25>_SW0
    SLICE_X62Y89.C5         net (fanout=1)        0.617   system/ipb_fabric/N20
    SLICE_X62Y89.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<26>
                                                          system/ipb_fabric/mux_rdata<0><25>
    SLICE_X73Y92.B1         net (fanout=3)        1.278   system/ipb_from_fabric_ipb_rdata<25>
    SLICE_X73Y92.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<25>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10171
    SLICE_X73Y92.A6         net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<25>
    SLICE_X73Y92.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<25>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata711
    RAMB36_X5Y25.DIADI1     net (fanout=1)        2.121   system/phy_en.phy_ipb_ctrl/trans_out_wdata<25>
    RAMB36_X5Y25.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        26.459ns (2.403ns logic, 24.056ns route)
                                                          (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      26.427ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (1.488 - 1.500)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y83.BQ         Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X45Y57.C1         net (fanout=35)       2.476   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X45Y57.C          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X84Y197.B1        net (fanout=2561)    10.179   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X84Y197.BMUX      Topbb                 0.392   usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f817
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_15106
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_13_f7_88
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f8_16
    SLICE_X37Y153.D1        net (fanout=1)        3.512   usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f817
    SLICE_X37Y153.BMUX      Topdb                 0.408   user_ipb_miso[0]_ipb_rdata<25>
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_617
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_4_f7_16
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_16
    SLICE_X42Y114.A1        net (fanout=1)        2.155   user_ipb_miso[0]_ipb_rdata<25>
    SLICE_X42Y114.AMUX      Tilo                  0.194   usr/glib_registers_wbus_data<233><15>
                                                          system/ipb_usr_fabric/mux_rdata<0><25>1
    SLICE_X57Y95.B2         net (fanout=1)        1.601   system/ipb_from_slaves[5]_ipb_rdata<25>
    SLICE_X57Y95.B          Tilo                  0.068   system/sram2_if/data_from_bist<11>
                                                          system/ipb_fabric/mux_rdata<0><25>_SW0
    SLICE_X62Y89.C5         net (fanout=1)        0.617   system/ipb_fabric/N20
    SLICE_X62Y89.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<26>
                                                          system/ipb_fabric/mux_rdata<0><25>
    SLICE_X73Y92.B1         net (fanout=3)        1.278   system/ipb_from_fabric_ipb_rdata<25>
    SLICE_X73Y92.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<25>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10171
    SLICE_X73Y92.A6         net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<25>
    SLICE_X73Y92.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<25>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata711
    RAMB36_X5Y25.DIADI1     net (fanout=1)        2.121   system/phy_en.phy_ipb_ctrl/trans_out_wdata<25>
    RAMB36_X5Y25.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        26.427ns (2.378ns logic, 24.049ns route)
                                                          (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      26.304ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (1.488 - 1.500)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y83.BQ         Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X45Y57.C1         net (fanout=35)       2.476   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X45Y57.C          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X84Y197.A1        net (fanout=2561)    10.053   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X84Y197.BMUX      Topab                 0.395   usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f817
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_14269
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_13_f7_88
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f8_16
    SLICE_X37Y153.D1        net (fanout=1)        3.512   usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_12_f817
    SLICE_X37Y153.BMUX      Topdb                 0.408   user_ipb_miso[0]_ipb_rdata<25>
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_617
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_4_f7_16
                                                          usr/ipb_glib_registers_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_16
    SLICE_X42Y114.A1        net (fanout=1)        2.155   user_ipb_miso[0]_ipb_rdata<25>
    SLICE_X42Y114.AMUX      Tilo                  0.194   usr/glib_registers_wbus_data<233><15>
                                                          system/ipb_usr_fabric/mux_rdata<0><25>1
    SLICE_X57Y95.B2         net (fanout=1)        1.601   system/ipb_from_slaves[5]_ipb_rdata<25>
    SLICE_X57Y95.B          Tilo                  0.068   system/sram2_if/data_from_bist<11>
                                                          system/ipb_fabric/mux_rdata<0><25>_SW0
    SLICE_X62Y89.C5         net (fanout=1)        0.617   system/ipb_fabric/N20
    SLICE_X62Y89.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<26>
                                                          system/ipb_fabric/mux_rdata<0><25>
    SLICE_X73Y92.B1         net (fanout=3)        1.278   system/ipb_from_fabric_ipb_rdata<25>
    SLICE_X73Y92.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<25>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10171
    SLICE_X73Y92.A6         net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<25>
    SLICE_X73Y92.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<25>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata711
    RAMB36_X5Y25.DIADI1     net (fanout=1)        2.121   system/phy_en.phy_ipb_ctrl/trans_out_wdata<25>
    RAMB36_X5Y25.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        26.304ns (2.381ns logic, 23.923ns route)
                                                          (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X4Y9.ADDRARDADDRU11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.546 - 0.399)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X75Y47.AQ            Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_0
    RAMB36_X4Y9.ADDRARDADDRU11 net (fanout=16)       0.167   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<0>
    RAMB36_X4Y9.CLKARDCLKU     Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    -------------------------------------------------------  ---------------------------
    Total                                            0.168ns (0.001ns logic, 0.167ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X4Y9.ADDRARDADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.546 - 0.399)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X75Y47.DQ            Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3
    RAMB36_X4Y9.ADDRARDADDRL14 net (fanout=16)       0.168   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<3>
    RAMB36_X4Y9.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    -------------------------------------------------------  ---------------------------
    Total                                            0.169ns (0.001ns logic, 0.168ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X4Y9.ADDRARDADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.546 - 0.399)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X75Y47.DQ            Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3
    RAMB36_X4Y9.ADDRARDADDRU14 net (fanout=16)       0.168   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<3>
    RAMB36_X4Y9.CLKARDCLKU     Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    -------------------------------------------------------  ---------------------------
    Total                                            0.169ns (0.001ns logic, 0.168ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Location pin: RAMB36_X4Y24.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Location pin: RAMB36_X4Y8.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2/CLKARDCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2/CLKARDCLKL
  Location pin: RAMB36_X4Y25.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1636 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.675ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_0 (SLICE_X44Y72.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.407ns (Levels of Logic = 8)
  Clock Path Skew:      -0.063ns (3.085 - 3.148)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.BQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X45Y57.C1      net (fanout=35)       2.476   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X45Y57.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X59Y80.A2      net (fanout=2561)     2.190   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X59Y80.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y80.B1      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X58Y80.B       Tilo                  0.068   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y83.A1      net (fanout=39)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y83.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<24>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X55Y60.B5      net (fanout=33)       1.238   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X55Y60.B       Tilo                  0.068   system/sram1_if/data_from_bist<35>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X55Y60.C2      net (fanout=4)        0.597   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X55Y60.CMUX    Tilo                  0.191   system/sram1_if/data_from_bist<35>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X54Y38.C2      net (fanout=7)        1.431   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X54Y38.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1983_o11
    SLICE_X52Y38.A4      net (fanout=7)        0.437   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1983_o
    SLICE_X52Y38.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X44Y72.SR      net (fanout=9)        2.071   system/sram1_if/sramInterface/_n0147
    SLICE_X44Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     13.407ns (1.517ns logic, 11.890ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.055ns (Levels of Logic = 8)
  Clock Path Skew:      -0.192ns (3.085 - 3.277)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y78.CQ      Tcko                  0.381   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X45Y57.C2      net (fanout=69)       2.080   system/ipb_arb/src<0>
    SLICE_X45Y57.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X59Y80.A2      net (fanout=2561)     2.190   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X59Y80.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y80.B1      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X58Y80.B       Tilo                  0.068   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y83.A1      net (fanout=39)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y83.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<24>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X55Y60.B5      net (fanout=33)       1.238   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X55Y60.B       Tilo                  0.068   system/sram1_if/data_from_bist<35>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X55Y60.C2      net (fanout=4)        0.597   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X55Y60.CMUX    Tilo                  0.191   system/sram1_if/data_from_bist<35>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X54Y38.C2      net (fanout=7)        1.431   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X54Y38.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1983_o11
    SLICE_X52Y38.A4      net (fanout=7)        0.437   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1983_o
    SLICE_X52Y38.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X44Y72.SR      net (fanout=9)        2.071   system/sram1_if/sramInterface/_n0147
    SLICE_X44Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     13.055ns (1.561ns logic, 11.494ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.708ns (Levels of Logic = 8)
  Clock Path Skew:      -0.192ns (3.085 - 3.277)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y78.CQ      Tcko                  0.381   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X45Y57.A3      net (fanout=69)       1.960   system/ipb_arb/src<0>
    SLICE_X45Y57.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X59Y80.A5      net (fanout=2561)     1.963   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X59Y80.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y80.B1      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X58Y80.B       Tilo                  0.068   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y83.A1      net (fanout=39)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y83.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<24>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X55Y60.B5      net (fanout=33)       1.238   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X55Y60.B       Tilo                  0.068   system/sram1_if/data_from_bist<35>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X55Y60.C2      net (fanout=4)        0.597   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X55Y60.CMUX    Tilo                  0.191   system/sram1_if/data_from_bist<35>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X54Y38.C2      net (fanout=7)        1.431   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X54Y38.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1983_o11
    SLICE_X52Y38.A4      net (fanout=7)        0.437   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1983_o
    SLICE_X52Y38.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X44Y72.SR      net (fanout=9)        2.071   system/sram1_if/sramInterface/_n0147
    SLICE_X44Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     12.708ns (1.561ns logic, 11.147ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_1 (SLICE_X44Y72.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.407ns (Levels of Logic = 8)
  Clock Path Skew:      -0.063ns (3.085 - 3.148)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.BQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X45Y57.C1      net (fanout=35)       2.476   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X45Y57.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X59Y80.A2      net (fanout=2561)     2.190   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X59Y80.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y80.B1      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X58Y80.B       Tilo                  0.068   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y83.A1      net (fanout=39)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y83.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<24>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X55Y60.B5      net (fanout=33)       1.238   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X55Y60.B       Tilo                  0.068   system/sram1_if/data_from_bist<35>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X55Y60.C2      net (fanout=4)        0.597   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X55Y60.CMUX    Tilo                  0.191   system/sram1_if/data_from_bist<35>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X54Y38.C2      net (fanout=7)        1.431   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X54Y38.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1983_o11
    SLICE_X52Y38.A4      net (fanout=7)        0.437   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1983_o
    SLICE_X52Y38.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X44Y72.SR      net (fanout=9)        2.071   system/sram1_if/sramInterface/_n0147
    SLICE_X44Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     13.407ns (1.517ns logic, 11.890ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.055ns (Levels of Logic = 8)
  Clock Path Skew:      -0.192ns (3.085 - 3.277)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y78.CQ      Tcko                  0.381   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X45Y57.C2      net (fanout=69)       2.080   system/ipb_arb/src<0>
    SLICE_X45Y57.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X59Y80.A2      net (fanout=2561)     2.190   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X59Y80.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y80.B1      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X58Y80.B       Tilo                  0.068   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y83.A1      net (fanout=39)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y83.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<24>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X55Y60.B5      net (fanout=33)       1.238   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X55Y60.B       Tilo                  0.068   system/sram1_if/data_from_bist<35>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X55Y60.C2      net (fanout=4)        0.597   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X55Y60.CMUX    Tilo                  0.191   system/sram1_if/data_from_bist<35>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X54Y38.C2      net (fanout=7)        1.431   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X54Y38.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1983_o11
    SLICE_X52Y38.A4      net (fanout=7)        0.437   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1983_o
    SLICE_X52Y38.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X44Y72.SR      net (fanout=9)        2.071   system/sram1_if/sramInterface/_n0147
    SLICE_X44Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     13.055ns (1.561ns logic, 11.494ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.708ns (Levels of Logic = 8)
  Clock Path Skew:      -0.192ns (3.085 - 3.277)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y78.CQ      Tcko                  0.381   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X45Y57.A3      net (fanout=69)       1.960   system/ipb_arb/src<0>
    SLICE_X45Y57.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X59Y80.A5      net (fanout=2561)     1.963   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X59Y80.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y80.B1      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X58Y80.B       Tilo                  0.068   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y83.A1      net (fanout=39)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y83.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<24>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X55Y60.B5      net (fanout=33)       1.238   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X55Y60.B       Tilo                  0.068   system/sram1_if/data_from_bist<35>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X55Y60.C2      net (fanout=4)        0.597   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X55Y60.CMUX    Tilo                  0.191   system/sram1_if/data_from_bist<35>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X54Y38.C2      net (fanout=7)        1.431   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X54Y38.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1983_o11
    SLICE_X52Y38.A4      net (fanout=7)        0.437   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1983_o
    SLICE_X52Y38.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X44Y72.SR      net (fanout=9)        2.071   system/sram1_if/sramInterface/_n0147
    SLICE_X44Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     12.708ns (1.561ns logic, 11.147ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_2 (SLICE_X44Y72.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.407ns (Levels of Logic = 8)
  Clock Path Skew:      -0.063ns (3.085 - 3.148)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.BQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X45Y57.C1      net (fanout=35)       2.476   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X45Y57.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X59Y80.A2      net (fanout=2561)     2.190   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X59Y80.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y80.B1      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X58Y80.B       Tilo                  0.068   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y83.A1      net (fanout=39)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y83.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<24>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X55Y60.B5      net (fanout=33)       1.238   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X55Y60.B       Tilo                  0.068   system/sram1_if/data_from_bist<35>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X55Y60.C2      net (fanout=4)        0.597   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X55Y60.CMUX    Tilo                  0.191   system/sram1_if/data_from_bist<35>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X54Y38.C2      net (fanout=7)        1.431   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X54Y38.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1983_o11
    SLICE_X52Y38.A4      net (fanout=7)        0.437   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1983_o
    SLICE_X52Y38.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X44Y72.SR      net (fanout=9)        2.071   system/sram1_if/sramInterface/_n0147
    SLICE_X44Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     13.407ns (1.517ns logic, 11.890ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.055ns (Levels of Logic = 8)
  Clock Path Skew:      -0.192ns (3.085 - 3.277)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y78.CQ      Tcko                  0.381   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X45Y57.C2      net (fanout=69)       2.080   system/ipb_arb/src<0>
    SLICE_X45Y57.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X59Y80.A2      net (fanout=2561)     2.190   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X59Y80.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y80.B1      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X58Y80.B       Tilo                  0.068   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y83.A1      net (fanout=39)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y83.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<24>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X55Y60.B5      net (fanout=33)       1.238   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X55Y60.B       Tilo                  0.068   system/sram1_if/data_from_bist<35>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X55Y60.C2      net (fanout=4)        0.597   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X55Y60.CMUX    Tilo                  0.191   system/sram1_if/data_from_bist<35>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X54Y38.C2      net (fanout=7)        1.431   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X54Y38.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1983_o11
    SLICE_X52Y38.A4      net (fanout=7)        0.437   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1983_o
    SLICE_X52Y38.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X44Y72.SR      net (fanout=9)        2.071   system/sram1_if/sramInterface/_n0147
    SLICE_X44Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     13.055ns (1.561ns logic, 11.494ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.708ns (Levels of Logic = 8)
  Clock Path Skew:      -0.192ns (3.085 - 3.277)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y78.CQ      Tcko                  0.381   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X45Y57.A3      net (fanout=69)       1.960   system/ipb_arb/src<0>
    SLICE_X45Y57.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X59Y80.A5      net (fanout=2561)     1.963   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X59Y80.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y80.B1      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X58Y80.B       Tilo                  0.068   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y83.A1      net (fanout=39)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y83.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<24>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X55Y60.B5      net (fanout=33)       1.238   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X55Y60.B       Tilo                  0.068   system/sram1_if/data_from_bist<35>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X55Y60.C2      net (fanout=4)        0.597   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X55Y60.CMUX    Tilo                  0.191   system/sram1_if/data_from_bist<35>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X54Y38.C2      net (fanout=7)        1.431   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X54Y38.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1983_o11
    SLICE_X52Y38.A4      net (fanout=7)        0.437   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1983_o
    SLICE_X52Y38.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X44Y72.SR      net (fanout=9)        2.071   system/sram1_if/sramInterface/_n0147
    SLICE_X44Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     12.708ns (1.561ns logic, 11.147ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_1 (SLICE_X56Y70.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (1.486 - 1.398)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y73.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X56Y70.D6      net (fanout=75)       0.334   system/regs_from_ipbus<8><0>
    SLICE_X56Y70.CLK     Tah         (-Th)     0.077   system/sram1_if/sramInterface/data_i_r<1>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT121
                                                       system/sram1_if/sramInterface/data_i_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.021ns logic, 0.334ns route)
                                                       (5.9% logic, 94.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (SLICE_X55Y32.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.088ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state to system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y32.AQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X55Y32.A5      net (fanout=58)       0.072   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X55Y32.CLK     Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O_rstpot
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.088ns (0.016ns logic, 0.072ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_18 (SLICE_X57Y69.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (1.485 - 1.398)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y73.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X57Y69.B6      net (fanout=75)       0.345   system/regs_from_ipbus<8><0>
    SLICE_X57Y69.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<19>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT101
                                                       system/sram1_if/sramInterface/data_i_r_18
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.041ns logic, 0.345ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0522<0>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X48Y42.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.289ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X68Y94.A5), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.133ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.879 - 0.952)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y90.CQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10
    SLICE_X69Y90.C2      net (fanout=4)        0.765   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<10>
    SLICE_X69Y90.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X69Y90.D5      net (fanout=1)        0.311   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X69Y90.DMUX    Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X68Y93.D6      net (fanout=1)        0.623   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X68Y93.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X68Y93.C5      net (fanout=2)        0.323   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X68Y93.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o11
    SLICE_X68Y94.A5      net (fanout=1)        0.305   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o1
    SLICE_X68Y94.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.133ns (0.806ns logic, 2.327ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.133ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.879 - 0.952)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y90.BQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9
    SLICE_X69Y90.C1      net (fanout=4)        0.765   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<9>
    SLICE_X69Y90.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X69Y90.D5      net (fanout=1)        0.311   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X69Y90.DMUX    Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X68Y93.D6      net (fanout=1)        0.623   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X68Y93.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X68Y93.C5      net (fanout=2)        0.323   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X68Y93.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o11
    SLICE_X68Y94.A5      net (fanout=1)        0.305   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o1
    SLICE_X68Y94.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.133ns (0.806ns logic, 2.327ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.036ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.879 - 0.944)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y87.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8
    SLICE_X69Y90.C3      net (fanout=1)        0.712   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<8>
    SLICE_X69Y90.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X69Y90.D5      net (fanout=1)        0.311   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X69Y90.DMUX    Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X68Y93.D6      net (fanout=1)        0.623   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X68Y93.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X68Y93.C5      net (fanout=2)        0.323   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X68Y93.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o11
    SLICE_X68Y94.A5      net (fanout=1)        0.305   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o1
    SLICE_X68Y94.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.036ns (0.762ns logic, 2.274ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X68Y94.A6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.041ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.879 - 0.952)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y90.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X70Y86.C3      net (fanout=4)        0.809   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X70Y86.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X69Y90.D4      net (fanout=1)        0.541   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X69Y90.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X69Y90.B6      net (fanout=1)        0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X69Y90.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X68Y94.B4      net (fanout=2)        0.769   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X68Y94.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o12
    SLICE_X68Y94.A6      net (fanout=1)        0.124   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o11
    SLICE_X68Y94.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.041ns (0.683ns logic, 2.358ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.022ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.879 - 0.952)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y90.BQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9
    SLICE_X70Y86.C6      net (fanout=4)        0.790   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<9>
    SLICE_X70Y86.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X69Y90.D4      net (fanout=1)        0.541   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X69Y90.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X69Y90.B6      net (fanout=1)        0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X69Y90.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X68Y94.B4      net (fanout=2)        0.769   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X68Y94.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o12
    SLICE_X68Y94.A6      net (fanout=1)        0.124   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o11
    SLICE_X68Y94.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.022ns (0.683ns logic, 2.339ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.049ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.087 - 0.116)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y82.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0
    SLICE_X70Y86.C2      net (fanout=1)        0.861   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<0>
    SLICE_X70Y86.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X69Y90.D4      net (fanout=1)        0.541   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X69Y90.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X69Y90.B6      net (fanout=1)        0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X69Y90.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X68Y94.B4      net (fanout=2)        0.769   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X68Y94.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o12
    SLICE_X68Y94.A6      net (fanout=1)        0.124   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o11
    SLICE_X68Y94.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.049ns (0.639ns logic, 2.410ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X63Y87.B5), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.943ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.909 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8
    SLICE_X61Y84.C1      net (fanout=1)        0.695   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<8>
    SLICE_X61Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y84.D5      net (fanout=1)        0.311   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X61Y84.DMUX    Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y86.D6      net (fanout=1)        0.353   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y86.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X61Y86.C2      net (fanout=2)        0.468   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y86.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o11
    SLICE_X63Y87.B5      net (fanout=1)        0.314   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o1
    SLICE_X63Y87.CLK     Tas                   0.070   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.943ns (0.802ns logic, 2.141ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.883ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.909 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y84.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X61Y84.C2      net (fanout=4)        0.591   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X61Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y84.D5      net (fanout=1)        0.311   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X61Y84.DMUX    Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y86.D6      net (fanout=1)        0.353   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y86.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X61Y86.C2      net (fanout=2)        0.468   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y86.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o11
    SLICE_X63Y87.B5      net (fanout=1)        0.314   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o1
    SLICE_X63Y87.CLK     Tas                   0.070   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.883ns (0.846ns logic, 2.037ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.805ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.909 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9
    SLICE_X61Y84.C4      net (fanout=1)        0.557   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<9>
    SLICE_X61Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y84.D5      net (fanout=1)        0.311   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X61Y84.DMUX    Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y86.D6      net (fanout=1)        0.353   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y86.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X61Y86.C2      net (fanout=2)        0.468   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y86.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o11
    SLICE_X63Y87.B5      net (fanout=1)        0.314   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o1
    SLICE_X63Y87.CLK     Tas                   0.070   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2558_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.805ns (0.802ns logic, 2.003ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA (SLICE_X56Y83.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_6 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.455 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_6 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.CQ      Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_6
    SLICE_X56Y83.AI      net (fanout=2)        0.153   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<6>
    SLICE_X56Y83.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.181ns (0.028ns logic, 0.153ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 (SLICE_X67Y99.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y99.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0
    SLICE_X67Y99.A5      net (fanout=2)        0.066   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<0>
    SLICE_X67Y99.CLK     Tah         (-Th)     0.017   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer<0>_rt
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mcount_timer_cy<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4 (SLICE_X67Y100.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4 to system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y100.AQ     Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4
    SLICE_X67Y100.A5     net (fanout=2)        0.066   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<4>
    SLICE_X67Y100.CLK    Tah         (-Th)     0.017   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mcount_timer_lut<4>_INV_0
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mcount_timer_cy<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.095ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X52Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.905ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.095ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X48Y46.B5      net (fanout=3)        2.464   user_mac_addr<3>
    SLICE_X48Y46.BMUX    Tilo                  0.196   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X52Y46.SR      net (fanout=2)        0.378   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X52Y46.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.095ns (1.253ns logic, 2.842ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X52Y46.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.354ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.646ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X48Y46.B5      net (fanout=3)        2.464   user_mac_addr<3>
    SLICE_X48Y46.B       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X52Y46.CLK     net (fanout=2)        0.354   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      3.646ns (0.828ns logic, 2.818ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X52Y46.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.867ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.867ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X48Y46.B5      net (fanout=3)        1.200   user_mac_addr<3>
    SLICE_X48Y46.BMUX    Tilo                  0.079   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X52Y46.SR      net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X52Y46.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.867ns (0.520ns logic, 1.347ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X52Y46.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.746ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.746ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X48Y46.B5      net (fanout=3)        1.200   user_mac_addr<3>
    SLICE_X48Y46.B       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X52Y46.CLK     net (fanout=2)        0.146   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      1.746ns (0.400ns logic, 1.346ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.033ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X53Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.967ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.033ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X52Y46.A5      net (fanout=3)        2.466   user_mac_addr<2>
    SLICE_X52Y46.AMUX    Tilo                  0.193   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X53Y46.SR      net (fanout=2)        0.379   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X53Y46.CLK     Trck                  0.297   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.033ns (1.188ns logic, 2.845ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X53Y46.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.272ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.728ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X52Y46.A5      net (fanout=3)        2.466   user_mac_addr<2>
    SLICE_X52Y46.A       Tilo                  0.068   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X53Y46.CLK     net (fanout=2)        0.496   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      3.728ns (0.766ns logic, 2.962ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X53Y46.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.853ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.853ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X52Y46.A5      net (fanout=3)        1.241   user_mac_addr<2>
    SLICE_X52Y46.AMUX    Tilo                  0.078   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X53Y46.SR      net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X53Y46.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.853ns (0.465ns logic, 1.388ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X53Y46.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.798ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.798ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X52Y46.A5      net (fanout=3)        1.241   user_mac_addr<2>
    SLICE_X52Y46.A       Tilo                  0.034   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X53Y46.CLK     net (fanout=2)        0.211   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      1.798ns (0.346ns logic, 1.452ns route)
                                                       (19.2% logic, 80.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.422ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X54Y44.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.578ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.422ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X53Y44.A5      net (fanout=3)        2.753   user_mac_addr<1>
    SLICE_X53Y44.AMUX    Tilo                  0.193   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X54Y44.SR      net (fanout=2)        0.485   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X54Y44.CLK     Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.422ns (1.184ns logic, 3.238ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X54Y44.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.256ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.744ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X53Y44.A5      net (fanout=3)        2.753   user_mac_addr<1>
    SLICE_X53Y44.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X54Y44.CLK     net (fanout=2)        0.229   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      3.744ns (0.762ns logic, 2.982ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X54Y44.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.964ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.964ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X53Y44.A5      net (fanout=3)        1.316   user_mac_addr<1>
    SLICE_X53Y44.AMUX    Tilo                  0.078   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X54Y44.SR      net (fanout=2)        0.186   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X54Y44.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.964ns (0.462ns logic, 1.502ns route)
                                                       (23.5% logic, 76.5% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X54Y44.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.754ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.754ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X53Y44.A5      net (fanout=3)        1.316   user_mac_addr<1>
    SLICE_X53Y44.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X54Y44.CLK     net (fanout=2)        0.095   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.754ns (0.343ns logic, 1.411ns route)
                                                       (19.6% logic, 80.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.599ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X55Y45.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.401ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.599ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X43Y44.A1      net (fanout=3)        2.705   user_mac_addr<0>
    SLICE_X43Y44.AMUX    Tilo                  0.194   system/regs_from_ipbus<10><15>
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X55Y45.SR      net (fanout=2)        0.662   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X55Y45.CLK     Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.599ns (1.232ns logic, 3.367ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X55Y45.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.844ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.156ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X43Y44.A1      net (fanout=3)        2.705   user_mac_addr<0>
    SLICE_X43Y44.A       Tilo                  0.068   system/regs_from_ipbus<10><15>
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X55Y45.CLK     net (fanout=2)        0.642   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      4.156ns (0.809ns logic, 3.347ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X55Y45.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.069ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.069ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X43Y44.A1      net (fanout=3)        1.309   user_mac_addr<0>
    SLICE_X43Y44.AMUX    Tilo                  0.074   system/regs_from_ipbus<10><15>
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X55Y45.SR      net (fanout=2)        0.262   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X55Y45.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.069ns (0.498ns logic, 1.571ns route)
                                                       (24.1% logic, 75.9% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X55Y45.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.955ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.955ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X43Y44.A1      net (fanout=3)        1.309   user_mac_addr<0>
    SLICE_X43Y44.A       Tilo                  0.034   system/regs_from_ipbus<10><15>
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X55Y45.CLK     net (fanout=2)        0.263   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (0.383ns logic, 1.572ns route)
                                                       (19.6% logic, 80.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.362ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X37Y34.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.362ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y42.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X39Y34.A2      net (fanout=5)        1.004   system/regs_from_ipbus<11><12>
    SLICE_X39Y34.AMUX    Tilo                  0.194   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X37Y34.SR      net (fanout=2)        0.486   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X37Y34.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.362ns (0.872ns logic, 1.490ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X37Y34.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.195ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.805ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y42.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X39Y34.A2      net (fanout=5)        1.004   system/regs_from_ipbus<11><12>
    SLICE_X39Y34.A       Tilo                  0.068   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X37Y34.CLK     net (fanout=2)        0.352   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      1.805ns (0.449ns logic, 1.356ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X37Y34.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.831ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y42.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X39Y34.A2      net (fanout=5)        0.381   system/regs_from_ipbus<11><12>
    SLICE_X39Y34.AMUX    Tilo                  0.075   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X37Y34.SR      net (fanout=2)        0.185   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X37Y34.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.831ns (0.265ns logic, 0.566ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X37Y34.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.673ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.673ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y42.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X39Y34.A2      net (fanout=5)        0.381   system/regs_from_ipbus<11><12>
    SLICE_X39Y34.A       Tilo                  0.034   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X37Y34.CLK     net (fanout=2)        0.143   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.149ns logic, 0.524ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.837ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X51Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.163ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.837ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X53Y42.A2      net (fanout=3)        3.166   user_mac_addr<1>
    SLICE_X53Y42.AMUX    Tilo                  0.194   system/i2c_s/regs_6_1_P_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X51Y42.SR      net (fanout=2)        0.486   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X51Y42.CLK     Trck                  0.297   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.837ns (1.185ns logic, 3.652ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X51Y42.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.707ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.293ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X53Y42.A2      net (fanout=3)        3.166   user_mac_addr<1>
    SLICE_X53Y42.A       Tilo                  0.068   system/i2c_s/regs_6_1_P_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X51Y42.CLK     net (fanout=2)        0.365   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      4.293ns (0.762ns logic, 3.531ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X51Y42.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.106ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      2.106ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X53Y42.A2      net (fanout=3)        1.462   user_mac_addr<1>
    SLICE_X53Y42.AMUX    Tilo                  0.075   system/i2c_s/regs_6_1_P_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X51Y42.SR      net (fanout=2)        0.185   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X51Y42.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.106ns (0.459ns logic, 1.647ns route)
                                                       (21.8% logic, 78.2% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X51Y42.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.955ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.955ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X53Y42.A2      net (fanout=3)        1.462   user_mac_addr<1>
    SLICE_X53Y42.A       Tilo                  0.034   system/i2c_s/regs_6_1_P_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X51Y42.CLK     net (fanout=2)        0.150   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (0.343ns logic, 1.612ns route)
                                                       (17.5% logic, 82.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.514ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X49Y40.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.486ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.514ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X48Y40.A3      net (fanout=3)        2.896   user_mac_addr<3>
    SLICE_X48Y40.AMUX    Tilo                  0.182   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X49Y40.SR      net (fanout=2)        0.379   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X49Y40.CLK     Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.514ns (1.239ns logic, 3.275ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X49Y40.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.803ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.197ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X48Y40.A3      net (fanout=3)        2.896   user_mac_addr<3>
    SLICE_X48Y40.A       Tilo                  0.068   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X49Y40.CLK     net (fanout=2)        0.473   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      4.197ns (0.828ns logic, 3.369ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X49Y40.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.025ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.025ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X48Y40.A3      net (fanout=3)        1.358   user_mac_addr<3>
    SLICE_X48Y40.AMUX    Tilo                  0.079   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X49Y40.SR      net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X49Y40.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.025ns (0.520ns logic, 1.505ns route)
                                                       (25.7% logic, 74.3% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X49Y40.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.949ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.949ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X48Y40.A3      net (fanout=3)        1.358   user_mac_addr<3>
    SLICE_X48Y40.A       Tilo                  0.034   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X49Y40.CLK     net (fanout=2)        0.191   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      1.949ns (0.400ns logic, 1.549ns route)
                                                       (20.5% logic, 79.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.725ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X52Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.275ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.725ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X52Y41.A2      net (fanout=3)        3.153   user_mac_addr<2>
    SLICE_X52Y41.AMUX    Tilo                  0.194   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X52Y41.SR      net (fanout=2)        0.383   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X52Y41.CLK     Trck                  0.297   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.725ns (1.189ns logic, 3.536ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X52Y41.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.612ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.388ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X52Y41.A2      net (fanout=3)        3.153   user_mac_addr<2>
    SLICE_X52Y41.A       Tilo                  0.068   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X52Y41.CLK     net (fanout=2)        0.469   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      4.388ns (0.766ns logic, 3.622ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X52Y41.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.108ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      2.108ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X52Y41.A2      net (fanout=3)        1.495   user_mac_addr<2>
    SLICE_X52Y41.AMUX    Tilo                  0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X52Y41.SR      net (fanout=2)        0.151   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X52Y41.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (0.462ns logic, 1.646ns route)
                                                       (21.9% logic, 78.1% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X52Y41.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.029ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      2.029ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X52Y41.A2      net (fanout=3)        1.495   user_mac_addr<2>
    SLICE_X52Y41.A       Tilo                  0.034   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X52Y41.CLK     net (fanout=2)        0.188   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      2.029ns (0.346ns logic, 1.683ns route)
                                                       (17.1% logic, 82.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.867ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X50Y39.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.133ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.867ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X40Y39.A2      net (fanout=3)        3.103   user_mac_addr<0>
    SLICE_X40Y39.AMUX    Tilo                  0.196   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X50Y39.SR      net (fanout=2)        0.530   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X50Y39.CLK     Trck                  0.297   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.867ns (1.234ns logic, 3.633ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X50Y39.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.685ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.315ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X40Y39.A2      net (fanout=3)        3.103   user_mac_addr<0>
    SLICE_X40Y39.A       Tilo                  0.068   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X50Y39.CLK     net (fanout=2)        0.403   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      4.315ns (0.809ns logic, 3.506ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X50Y39.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.172ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      2.172ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X40Y39.A2      net (fanout=3)        1.463   user_mac_addr<0>
    SLICE_X40Y39.AMUX    Tilo                  0.075   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X50Y39.SR      net (fanout=2)        0.210   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X50Y39.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.172ns (0.499ns logic, 1.673ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X50Y39.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.016ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      2.016ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X40Y39.A2      net (fanout=3)        1.463   user_mac_addr<0>
    SLICE_X40Y39.A       Tilo                  0.034   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X50Y39.CLK     net (fanout=2)        0.170   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      2.016ns (0.383ns logic, 1.633ns route)
                                                       (19.0% logic, 81.0% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      6.939ns|            0|            0|            0|       970404|
| TS_clk125_2_n                 |      8.000ns|      4.050ns|      6.939ns|            0|            0|         2456|       967930|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     12.590ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     27.757ns|          N/A|            0|            0|       732084|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     13.675ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      4.867ns|            0|            0|            0|           18|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      4.095ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      4.033ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      4.422ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      4.599ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.362ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      4.837ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      4.514ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      4.725ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      4.867ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     19.734ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     19.734ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.289ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   27.757|         |         |         |
clk125_2_p     |   27.757|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   27.757|         |         |         |
clk125_2_p     |   27.757|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    1.256|    1.256|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    1.277|    1.277|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    1.058|    1.058|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    1.018|    1.018|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    3.289|         |         |         |
xpoint1_clk1_p |    3.289|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    3.289|         |         |         |
xpoint1_clk1_p |    3.289|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1062042 paths, 0 nets, and 82623 connections

Design statistics:
   Minimum period:  27.757ns{1}   (Maximum frequency:  36.027MHz)
   Maximum path delay from/to any node:   4.867ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 05 15:52:03 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 926 MB



