Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Aug  5 13:27:52 2022
| Host         : DESKTOP-E5S1MHN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sonic_timing_summary_routed.rpt -pb sonic_timing_summary_routed.pb -rpx sonic_timing_summary_routed.rpx -warn_on_violation
| Design       : sonic
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    6           
HPDR-1     Warning           Port pin direction inconsistency                                  2           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-18  Warning           Missing input or output delay                                     27          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (10)
7. checking multiple_clock (135)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (135)
--------------------------------
 There are 135 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.481        0.000                      0                  237        0.054        0.000                      0                  237        3.000        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk100_clkSetup      {0.000 5.000}      10.000          100.000         
  clk25_clkSetup       {0.000 20.000}     40.000          25.000          
  clk50_clkSetup       {0.000 10.000}     20.000          50.000          
  clkfbout_clkSetup    {0.000 5.000}      10.000          100.000         
sys_clk_pin            {0.000 5.000}      10.000          100.000         
  clk100_clkSetup_1    {0.000 5.000}      10.000          100.000         
  clk25_clkSetup_1     {0.000 20.000}     40.000          25.000          
  clk50_clkSetup_1     {0.000 10.000}     20.000          50.000          
  clkfbout_clkSetup_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100_clkSetup            2.481        0.000                      0                   40        0.263        0.000                      0                   40        4.500        0.000                       0                    38  
  clk25_clkSetup            34.588        0.000                      0                   65        0.262        0.000                      0                   65       19.500        0.000                       0                    35  
  clk50_clkSetup            11.161        0.000                      0                  132        0.137        0.000                      0                  132        9.500        0.000                       0                    68  
  clkfbout_clkSetup                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              3.000        0.000                       0                     1  
  clk100_clkSetup_1          2.482        0.000                      0                   40        0.263        0.000                      0                   40        4.500        0.000                       0                    38  
  clk25_clkSetup_1          34.591        0.000                      0                   65        0.262        0.000                      0                   65       19.500        0.000                       0                    35  
  clk50_clkSetup_1          11.163        0.000                      0                  132        0.137        0.000                      0                  132        9.500        0.000                       0                    68  
  clkfbout_clkSetup_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100_clkSetup_1  clk100_clkSetup          2.481        0.000                      0                   40        0.189        0.000                      0                   40  
clk25_clkSetup_1   clk25_clkSetup          34.588        0.000                      0                   65        0.167        0.000                      0                   65  
clk50_clkSetup_1   clk50_clkSetup          11.161        0.000                      0                  132        0.054        0.000                      0                  132  
clk100_clkSetup    clk100_clkSetup_1        2.481        0.000                      0                   40        0.189        0.000                      0                   40  
clk25_clkSetup     clk25_clkSetup_1        34.588        0.000                      0                   65        0.167        0.000                      0                   65  
clk50_clkSetup     clk50_clkSetup_1        11.161        0.000                      0                  132        0.054        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk100_clkSetup                           
(none)               clk100_clkSetup_1                         
(none)               clk25_clkSetup                            
(none)               clk25_clkSetup_1                          
(none)               clk50_clkSetup                            
(none)               clk50_clkSetup_1                          
(none)               clkfbout_clkSetup                         
(none)               clkfbout_clkSetup_1                       
(none)                                    clk100_clkSetup      
(none)                                    clk100_clkSetup_1    
(none)                                    clk25_clkSetup       
(none)                                    clk25_clkSetup_1     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_clkSetup
  To Clock:  clk100_clkSetup

Setup :            0  Failing Endpoints,  Worst Slack        2.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup rise@10.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        7.332ns  (logic 3.148ns (42.936%)  route 4.184ns (57.064%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.177 r  value_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000     1.177    value_reg[3]_i_131_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.291 r  value_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     1.291    value_reg[3]_i_61_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.625 f  value_reg[3]_i_60/O[1]
                         net (fo=15, routed)          0.846     2.470    value_reg[3]_i_60_n_6
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.303     2.773 r  value[3]_i_23/O
                         net (fo=1, routed)           0.000     2.773    value[3]_i_23_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.306 f  value_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           1.273     4.579    sel0[2]
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.124     4.703 f  value[2]_i_15/O
                         net (fo=1, routed)           0.567     5.271    value[2]_i_15_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.395 r  value[2]_i_4/O
                         net (fo=1, routed)           0.403     5.798    value[2]_i_4_n_0
    SLICE_X63Y26         LUT5 (Prop_lut5_I4_O)        0.124     5.922 r  value[2]_i_1/O
                         net (fo=1, routed)           0.528     6.449    value[2]_i_1_n_0
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X61Y26         FDPE (Setup_fdpe_C_D)       -0.067     8.930    value_reg[2]
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                          -6.449    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup rise@10.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 3.051ns (43.586%)  route 3.949ns (56.414%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.397 r  value_reg[3]_i_131/O[1]
                         net (fo=20, routed)          1.073     2.469    value_reg[3]_i_131_n_6
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.303     2.772 r  value[3]_i_206/O
                         net (fo=1, routed)           0.000     2.772    value[3]_i_206_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  value_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.322    value_reg[3]_i_117_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  value_reg[3]_i_53/CO[3]
                         net (fo=5, routed)           1.317     4.753    sel0[8]
    SLICE_X63Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.877 r  value[3]_i_13/O
                         net (fo=2, routed)           0.331     5.208    value[3]_i_13_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.332 r  value[3]_i_7/O
                         net (fo=1, routed)           0.282     5.614    value[3]_i_7_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     5.738 r  value[3]_i_1/O
                         net (fo=4, routed)           0.379     6.117    value0
    SLICE_X61Y26         FDPE                                         r  value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[0]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X61Y26         FDPE (Setup_fdpe_C_CE)      -0.205     8.792    value_reg[0]
  -------------------------------------------------------------------
                         required time                          8.792    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup rise@10.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 3.051ns (43.586%)  route 3.949ns (56.414%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.397 r  value_reg[3]_i_131/O[1]
                         net (fo=20, routed)          1.073     2.469    value_reg[3]_i_131_n_6
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.303     2.772 r  value[3]_i_206/O
                         net (fo=1, routed)           0.000     2.772    value[3]_i_206_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  value_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.322    value_reg[3]_i_117_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  value_reg[3]_i_53/CO[3]
                         net (fo=5, routed)           1.317     4.753    sel0[8]
    SLICE_X63Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.877 r  value[3]_i_13/O
                         net (fo=2, routed)           0.331     5.208    value[3]_i_13_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.332 r  value[3]_i_7/O
                         net (fo=1, routed)           0.282     5.614    value[3]_i_7_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     5.738 r  value[3]_i_1/O
                         net (fo=4, routed)           0.379     6.117    value0
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X61Y26         FDPE (Setup_fdpe_C_CE)      -0.205     8.792    value_reg[2]
  -------------------------------------------------------------------
                         required time                          8.792    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup rise@10.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 3.051ns (43.586%)  route 3.949ns (56.414%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.397 r  value_reg[3]_i_131/O[1]
                         net (fo=20, routed)          1.073     2.469    value_reg[3]_i_131_n_6
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.303     2.772 r  value[3]_i_206/O
                         net (fo=1, routed)           0.000     2.772    value[3]_i_206_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  value_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.322    value_reg[3]_i_117_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  value_reg[3]_i_53/CO[3]
                         net (fo=5, routed)           1.317     4.753    sel0[8]
    SLICE_X63Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.877 r  value[3]_i_13/O
                         net (fo=2, routed)           0.331     5.208    value[3]_i_13_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.332 r  value[3]_i_7/O
                         net (fo=1, routed)           0.282     5.614    value[3]_i_7_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     5.738 r  value[3]_i_1/O
                         net (fo=4, routed)           0.379     6.117    value0
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X61Y26         FDPE (Setup_fdpe_C_CE)      -0.205     8.792    value_reg[3]
  -------------------------------------------------------------------
                         required time                          8.792    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup rise@10.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        7.257ns  (logic 2.913ns (40.141%)  route 4.344ns (59.859%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.397 r  value_reg[3]_i_131/O[1]
                         net (fo=20, routed)          1.141     2.538    value_reg[3]_i_131_n_6
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.303     2.841 r  value[3]_i_155/O
                         net (fo=1, routed)           0.000     2.841    value[3]_i_155_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.374 r  value_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.374    value_reg[3]_i_76_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.491 f  value_reg[3]_i_30/CO[3]
                         net (fo=4, routed)           2.050     5.541    sel0[4]
    SLICE_X59Y26         LUT6 (Prop_lut6_I1_O)        0.124     5.665 f  value[1]_i_3/O
                         net (fo=1, routed)           0.585     6.250    value[1]_i_3_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.374 r  value[1]_i_1/O
                         net (fo=1, routed)           0.000     6.374    value[1]_i_1_n_0
    SLICE_X60Y26         FDPE                                         r  value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X60Y26         FDPE                                         r  value_reg[1]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X60Y26         FDPE (Setup_fdpe_C_D)        0.077     9.074    value_reg[1]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.785ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup rise@10.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        6.831ns  (logic 2.921ns (42.762%)  route 3.910ns (57.238%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.397 r  value_reg[3]_i_131/O[1]
                         net (fo=20, routed)          1.073     2.469    value_reg[3]_i_131_n_6
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.303     2.772 r  value[3]_i_206/O
                         net (fo=1, routed)           0.000     2.772    value[3]_i_206_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  value_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.322    value_reg[3]_i_117_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 f  value_reg[3]_i_53/CO[3]
                         net (fo=5, routed)           1.317     4.753    sel0[8]
    SLICE_X63Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.877 f  value[3]_i_13/O
                         net (fo=2, routed)           0.571     5.448    value[3]_i_13_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.118     5.566 r  value[3]_i_2/O
                         net (fo=1, routed)           0.382     5.948    value[3]_i_2_n_0
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X61Y26         FDPE (Setup_fdpe_C_D)       -0.264     8.733    value_reg[3]
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup rise@10.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        6.811ns  (logic 3.051ns (44.798%)  route 3.760ns (55.202%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.397 r  value_reg[3]_i_131/O[1]
                         net (fo=20, routed)          1.073     2.469    value_reg[3]_i_131_n_6
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.303     2.772 r  value[3]_i_206/O
                         net (fo=1, routed)           0.000     2.772    value[3]_i_206_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  value_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.322    value_reg[3]_i_117_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  value_reg[3]_i_53/CO[3]
                         net (fo=5, routed)           1.317     4.753    sel0[8]
    SLICE_X63Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.877 r  value[3]_i_13/O
                         net (fo=2, routed)           0.331     5.208    value[3]_i_13_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.332 r  value[3]_i_7/O
                         net (fo=1, routed)           0.282     5.614    value[3]_i_7_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     5.738 r  value[3]_i_1/O
                         net (fo=4, routed)           0.190     5.928    value0
    SLICE_X60Y26         FDPE                                         r  value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X60Y26         FDPE                                         r  value_reg[1]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X60Y26         FDPE (Setup_fdpe_C_CE)      -0.169     8.828    value_reg[1]
  -------------------------------------------------------------------
                         required time                          8.828    
                         arrival time                          -5.928    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup rise@10.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 2.901ns (41.455%)  route 4.097ns (58.545%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.262 r  value_reg[3]_i_132/O[3]
                         net (fo=24, routed)          1.505     2.767    value_reg[3]_i_132_n_4
    SLICE_X57Y24         LUT2 (Prop_lut2_I0_O)        0.306     3.073 r  value[1]_i_24/O
                         net (fo=1, routed)           0.000     3.073    value[1]_i_24_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.605 r  value_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.009     3.614    value_reg[1]_i_8_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.728 r  value_reg[1]_i_4/CO[3]
                         net (fo=3, routed)           1.356     5.084    sel0[0]
    SLICE_X60Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.208 r  value[0]_i_3/O
                         net (fo=1, routed)           0.508     5.716    value[0]_i_3_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.840 r  value[0]_i_2/O
                         net (fo=1, routed)           0.151     5.991    value[0]_i_2_n_0
    SLICE_X61Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.115 r  value[0]_i_1/O
                         net (fo=1, routed)           0.000     6.115    value[0]_i_1_n_0
    SLICE_X61Y26         FDPE                                         r  value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[0]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X61Y26         FDPE (Setup_fdpe_C_D)        0.031     9.028    value_reg[0]
  -------------------------------------------------------------------
                         required time                          9.028    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             7.040ns  (required time - arrival time)
  Source:                 countForEcho_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup rise@10.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 2.148ns (73.683%)  route 0.767ns (26.317%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[1]/Q
                         net (fo=2, routed)           0.767     0.341    countForEcho_reg[1]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.015 r  countForEcho_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.015    countForEcho_reg[0]_i_2_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  countForEcho_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.129    countForEcho_reg[4]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  countForEcho_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.243    countForEcho_reg[8]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  countForEcho_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.357    countForEcho_reg[12]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  countForEcho_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.471    countForEcho_reg[16]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.585 r  countForEcho_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.585    countForEcho_reg[20]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.699 r  countForEcho_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.699    countForEcho_reg[24]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.033 r  countForEcho_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.033    countForEcho_reg[28]_i_1_n_6
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[29]/C
                         clock pessimism              0.578     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.062     9.073    countForEcho_reg[29]
  -------------------------------------------------------------------
                         required time                          9.073    
                         arrival time                          -2.033    
  -------------------------------------------------------------------
                         slack                                  7.040    

Slack (MET) :             7.061ns  (required time - arrival time)
  Source:                 countForEcho_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup rise@10.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 2.127ns (73.492%)  route 0.767ns (26.508%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[1]/Q
                         net (fo=2, routed)           0.767     0.341    countForEcho_reg[1]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.015 r  countForEcho_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.015    countForEcho_reg[0]_i_2_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  countForEcho_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.129    countForEcho_reg[4]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  countForEcho_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.243    countForEcho_reg[8]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  countForEcho_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.357    countForEcho_reg[12]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  countForEcho_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.471    countForEcho_reg[16]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.585 r  countForEcho_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.585    countForEcho_reg[20]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.699 r  countForEcho_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.699    countForEcho_reg[24]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.012 r  countForEcho_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.012    countForEcho_reg[28]_i_1_n_4
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[31]/C
                         clock pessimism              0.578     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.062     9.073    countForEcho_reg[31]
  -------------------------------------------------------------------
                         required time                          9.073    
                         arrival time                          -2.012    
  -------------------------------------------------------------------
                         slack                                  7.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 countForEcho_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup rise@0.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.587    -0.594    clock100
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  countForEcho_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.334    countForEcho_reg[11]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.226 r  countForEcho_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.226    countForEcho_reg[8]_i_1_n_4
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.855    -0.835    clock100
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[11]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X59Y18         FDCE (Hold_fdce_C_D)         0.105    -0.489    countForEcho_reg[11]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 countForEcho_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup rise@0.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.586    -0.595    clock100
    SLICE_X59Y19         FDCE                                         r  countForEcho_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  countForEcho_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.335    countForEcho_reg[15]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  countForEcho_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    countForEcho_reg[12]_i_1_n_4
    SLICE_X59Y19         FDCE                                         r  countForEcho_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.854    -0.836    clock100
    SLICE_X59Y19         FDCE                                         r  countForEcho_reg[15]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X59Y19         FDCE (Hold_fdce_C_D)         0.105    -0.490    countForEcho_reg[15]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 countForEcho_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup rise@0.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.585    -0.596    clock100
    SLICE_X59Y20         FDCE                                         r  countForEcho_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  countForEcho_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.336    countForEcho_reg[19]
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.228 r  countForEcho_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.228    countForEcho_reg[16]_i_1_n_4
    SLICE_X59Y20         FDCE                                         r  countForEcho_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.853    -0.837    clock100
    SLICE_X59Y20         FDCE                                         r  countForEcho_reg[19]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X59Y20         FDCE (Hold_fdce_C_D)         0.105    -0.491    countForEcho_reg[19]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 countForEcho_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup rise@0.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.584    -0.597    clock100
    SLICE_X59Y21         FDCE                                         r  countForEcho_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  countForEcho_reg[23]/Q
                         net (fo=2, routed)           0.119    -0.337    countForEcho_reg[23]
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  countForEcho_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    countForEcho_reg[20]_i_1_n_4
    SLICE_X59Y21         FDCE                                         r  countForEcho_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.852    -0.838    clock100
    SLICE_X59Y21         FDCE                                         r  countForEcho_reg[23]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X59Y21         FDCE (Hold_fdce_C_D)         0.105    -0.492    countForEcho_reg[23]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 countForEcho_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup rise@0.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.582    -0.599    clock100
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  countForEcho_reg[31]/Q
                         net (fo=2, routed)           0.119    -0.339    countForEcho_reg[31]
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.231 r  countForEcho_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.231    countForEcho_reg[28]_i_1_n_4
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.849    -0.841    clock100
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[31]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X59Y23         FDCE (Hold_fdce_C_D)         0.105    -0.494    countForEcho_reg[31]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 countForEcho_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup rise@0.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.589    -0.592    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  countForEcho_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.332    countForEcho_reg[3]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.224 r  countForEcho_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.224    countForEcho_reg[0]_i_2_n_4
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.857    -0.833    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[3]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X59Y16         FDCE (Hold_fdce_C_D)         0.105    -0.487    countForEcho_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 countForEcho_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup rise@0.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.584    -0.597    clock100
    SLICE_X59Y22         FDCE                                         r  countForEcho_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  countForEcho_reg[27]/Q
                         net (fo=2, routed)           0.119    -0.337    countForEcho_reg[27]
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  countForEcho_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    countForEcho_reg[24]_i_1_n_4
    SLICE_X59Y22         FDCE                                         r  countForEcho_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.851    -0.839    clock100
    SLICE_X59Y22         FDCE                                         r  countForEcho_reg[27]/C
                         clock pessimism              0.241    -0.597    
    SLICE_X59Y22         FDCE (Hold_fdce_C_D)         0.105    -0.492    countForEcho_reg[27]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 countForEcho_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup rise@0.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.588    -0.593    clock100
    SLICE_X59Y17         FDCE                                         r  countForEcho_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  countForEcho_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.333    countForEcho_reg[7]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.225 r  countForEcho_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.225    countForEcho_reg[4]_i_1_n_4
    SLICE_X59Y17         FDCE                                         r  countForEcho_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.856    -0.834    clock100
    SLICE_X59Y17         FDCE                                         r  countForEcho_reg[7]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X59Y17         FDCE (Hold_fdce_C_D)         0.105    -0.488    countForEcho_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 countForEcho_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup rise@0.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.587    -0.594    clock100
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  countForEcho_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.333    countForEcho_reg[10]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.222 r  countForEcho_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.222    countForEcho_reg[8]_i_1_n_5
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.855    -0.835    clock100
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[10]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X59Y18         FDCE (Hold_fdce_C_D)         0.105    -0.489    countForEcho_reg[10]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 countForEcho_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup rise@0.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.586    -0.595    clock100
    SLICE_X59Y19         FDCE                                         r  countForEcho_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  countForEcho_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.334    countForEcho_reg[14]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.223 r  countForEcho_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.223    countForEcho_reg[12]_i_1_n_5
    SLICE_X59Y19         FDCE                                         r  countForEcho_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.854    -0.836    clock100
    SLICE_X59Y19         FDCE                                         r  countForEcho_reg[14]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X59Y19         FDCE (Hold_fdce_C_D)         0.105    -0.490    countForEcho_reg[14]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_clkSetup
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    i_clock/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y16     countForEcho_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y18     countForEcho_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y18     countForEcho_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y19     countForEcho_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y19     countForEcho_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y19     countForEcho_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y19     countForEcho_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y20     countForEcho_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y16     countForEcho_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y16     countForEcho_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y18     countForEcho_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y18     countForEcho_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y18     countForEcho_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y18     countForEcho_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y19     countForEcho_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y19     countForEcho_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y19     countForEcho_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y19     countForEcho_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y16     countForEcho_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y16     countForEcho_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y18     countForEcho_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y18     countForEcho_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y18     countForEcho_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y18     countForEcho_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y19     countForEcho_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y19     countForEcho_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y19     countForEcho_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y19     countForEcho_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clkSetup
  To Clock:  clk25_clkSetup

Setup :            0  Failing Endpoints,  Worst Slack       34.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.588ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[0]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup rise@40.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.010ns (41.148%)  route 2.875ns (58.852%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.379     4.010    count0
    SLICE_X63Y40         FDRE                                         r  count_reg[0]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    38.522    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[0]__1/C
                         clock pessimism              0.578    39.099    
                         clock uncertainty           -0.095    39.005    
    SLICE_X63Y40         FDRE (Setup_fdre_C_CE)      -0.407    38.598    count_reg[0]__1
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                 34.588    

Slack (MET) :             34.588ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[1]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup rise@40.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.010ns (41.148%)  route 2.875ns (58.852%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.379     4.010    count0
    SLICE_X63Y40         FDRE                                         r  count_reg[1]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    38.522    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[1]__1/C
                         clock pessimism              0.578    39.099    
                         clock uncertainty           -0.095    39.005    
    SLICE_X63Y40         FDRE (Setup_fdre_C_CE)      -0.407    38.598    count_reg[1]__1
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                 34.588    

Slack (MET) :             34.588ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[2]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup rise@40.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.010ns (41.148%)  route 2.875ns (58.852%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.379     4.010    count0
    SLICE_X63Y40         FDRE                                         r  count_reg[2]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    38.522    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[2]__1/C
                         clock pessimism              0.578    39.099    
                         clock uncertainty           -0.095    39.005    
    SLICE_X63Y40         FDRE (Setup_fdre_C_CE)      -0.407    38.598    count_reg[2]__1
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                 34.588    

Slack (MET) :             34.588ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[3]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup rise@40.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.010ns (41.148%)  route 2.875ns (58.852%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.379     4.010    count0
    SLICE_X63Y40         FDRE                                         r  count_reg[3]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    38.522    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[3]__1/C
                         clock pessimism              0.578    39.099    
                         clock uncertainty           -0.095    39.005    
    SLICE_X63Y40         FDRE (Setup_fdre_C_CE)      -0.407    38.598    count_reg[3]__1
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                 34.588    

Slack (MET) :             34.755ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[4]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup rise@40.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 2.010ns (42.370%)  route 2.734ns (57.630%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.239     3.869    count0
    SLICE_X63Y41         FDRE                                         r  count_reg[4]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    38.523    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[4]__1/C
                         clock pessimism              0.603    39.125    
                         clock uncertainty           -0.095    39.031    
    SLICE_X63Y41         FDRE (Setup_fdre_C_CE)      -0.407    38.624    count_reg[4]__1
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 34.755    

Slack (MET) :             34.755ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[5]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup rise@40.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 2.010ns (42.370%)  route 2.734ns (57.630%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.239     3.869    count0
    SLICE_X63Y41         FDRE                                         r  count_reg[5]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    38.523    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[5]__1/C
                         clock pessimism              0.603    39.125    
                         clock uncertainty           -0.095    39.031    
    SLICE_X63Y41         FDRE (Setup_fdre_C_CE)      -0.407    38.624    count_reg[5]__1
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 34.755    

Slack (MET) :             34.755ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[6]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup rise@40.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 2.010ns (42.370%)  route 2.734ns (57.630%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.239     3.869    count0
    SLICE_X63Y41         FDRE                                         r  count_reg[6]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    38.523    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[6]__1/C
                         clock pessimism              0.603    39.125    
                         clock uncertainty           -0.095    39.031    
    SLICE_X63Y41         FDRE (Setup_fdre_C_CE)      -0.407    38.624    count_reg[6]__1
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 34.755    

Slack (MET) :             34.755ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[7]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup rise@40.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 2.010ns (42.370%)  route 2.734ns (57.630%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.239     3.869    count0
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    38.523    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
                         clock pessimism              0.603    39.125    
                         clock uncertainty           -0.095    39.031    
    SLICE_X63Y41         FDRE (Setup_fdre_C_CE)      -0.407    38.624    count_reg[7]__1
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 34.755    

Slack (MET) :             34.880ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[10]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup rise@40.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 2.010ns (43.761%)  route 2.583ns (56.239%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.088     3.719    count0
    SLICE_X63Y42         FDRE                                         r  count_reg[10]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    38.523    clock25
    SLICE_X63Y42         FDRE                                         r  count_reg[10]__1/C
                         clock pessimism              0.578    39.100    
                         clock uncertainty           -0.095    39.006    
    SLICE_X63Y42         FDRE (Setup_fdre_C_CE)      -0.407    38.599    count_reg[10]__1
  -------------------------------------------------------------------
                         required time                         38.599    
                         arrival time                          -3.719    
  -------------------------------------------------------------------
                         slack                                 34.880    

Slack (MET) :             34.880ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[11]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup rise@40.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 2.010ns (43.761%)  route 2.583ns (56.239%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.088     3.719    count0
    SLICE_X63Y42         FDRE                                         r  count_reg[11]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    38.523    clock25
    SLICE_X63Y42         FDRE                                         r  count_reg[11]__1/C
                         clock pessimism              0.578    39.100    
                         clock uncertainty           -0.095    39.006    
    SLICE_X63Y42         FDRE (Setup_fdre_C_CE)      -0.407    38.599    count_reg[11]__1
  -------------------------------------------------------------------
                         required time                         38.599    
                         arrival time                          -3.719    
  -------------------------------------------------------------------
                         slack                                 34.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count_reg[31]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[31]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup rise@0.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    clock25
    SLICE_X63Y47         FDRE                                         r  count_reg[31]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  count_reg[31]__1/Q
                         net (fo=4, routed)           0.118    -0.326    count_reg[31]__1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.218 r  count_reg[28]__1_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.218    count_reg[28]__1_i_1_n_4
    SLICE_X63Y47         FDRE                                         r  count_reg[31]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    clock25
    SLICE_X63Y47         FDRE                                         r  count_reg[31]__1/C
                         clock pessimism              0.237    -0.585    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.105    -0.480    count_reg[31]__1
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[3]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[3]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup rise@0.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[3]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  count_reg[3]__1/Q
                         net (fo=2, routed)           0.120    -0.326    count_reg[3]__1_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.218 r  count_reg[0]__1_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.218    count_reg[0]__1_i_3_n_4
    SLICE_X63Y40         FDRE                                         r  count_reg[3]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[3]__1/C
                         clock pessimism              0.237    -0.587    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.105    -0.482    count_reg[3]__1
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[4]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[4]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup rise@0.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[4]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  count_reg[4]__1/Q
                         net (fo=2, routed)           0.116    -0.330    count_reg[4]__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.215 r  count_reg[4]__1_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.215    count_reg[4]__1_i_1_n_7
    SLICE_X63Y41         FDRE                                         r  count_reg[4]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[4]__1/C
                         clock pessimism              0.237    -0.587    
    SLICE_X63Y41         FDRE (Hold_fdre_C_D)         0.105    -0.482    count_reg[4]__1
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[24]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[24]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup rise@0.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[24]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  count_reg[24]__1/Q
                         net (fo=4, routed)           0.117    -0.328    count_reg[24]__1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.213 r  count_reg[24]__1_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.213    count_reg[24]__1_i_1_n_7
    SLICE_X63Y46         FDRE                                         r  count_reg[24]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[24]__1/C
                         clock pessimism              0.237    -0.586    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.105    -0.481    count_reg[24]__1
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[28]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[28]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup rise@0.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    clock25
    SLICE_X63Y47         FDRE                                         r  count_reg[28]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  count_reg[28]__1/Q
                         net (fo=3, routed)           0.117    -0.327    count_reg[28]__1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.212 r  count_reg[28]__1_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.212    count_reg[28]__1_i_1_n_7
    SLICE_X63Y47         FDRE                                         r  count_reg[28]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    clock25
    SLICE_X63Y47         FDRE                                         r  count_reg[28]__1/C
                         clock pessimism              0.237    -0.585    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.105    -0.480    count_reg[28]__1
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 count_reg[10]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[10]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup rise@0.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    clock25
    SLICE_X63Y42         FDRE                                         r  count_reg[10]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  count_reg[10]__1/Q
                         net (fo=3, routed)           0.122    -0.325    count_reg[10]__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.214 r  count_reg[8]__1_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.214    count_reg[8]__1_i_1_n_5
    SLICE_X63Y42         FDRE                                         r  count_reg[10]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    clock25
    SLICE_X63Y42         FDRE                                         r  count_reg[10]__1/C
                         clock pessimism              0.237    -0.587    
    SLICE_X63Y42         FDRE (Hold_fdre_C_D)         0.105    -0.482    count_reg[10]__1
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 count_reg[26]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[26]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup rise@0.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[26]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  count_reg[26]__1/Q
                         net (fo=3, routed)           0.122    -0.324    count_reg[26]__1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.213 r  count_reg[24]__1_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.213    count_reg[24]__1_i_1_n_5
    SLICE_X63Y46         FDRE                                         r  count_reg[26]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[26]__1/C
                         clock pessimism              0.237    -0.586    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.105    -0.481    count_reg[26]__1
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 count_reg[2]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[2]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup rise@0.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[2]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  count_reg[2]__1/Q
                         net (fo=2, routed)           0.122    -0.325    count_reg[2]__1_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.214 r  count_reg[0]__1_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.214    count_reg[0]__1_i_3_n_5
    SLICE_X63Y40         FDRE                                         r  count_reg[2]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[2]__1/C
                         clock pessimism              0.237    -0.587    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.105    -0.482    count_reg[2]__1
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 count_reg[23]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[23]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup rise@0.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.846%)  route 0.129ns (34.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    clock25
    SLICE_X63Y45         FDRE                                         r  count_reg[23]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  count_reg[23]__1/Q
                         net (fo=4, routed)           0.129    -0.316    count_reg[23]__1_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.208 r  count_reg[20]__1_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.208    count_reg[20]__1_i_1_n_4
    SLICE_X63Y45         FDRE                                         r  count_reg[23]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y45         FDRE                                         r  count_reg[23]__1/C
                         clock pessimism              0.237    -0.586    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.105    -0.481    count_reg[23]__1
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[7]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup rise@0.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.802%)  route 0.129ns (34.198%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.129    -0.317    count_reg[7]__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.209 r  count_reg[4]__1_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    count_reg[4]__1_i_1_n_4
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
                         clock pessimism              0.237    -0.587    
    SLICE_X63Y41         FDRE (Hold_fdre_C_D)         0.105    -0.482    count_reg[7]__1
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clkSetup
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    i_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y44     JA_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y40     count_reg[0]__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y42     count_reg[10]__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y42     count_reg[11]__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y43     count_reg[12]__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y43     count_reg[13]__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y43     count_reg[14]__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y43     count_reg[15]__1/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y44     JA_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y44     JA_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y40     count_reg[0]__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y40     count_reg[0]__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y42     count_reg[10]__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y42     count_reg[10]__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y42     count_reg[11]__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y42     count_reg[11]__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y43     count_reg[12]__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y43     count_reg[12]__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y44     JA_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y44     JA_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y40     count_reg[0]__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y40     count_reg[0]__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y42     count_reg[10]__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y42     count_reg[10]__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y42     count_reg[11]__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y42     count_reg[11]__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y43     count_reg[12]__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y43     count_reg[12]__1/C



---------------------------------------------------------------------------------------------------
From Clock:  clk50_clkSetup
  To Clock:  clk50_clkSetup

Setup :            0  Failing Endpoints,  Worst Slack       11.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.161ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[16]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup rise@20.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 3.507ns (43.280%)  route 4.596ns (56.720%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.534     7.228    count[0]__0_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  count_reg[16]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.509    18.513    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[16]__0/C
                         clock pessimism              0.484    18.997    
                         clock uncertainty           -0.084    18.913    
    SLICE_X60Y50         FDRE (Setup_fdre_C_R)       -0.524    18.389    count_reg[16]__0
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                 11.161    

Slack (MET) :             11.161ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[17]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup rise@20.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 3.507ns (43.280%)  route 4.596ns (56.720%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.534     7.228    count[0]__0_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  count_reg[17]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.509    18.513    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[17]__0/C
                         clock pessimism              0.484    18.997    
                         clock uncertainty           -0.084    18.913    
    SLICE_X60Y50         FDRE (Setup_fdre_C_R)       -0.524    18.389    count_reg[17]__0
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                 11.161    

Slack (MET) :             11.161ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[18]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup rise@20.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 3.507ns (43.280%)  route 4.596ns (56.720%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.534     7.228    count[0]__0_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  count_reg[18]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.509    18.513    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[18]__0/C
                         clock pessimism              0.484    18.997    
                         clock uncertainty           -0.084    18.913    
    SLICE_X60Y50         FDRE (Setup_fdre_C_R)       -0.524    18.389    count_reg[18]__0
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                 11.161    

Slack (MET) :             11.161ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[19]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup rise@20.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 3.507ns (43.280%)  route 4.596ns (56.720%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.534     7.228    count[0]__0_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  count_reg[19]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.509    18.513    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[19]__0/C
                         clock pessimism              0.484    18.997    
                         clock uncertainty           -0.084    18.913    
    SLICE_X60Y50         FDRE (Setup_fdre_C_R)       -0.524    18.389    count_reg[19]__0
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                 11.161    

Slack (MET) :             11.253ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[4]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup rise@20.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 3.507ns (43.212%)  route 4.609ns (56.788%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.547     7.241    count[0]__0_i_1_n_0
    SLICE_X60Y47         FDRE                                         r  count_reg[4]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.519    18.524    clock50
    SLICE_X60Y47         FDRE                                         r  count_reg[4]__0/C
                         clock pessimism              0.578    19.101    
                         clock uncertainty           -0.084    19.018    
    SLICE_X60Y47         FDRE (Setup_fdre_C_R)       -0.524    18.494    count_reg[4]__0
  -------------------------------------------------------------------
                         required time                         18.494    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                 11.253    

Slack (MET) :             11.253ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[5]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup rise@20.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 3.507ns (43.212%)  route 4.609ns (56.788%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.547     7.241    count[0]__0_i_1_n_0
    SLICE_X60Y47         FDRE                                         r  count_reg[5]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.519    18.524    clock50
    SLICE_X60Y47         FDRE                                         r  count_reg[5]__0/C
                         clock pessimism              0.578    19.101    
                         clock uncertainty           -0.084    19.018    
    SLICE_X60Y47         FDRE (Setup_fdre_C_R)       -0.524    18.494    count_reg[5]__0
  -------------------------------------------------------------------
                         required time                         18.494    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                 11.253    

Slack (MET) :             11.253ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[6]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup rise@20.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 3.507ns (43.212%)  route 4.609ns (56.788%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.547     7.241    count[0]__0_i_1_n_0
    SLICE_X60Y47         FDRE                                         r  count_reg[6]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.519    18.524    clock50
    SLICE_X60Y47         FDRE                                         r  count_reg[6]__0/C
                         clock pessimism              0.578    19.101    
                         clock uncertainty           -0.084    19.018    
    SLICE_X60Y47         FDRE (Setup_fdre_C_R)       -0.524    18.494    count_reg[6]__0
  -------------------------------------------------------------------
                         required time                         18.494    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                 11.253    

Slack (MET) :             11.253ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[7]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup rise@20.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 3.507ns (43.212%)  route 4.609ns (56.788%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.547     7.241    count[0]__0_i_1_n_0
    SLICE_X60Y47         FDRE                                         r  count_reg[7]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.519    18.524    clock50
    SLICE_X60Y47         FDRE                                         r  count_reg[7]__0/C
                         clock pessimism              0.578    19.101    
                         clock uncertainty           -0.084    19.018    
    SLICE_X60Y47         FDRE (Setup_fdre_C_R)       -0.524    18.494    count_reg[7]__0
  -------------------------------------------------------------------
                         required time                         18.494    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                 11.253    

Slack (MET) :             11.308ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[20]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup rise@20.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 3.507ns (44.082%)  route 4.449ns (55.918%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.387     7.081    count[0]__0_i_1_n_0
    SLICE_X60Y51         FDRE                                         r  count_reg[20]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.509    18.513    clock50
    SLICE_X60Y51         FDRE                                         r  count_reg[20]__0/C
                         clock pessimism              0.484    18.997    
                         clock uncertainty           -0.084    18.913    
    SLICE_X60Y51         FDRE (Setup_fdre_C_R)       -0.524    18.389    count_reg[20]__0
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 11.308    

Slack (MET) :             11.308ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[21]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup rise@20.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 3.507ns (44.082%)  route 4.449ns (55.918%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.387     7.081    count[0]__0_i_1_n_0
    SLICE_X60Y51         FDRE                                         r  count_reg[21]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.509    18.513    clock50
    SLICE_X60Y51         FDRE                                         r  count_reg[21]__0/C
                         clock pessimism              0.484    18.997    
                         clock uncertainty           -0.084    18.913    
    SLICE_X60Y51         FDRE (Setup_fdre_C_R)       -0.524    18.389    count_reg[21]__0
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 11.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[16]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup rise@0.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.047 r  count_reg[16]__0_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.047    count_reg[16]__0_i_1_n_7
    SLICE_X60Y50         FDRE                                         r  count_reg[16]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[16]__0/C
                         clock pessimism              0.508    -0.318    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134    -0.184    count_reg[16]__0
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[18]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup rise@0.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.034 r  count_reg[16]__0_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.034    count_reg[16]__0_i_1_n_5
    SLICE_X60Y50         FDRE                                         r  count_reg[18]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[18]__0/C
                         clock pessimism              0.508    -0.318    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134    -0.184    count_reg[18]__0
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[17]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup rise@0.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.011 r  count_reg[16]__0_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.011    count_reg[16]__0_i_1_n_6
    SLICE_X60Y50         FDRE                                         r  count_reg[17]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[17]__0/C
                         clock pessimism              0.508    -0.318    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134    -0.184    count_reg[17]__0
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[19]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup rise@0.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.451ns (78.139%)  route 0.126ns (21.861%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.009 r  count_reg[16]__0_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.009    count_reg[16]__0_i_1_n_4
    SLICE_X60Y50         FDRE                                         r  count_reg[19]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[19]__0/C
                         clock pessimism              0.508    -0.318    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134    -0.184    count_reg[19]__0
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[20]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup rise@0.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.453ns (78.214%)  route 0.126ns (21.786%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.060 r  count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    count_reg[16]__0_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.007 r  count_reg[20]__0_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.007    count_reg[20]__0_i_1_n_7
    SLICE_X60Y51         FDRE                                         r  count_reg[20]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y51         FDRE                                         r  count_reg[20]__0/C
                         clock pessimism              0.508    -0.318    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134    -0.184    count_reg[20]__0
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[22]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup rise@0.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.466ns (78.693%)  route 0.126ns (21.307%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.060 r  count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    count_reg[16]__0_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.006 r  count_reg[20]__0_i_1/O[2]
                         net (fo=1, routed)           0.000     0.006    count_reg[20]__0_i_1_n_5
    SLICE_X60Y51         FDRE                                         r  count_reg[22]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y51         FDRE                                         r  count_reg[22]__0/C
                         clock pessimism              0.508    -0.318    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134    -0.184    count_reg[22]__0
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[21]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup rise@0.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.489ns (79.489%)  route 0.126ns (20.511%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.060 r  count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    count_reg[16]__0_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.029 r  count_reg[20]__0_i_1/O[1]
                         net (fo=1, routed)           0.000     0.029    count_reg[20]__0_i_1_n_6
    SLICE_X60Y51         FDRE                                         r  count_reg[21]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y51         FDRE                                         r  count_reg[21]__0/C
                         clock pessimism              0.508    -0.318    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134    -0.184    count_reg[21]__0
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[23]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup rise@0.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.491ns (79.556%)  route 0.126ns (20.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.060 r  count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    count_reg[16]__0_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.031 r  count_reg[20]__0_i_1/O[3]
                         net (fo=1, routed)           0.000     0.031    count_reg[20]__0_i_1_n_4
    SLICE_X60Y51         FDRE                                         r  count_reg[23]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y51         FDRE                                         r  count_reg[23]__0/C
                         clock pessimism              0.508    -0.318    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134    -0.184    count_reg[23]__0
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[24]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup rise@0.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.493ns (79.622%)  route 0.126ns (20.378%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.060 r  count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    count_reg[16]__0_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.020 r  count_reg[20]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    count_reg[20]__0_i_1_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.033 r  count_reg[24]__0_i_1/O[0]
                         net (fo=1, routed)           0.000     0.033    count_reg[24]__0_i_1_n_7
    SLICE_X60Y52         FDRE                                         r  count_reg[24]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y52         FDRE                                         r  count_reg[24]__0/C
                         clock pessimism              0.508    -0.318    
    SLICE_X60Y52         FDRE (Hold_fdre_C_D)         0.134    -0.184    count_reg[24]__0
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[26]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup rise@0.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.506ns (80.041%)  route 0.126ns (19.959%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.060 r  count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    count_reg[16]__0_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.020 r  count_reg[20]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    count_reg[20]__0_i_1_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.046 r  count_reg[24]__0_i_1/O[2]
                         net (fo=1, routed)           0.000     0.046    count_reg[24]__0_i_1_n_5
    SLICE_X60Y52         FDRE                                         r  count_reg[26]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y52         FDRE                                         r  count_reg[26]__0/C
                         clock pessimism              0.508    -0.318    
    SLICE_X60Y52         FDRE (Hold_fdre_C_D)         0.134    -0.184    count_reg[26]__0
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50_clkSetup
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    i_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X62Y50     JA_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y0      count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y46     count_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y2      count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y48     count_reg[10]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y2      count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y48     count_reg[11]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y3      count_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y50     JA_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y50     JA_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y0      count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y0      count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y46     count_reg[0]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y46     count_reg[0]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y2      count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y2      count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y48     count_reg[10]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y48     count_reg[10]__0/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y50     JA_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y50     JA_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y0      count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y0      count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y46     count_reg[0]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y46     count_reg[0]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y2      count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y2      count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y48     count_reg[10]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y48     count_reg[10]__0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clkSetup
  To Clock:  clkfbout_clkSetup

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clkSetup
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    i_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_clkSetup_1
  To Clock:  clk100_clkSetup_1

Setup :            0  Failing Endpoints,  Worst Slack        2.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup_1 rise@10.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        7.332ns  (logic 3.148ns (42.936%)  route 4.184ns (57.064%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.177 r  value_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000     1.177    value_reg[3]_i_131_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.291 r  value_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     1.291    value_reg[3]_i_61_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.625 f  value_reg[3]_i_60/O[1]
                         net (fo=15, routed)          0.846     2.470    value_reg[3]_i_60_n_6
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.303     2.773 r  value[3]_i_23/O
                         net (fo=1, routed)           0.000     2.773    value[3]_i_23_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.306 f  value_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           1.273     4.579    sel0[2]
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.124     4.703 f  value[2]_i_15/O
                         net (fo=1, routed)           0.567     5.271    value[2]_i_15_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.395 r  value[2]_i_4/O
                         net (fo=1, routed)           0.403     5.798    value[2]_i_4_n_0
    SLICE_X63Y26         LUT5 (Prop_lut5_I4_O)        0.124     5.922 r  value[2]_i_1/O
                         net (fo=1, routed)           0.528     6.449    value[2]_i_1_n_0
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.998    
    SLICE_X61Y26         FDPE (Setup_fdpe_C_D)       -0.067     8.931    value_reg[2]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -6.449    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup_1 rise@10.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 3.051ns (43.586%)  route 3.949ns (56.414%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.397 r  value_reg[3]_i_131/O[1]
                         net (fo=20, routed)          1.073     2.469    value_reg[3]_i_131_n_6
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.303     2.772 r  value[3]_i_206/O
                         net (fo=1, routed)           0.000     2.772    value[3]_i_206_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  value_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.322    value_reg[3]_i_117_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  value_reg[3]_i_53/CO[3]
                         net (fo=5, routed)           1.317     4.753    sel0[8]
    SLICE_X63Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.877 r  value[3]_i_13/O
                         net (fo=2, routed)           0.331     5.208    value[3]_i_13_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.332 r  value[3]_i_7/O
                         net (fo=1, routed)           0.282     5.614    value[3]_i_7_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     5.738 r  value[3]_i_1/O
                         net (fo=4, routed)           0.379     6.117    value0
    SLICE_X61Y26         FDPE                                         r  value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[0]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.998    
    SLICE_X61Y26         FDPE (Setup_fdpe_C_CE)      -0.205     8.793    value_reg[0]
  -------------------------------------------------------------------
                         required time                          8.793    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.676    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup_1 rise@10.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 3.051ns (43.586%)  route 3.949ns (56.414%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.397 r  value_reg[3]_i_131/O[1]
                         net (fo=20, routed)          1.073     2.469    value_reg[3]_i_131_n_6
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.303     2.772 r  value[3]_i_206/O
                         net (fo=1, routed)           0.000     2.772    value[3]_i_206_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  value_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.322    value_reg[3]_i_117_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  value_reg[3]_i_53/CO[3]
                         net (fo=5, routed)           1.317     4.753    sel0[8]
    SLICE_X63Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.877 r  value[3]_i_13/O
                         net (fo=2, routed)           0.331     5.208    value[3]_i_13_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.332 r  value[3]_i_7/O
                         net (fo=1, routed)           0.282     5.614    value[3]_i_7_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     5.738 r  value[3]_i_1/O
                         net (fo=4, routed)           0.379     6.117    value0
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.998    
    SLICE_X61Y26         FDPE (Setup_fdpe_C_CE)      -0.205     8.793    value_reg[2]
  -------------------------------------------------------------------
                         required time                          8.793    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.676    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup_1 rise@10.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 3.051ns (43.586%)  route 3.949ns (56.414%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.397 r  value_reg[3]_i_131/O[1]
                         net (fo=20, routed)          1.073     2.469    value_reg[3]_i_131_n_6
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.303     2.772 r  value[3]_i_206/O
                         net (fo=1, routed)           0.000     2.772    value[3]_i_206_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  value_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.322    value_reg[3]_i_117_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  value_reg[3]_i_53/CO[3]
                         net (fo=5, routed)           1.317     4.753    sel0[8]
    SLICE_X63Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.877 r  value[3]_i_13/O
                         net (fo=2, routed)           0.331     5.208    value[3]_i_13_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.332 r  value[3]_i_7/O
                         net (fo=1, routed)           0.282     5.614    value[3]_i_7_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     5.738 r  value[3]_i_1/O
                         net (fo=4, routed)           0.379     6.117    value0
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.998    
    SLICE_X61Y26         FDPE (Setup_fdpe_C_CE)      -0.205     8.793    value_reg[3]
  -------------------------------------------------------------------
                         required time                          8.793    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.676    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup_1 rise@10.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        7.257ns  (logic 2.913ns (40.141%)  route 4.344ns (59.859%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.397 r  value_reg[3]_i_131/O[1]
                         net (fo=20, routed)          1.141     2.538    value_reg[3]_i_131_n_6
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.303     2.841 r  value[3]_i_155/O
                         net (fo=1, routed)           0.000     2.841    value[3]_i_155_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.374 r  value_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.374    value_reg[3]_i_76_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.491 f  value_reg[3]_i_30/CO[3]
                         net (fo=4, routed)           2.050     5.541    sel0[4]
    SLICE_X59Y26         LUT6 (Prop_lut6_I1_O)        0.124     5.665 f  value[1]_i_3/O
                         net (fo=1, routed)           0.585     6.250    value[1]_i_3_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.374 r  value[1]_i_1/O
                         net (fo=1, routed)           0.000     6.374    value[1]_i_1_n_0
    SLICE_X60Y26         FDPE                                         r  value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X60Y26         FDPE                                         r  value_reg[1]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.998    
    SLICE_X60Y26         FDPE (Setup_fdpe_C_D)        0.077     9.075    value_reg[1]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.786ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup_1 rise@10.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        6.831ns  (logic 2.921ns (42.762%)  route 3.910ns (57.238%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.397 r  value_reg[3]_i_131/O[1]
                         net (fo=20, routed)          1.073     2.469    value_reg[3]_i_131_n_6
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.303     2.772 r  value[3]_i_206/O
                         net (fo=1, routed)           0.000     2.772    value[3]_i_206_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  value_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.322    value_reg[3]_i_117_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 f  value_reg[3]_i_53/CO[3]
                         net (fo=5, routed)           1.317     4.753    sel0[8]
    SLICE_X63Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.877 f  value[3]_i_13/O
                         net (fo=2, routed)           0.571     5.448    value[3]_i_13_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.118     5.566 r  value[3]_i_2/O
                         net (fo=1, routed)           0.382     5.948    value[3]_i_2_n_0
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.998    
    SLICE_X61Y26         FDPE (Setup_fdpe_C_D)       -0.264     8.734    value_reg[3]
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                  2.786    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup_1 rise@10.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        6.811ns  (logic 3.051ns (44.798%)  route 3.760ns (55.202%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.397 r  value_reg[3]_i_131/O[1]
                         net (fo=20, routed)          1.073     2.469    value_reg[3]_i_131_n_6
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.303     2.772 r  value[3]_i_206/O
                         net (fo=1, routed)           0.000     2.772    value[3]_i_206_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  value_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.322    value_reg[3]_i_117_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  value_reg[3]_i_53/CO[3]
                         net (fo=5, routed)           1.317     4.753    sel0[8]
    SLICE_X63Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.877 r  value[3]_i_13/O
                         net (fo=2, routed)           0.331     5.208    value[3]_i_13_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.332 r  value[3]_i_7/O
                         net (fo=1, routed)           0.282     5.614    value[3]_i_7_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     5.738 r  value[3]_i_1/O
                         net (fo=4, routed)           0.190     5.928    value0
    SLICE_X60Y26         FDPE                                         r  value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X60Y26         FDPE                                         r  value_reg[1]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.998    
    SLICE_X60Y26         FDPE (Setup_fdpe_C_CE)      -0.169     8.829    value_reg[1]
  -------------------------------------------------------------------
                         required time                          8.829    
                         arrival time                          -5.928    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup_1 rise@10.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 2.901ns (41.455%)  route 4.097ns (58.545%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.262 r  value_reg[3]_i_132/O[3]
                         net (fo=24, routed)          1.505     2.767    value_reg[3]_i_132_n_4
    SLICE_X57Y24         LUT2 (Prop_lut2_I0_O)        0.306     3.073 r  value[1]_i_24/O
                         net (fo=1, routed)           0.000     3.073    value[1]_i_24_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.605 r  value_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.009     3.614    value_reg[1]_i_8_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.728 r  value_reg[1]_i_4/CO[3]
                         net (fo=3, routed)           1.356     5.084    sel0[0]
    SLICE_X60Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.208 r  value[0]_i_3/O
                         net (fo=1, routed)           0.508     5.716    value[0]_i_3_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.840 r  value[0]_i_2/O
                         net (fo=1, routed)           0.151     5.991    value[0]_i_2_n_0
    SLICE_X61Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.115 r  value[0]_i_1/O
                         net (fo=1, routed)           0.000     6.115    value[0]_i_1_n_0
    SLICE_X61Y26         FDPE                                         r  value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[0]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.998    
    SLICE_X61Y26         FDPE (Setup_fdpe_C_D)        0.031     9.029    value_reg[0]
  -------------------------------------------------------------------
                         required time                          9.029    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             7.041ns  (required time - arrival time)
  Source:                 countForEcho_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup_1 rise@10.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 2.148ns (73.683%)  route 0.767ns (26.317%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[1]/Q
                         net (fo=2, routed)           0.767     0.341    countForEcho_reg[1]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.015 r  countForEcho_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.015    countForEcho_reg[0]_i_2_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  countForEcho_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.129    countForEcho_reg[4]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  countForEcho_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.243    countForEcho_reg[8]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  countForEcho_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.357    countForEcho_reg[12]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  countForEcho_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.471    countForEcho_reg[16]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.585 r  countForEcho_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.585    countForEcho_reg[20]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.699 r  countForEcho_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.699    countForEcho_reg[24]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.033 r  countForEcho_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.033    countForEcho_reg[28]_i_1_n_6
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[29]/C
                         clock pessimism              0.578     9.085    
                         clock uncertainty           -0.074     9.012    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.062     9.074    countForEcho_reg[29]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -2.033    
  -------------------------------------------------------------------
                         slack                                  7.041    

Slack (MET) :             7.062ns  (required time - arrival time)
  Source:                 countForEcho_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup_1 rise@10.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 2.127ns (73.492%)  route 0.767ns (26.508%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[1]/Q
                         net (fo=2, routed)           0.767     0.341    countForEcho_reg[1]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.015 r  countForEcho_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.015    countForEcho_reg[0]_i_2_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  countForEcho_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.129    countForEcho_reg[4]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  countForEcho_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.243    countForEcho_reg[8]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  countForEcho_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.357    countForEcho_reg[12]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  countForEcho_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.471    countForEcho_reg[16]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.585 r  countForEcho_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.585    countForEcho_reg[20]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.699 r  countForEcho_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.699    countForEcho_reg[24]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.012 r  countForEcho_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.012    countForEcho_reg[28]_i_1_n_4
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[31]/C
                         clock pessimism              0.578     9.085    
                         clock uncertainty           -0.074     9.012    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.062     9.074    countForEcho_reg[31]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -2.012    
  -------------------------------------------------------------------
                         slack                                  7.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 countForEcho_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup_1 rise@0.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.587    -0.594    clock100
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  countForEcho_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.334    countForEcho_reg[11]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.226 r  countForEcho_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.226    countForEcho_reg[8]_i_1_n_4
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.855    -0.835    clock100
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[11]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X59Y18         FDCE (Hold_fdce_C_D)         0.105    -0.489    countForEcho_reg[11]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 countForEcho_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup_1 rise@0.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.586    -0.595    clock100
    SLICE_X59Y19         FDCE                                         r  countForEcho_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  countForEcho_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.335    countForEcho_reg[15]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  countForEcho_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    countForEcho_reg[12]_i_1_n_4
    SLICE_X59Y19         FDCE                                         r  countForEcho_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.854    -0.836    clock100
    SLICE_X59Y19         FDCE                                         r  countForEcho_reg[15]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X59Y19         FDCE (Hold_fdce_C_D)         0.105    -0.490    countForEcho_reg[15]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 countForEcho_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup_1 rise@0.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.585    -0.596    clock100
    SLICE_X59Y20         FDCE                                         r  countForEcho_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  countForEcho_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.336    countForEcho_reg[19]
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.228 r  countForEcho_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.228    countForEcho_reg[16]_i_1_n_4
    SLICE_X59Y20         FDCE                                         r  countForEcho_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.853    -0.837    clock100
    SLICE_X59Y20         FDCE                                         r  countForEcho_reg[19]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X59Y20         FDCE (Hold_fdce_C_D)         0.105    -0.491    countForEcho_reg[19]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 countForEcho_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup_1 rise@0.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.584    -0.597    clock100
    SLICE_X59Y21         FDCE                                         r  countForEcho_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  countForEcho_reg[23]/Q
                         net (fo=2, routed)           0.119    -0.337    countForEcho_reg[23]
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  countForEcho_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    countForEcho_reg[20]_i_1_n_4
    SLICE_X59Y21         FDCE                                         r  countForEcho_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.852    -0.838    clock100
    SLICE_X59Y21         FDCE                                         r  countForEcho_reg[23]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X59Y21         FDCE (Hold_fdce_C_D)         0.105    -0.492    countForEcho_reg[23]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 countForEcho_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup_1 rise@0.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.582    -0.599    clock100
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  countForEcho_reg[31]/Q
                         net (fo=2, routed)           0.119    -0.339    countForEcho_reg[31]
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.231 r  countForEcho_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.231    countForEcho_reg[28]_i_1_n_4
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.849    -0.841    clock100
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[31]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X59Y23         FDCE (Hold_fdce_C_D)         0.105    -0.494    countForEcho_reg[31]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 countForEcho_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup_1 rise@0.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.589    -0.592    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  countForEcho_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.332    countForEcho_reg[3]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.224 r  countForEcho_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.224    countForEcho_reg[0]_i_2_n_4
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.857    -0.833    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[3]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X59Y16         FDCE (Hold_fdce_C_D)         0.105    -0.487    countForEcho_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 countForEcho_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup_1 rise@0.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.584    -0.597    clock100
    SLICE_X59Y22         FDCE                                         r  countForEcho_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  countForEcho_reg[27]/Q
                         net (fo=2, routed)           0.119    -0.337    countForEcho_reg[27]
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  countForEcho_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    countForEcho_reg[24]_i_1_n_4
    SLICE_X59Y22         FDCE                                         r  countForEcho_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.851    -0.839    clock100
    SLICE_X59Y22         FDCE                                         r  countForEcho_reg[27]/C
                         clock pessimism              0.241    -0.597    
    SLICE_X59Y22         FDCE (Hold_fdce_C_D)         0.105    -0.492    countForEcho_reg[27]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 countForEcho_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup_1 rise@0.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.588    -0.593    clock100
    SLICE_X59Y17         FDCE                                         r  countForEcho_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  countForEcho_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.333    countForEcho_reg[7]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.225 r  countForEcho_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.225    countForEcho_reg[4]_i_1_n_4
    SLICE_X59Y17         FDCE                                         r  countForEcho_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.856    -0.834    clock100
    SLICE_X59Y17         FDCE                                         r  countForEcho_reg[7]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X59Y17         FDCE (Hold_fdce_C_D)         0.105    -0.488    countForEcho_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 countForEcho_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup_1 rise@0.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.587    -0.594    clock100
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  countForEcho_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.333    countForEcho_reg[10]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.222 r  countForEcho_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.222    countForEcho_reg[8]_i_1_n_5
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.855    -0.835    clock100
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[10]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X59Y18         FDCE (Hold_fdce_C_D)         0.105    -0.489    countForEcho_reg[10]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 countForEcho_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup_1 rise@0.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.586    -0.595    clock100
    SLICE_X59Y19         FDCE                                         r  countForEcho_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  countForEcho_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.334    countForEcho_reg[14]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.223 r  countForEcho_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.223    countForEcho_reg[12]_i_1_n_5
    SLICE_X59Y19         FDCE                                         r  countForEcho_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.854    -0.836    clock100
    SLICE_X59Y19         FDCE                                         r  countForEcho_reg[14]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X59Y19         FDCE (Hold_fdce_C_D)         0.105    -0.490    countForEcho_reg[14]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_clkSetup_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    i_clock/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y16     countForEcho_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y18     countForEcho_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y18     countForEcho_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y19     countForEcho_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y19     countForEcho_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y19     countForEcho_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y19     countForEcho_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y20     countForEcho_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y16     countForEcho_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y16     countForEcho_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y18     countForEcho_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y18     countForEcho_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y18     countForEcho_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y18     countForEcho_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y19     countForEcho_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y19     countForEcho_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y19     countForEcho_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y19     countForEcho_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y16     countForEcho_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y16     countForEcho_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y18     countForEcho_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y18     countForEcho_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y18     countForEcho_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y18     countForEcho_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y19     countForEcho_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y19     countForEcho_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y19     countForEcho_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y19     countForEcho_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clkSetup_1
  To Clock:  clk25_clkSetup_1

Setup :            0  Failing Endpoints,  Worst Slack       34.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.591ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[0]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup_1 rise@40.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.010ns (41.148%)  route 2.875ns (58.852%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.379     4.010    count0
    SLICE_X63Y40         FDRE                                         r  count_reg[0]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    38.522    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[0]__1/C
                         clock pessimism              0.578    39.099    
                         clock uncertainty           -0.091    39.008    
    SLICE_X63Y40         FDRE (Setup_fdre_C_CE)      -0.407    38.601    count_reg[0]__1
  -------------------------------------------------------------------
                         required time                         38.601    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                 34.591    

Slack (MET) :             34.591ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[1]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup_1 rise@40.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.010ns (41.148%)  route 2.875ns (58.852%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.379     4.010    count0
    SLICE_X63Y40         FDRE                                         r  count_reg[1]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    38.522    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[1]__1/C
                         clock pessimism              0.578    39.099    
                         clock uncertainty           -0.091    39.008    
    SLICE_X63Y40         FDRE (Setup_fdre_C_CE)      -0.407    38.601    count_reg[1]__1
  -------------------------------------------------------------------
                         required time                         38.601    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                 34.591    

Slack (MET) :             34.591ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[2]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup_1 rise@40.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.010ns (41.148%)  route 2.875ns (58.852%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.379     4.010    count0
    SLICE_X63Y40         FDRE                                         r  count_reg[2]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    38.522    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[2]__1/C
                         clock pessimism              0.578    39.099    
                         clock uncertainty           -0.091    39.008    
    SLICE_X63Y40         FDRE (Setup_fdre_C_CE)      -0.407    38.601    count_reg[2]__1
  -------------------------------------------------------------------
                         required time                         38.601    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                 34.591    

Slack (MET) :             34.591ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[3]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup_1 rise@40.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.010ns (41.148%)  route 2.875ns (58.852%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.379     4.010    count0
    SLICE_X63Y40         FDRE                                         r  count_reg[3]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    38.522    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[3]__1/C
                         clock pessimism              0.578    39.099    
                         clock uncertainty           -0.091    39.008    
    SLICE_X63Y40         FDRE (Setup_fdre_C_CE)      -0.407    38.601    count_reg[3]__1
  -------------------------------------------------------------------
                         required time                         38.601    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                 34.591    

Slack (MET) :             34.758ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[4]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup_1 rise@40.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 2.010ns (42.370%)  route 2.734ns (57.630%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.239     3.869    count0
    SLICE_X63Y41         FDRE                                         r  count_reg[4]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    38.523    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[4]__1/C
                         clock pessimism              0.603    39.125    
                         clock uncertainty           -0.091    39.034    
    SLICE_X63Y41         FDRE (Setup_fdre_C_CE)      -0.407    38.627    count_reg[4]__1
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 34.758    

Slack (MET) :             34.758ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[5]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup_1 rise@40.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 2.010ns (42.370%)  route 2.734ns (57.630%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.239     3.869    count0
    SLICE_X63Y41         FDRE                                         r  count_reg[5]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    38.523    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[5]__1/C
                         clock pessimism              0.603    39.125    
                         clock uncertainty           -0.091    39.034    
    SLICE_X63Y41         FDRE (Setup_fdre_C_CE)      -0.407    38.627    count_reg[5]__1
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 34.758    

Slack (MET) :             34.758ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[6]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup_1 rise@40.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 2.010ns (42.370%)  route 2.734ns (57.630%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.239     3.869    count0
    SLICE_X63Y41         FDRE                                         r  count_reg[6]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    38.523    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[6]__1/C
                         clock pessimism              0.603    39.125    
                         clock uncertainty           -0.091    39.034    
    SLICE_X63Y41         FDRE (Setup_fdre_C_CE)      -0.407    38.627    count_reg[6]__1
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 34.758    

Slack (MET) :             34.758ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[7]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup_1 rise@40.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 2.010ns (42.370%)  route 2.734ns (57.630%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.239     3.869    count0
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    38.523    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
                         clock pessimism              0.603    39.125    
                         clock uncertainty           -0.091    39.034    
    SLICE_X63Y41         FDRE (Setup_fdre_C_CE)      -0.407    38.627    count_reg[7]__1
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 34.758    

Slack (MET) :             34.884ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[10]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup_1 rise@40.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 2.010ns (43.761%)  route 2.583ns (56.239%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.088     3.719    count0
    SLICE_X63Y42         FDRE                                         r  count_reg[10]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    38.523    clock25
    SLICE_X63Y42         FDRE                                         r  count_reg[10]__1/C
                         clock pessimism              0.578    39.100    
                         clock uncertainty           -0.091    39.009    
    SLICE_X63Y42         FDRE (Setup_fdre_C_CE)      -0.407    38.602    count_reg[10]__1
  -------------------------------------------------------------------
                         required time                         38.602    
                         arrival time                          -3.719    
  -------------------------------------------------------------------
                         slack                                 34.884    

Slack (MET) :             34.884ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[11]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup_1 rise@40.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 2.010ns (43.761%)  route 2.583ns (56.239%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.088     3.719    count0
    SLICE_X63Y42         FDRE                                         r  count_reg[11]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    38.523    clock25
    SLICE_X63Y42         FDRE                                         r  count_reg[11]__1/C
                         clock pessimism              0.578    39.100    
                         clock uncertainty           -0.091    39.009    
    SLICE_X63Y42         FDRE (Setup_fdre_C_CE)      -0.407    38.602    count_reg[11]__1
  -------------------------------------------------------------------
                         required time                         38.602    
                         arrival time                          -3.719    
  -------------------------------------------------------------------
                         slack                                 34.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count_reg[31]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[31]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup_1 rise@0.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    clock25
    SLICE_X63Y47         FDRE                                         r  count_reg[31]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  count_reg[31]__1/Q
                         net (fo=4, routed)           0.118    -0.326    count_reg[31]__1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.218 r  count_reg[28]__1_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.218    count_reg[28]__1_i_1_n_4
    SLICE_X63Y47         FDRE                                         r  count_reg[31]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    clock25
    SLICE_X63Y47         FDRE                                         r  count_reg[31]__1/C
                         clock pessimism              0.237    -0.585    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.105    -0.480    count_reg[31]__1
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[3]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[3]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup_1 rise@0.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[3]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  count_reg[3]__1/Q
                         net (fo=2, routed)           0.120    -0.326    count_reg[3]__1_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.218 r  count_reg[0]__1_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.218    count_reg[0]__1_i_3_n_4
    SLICE_X63Y40         FDRE                                         r  count_reg[3]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[3]__1/C
                         clock pessimism              0.237    -0.587    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.105    -0.482    count_reg[3]__1
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[4]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[4]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup_1 rise@0.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[4]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  count_reg[4]__1/Q
                         net (fo=2, routed)           0.116    -0.330    count_reg[4]__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.215 r  count_reg[4]__1_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.215    count_reg[4]__1_i_1_n_7
    SLICE_X63Y41         FDRE                                         r  count_reg[4]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[4]__1/C
                         clock pessimism              0.237    -0.587    
    SLICE_X63Y41         FDRE (Hold_fdre_C_D)         0.105    -0.482    count_reg[4]__1
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[24]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[24]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup_1 rise@0.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[24]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  count_reg[24]__1/Q
                         net (fo=4, routed)           0.117    -0.328    count_reg[24]__1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.213 r  count_reg[24]__1_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.213    count_reg[24]__1_i_1_n_7
    SLICE_X63Y46         FDRE                                         r  count_reg[24]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[24]__1/C
                         clock pessimism              0.237    -0.586    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.105    -0.481    count_reg[24]__1
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[28]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[28]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup_1 rise@0.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    clock25
    SLICE_X63Y47         FDRE                                         r  count_reg[28]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  count_reg[28]__1/Q
                         net (fo=3, routed)           0.117    -0.327    count_reg[28]__1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.212 r  count_reg[28]__1_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.212    count_reg[28]__1_i_1_n_7
    SLICE_X63Y47         FDRE                                         r  count_reg[28]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    clock25
    SLICE_X63Y47         FDRE                                         r  count_reg[28]__1/C
                         clock pessimism              0.237    -0.585    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.105    -0.480    count_reg[28]__1
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 count_reg[10]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[10]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup_1 rise@0.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    clock25
    SLICE_X63Y42         FDRE                                         r  count_reg[10]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  count_reg[10]__1/Q
                         net (fo=3, routed)           0.122    -0.325    count_reg[10]__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.214 r  count_reg[8]__1_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.214    count_reg[8]__1_i_1_n_5
    SLICE_X63Y42         FDRE                                         r  count_reg[10]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    clock25
    SLICE_X63Y42         FDRE                                         r  count_reg[10]__1/C
                         clock pessimism              0.237    -0.587    
    SLICE_X63Y42         FDRE (Hold_fdre_C_D)         0.105    -0.482    count_reg[10]__1
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 count_reg[26]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[26]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup_1 rise@0.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[26]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  count_reg[26]__1/Q
                         net (fo=3, routed)           0.122    -0.324    count_reg[26]__1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.213 r  count_reg[24]__1_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.213    count_reg[24]__1_i_1_n_5
    SLICE_X63Y46         FDRE                                         r  count_reg[26]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[26]__1/C
                         clock pessimism              0.237    -0.586    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.105    -0.481    count_reg[26]__1
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 count_reg[2]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[2]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup_1 rise@0.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[2]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  count_reg[2]__1/Q
                         net (fo=2, routed)           0.122    -0.325    count_reg[2]__1_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.214 r  count_reg[0]__1_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.214    count_reg[0]__1_i_3_n_5
    SLICE_X63Y40         FDRE                                         r  count_reg[2]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[2]__1/C
                         clock pessimism              0.237    -0.587    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.105    -0.482    count_reg[2]__1
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 count_reg[23]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[23]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup_1 rise@0.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.846%)  route 0.129ns (34.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    clock25
    SLICE_X63Y45         FDRE                                         r  count_reg[23]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  count_reg[23]__1/Q
                         net (fo=4, routed)           0.129    -0.316    count_reg[23]__1_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.208 r  count_reg[20]__1_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.208    count_reg[20]__1_i_1_n_4
    SLICE_X63Y45         FDRE                                         r  count_reg[23]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y45         FDRE                                         r  count_reg[23]__1/C
                         clock pessimism              0.237    -0.586    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.105    -0.481    count_reg[23]__1
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[7]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup_1 rise@0.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.802%)  route 0.129ns (34.198%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.129    -0.317    count_reg[7]__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.209 r  count_reg[4]__1_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    count_reg[4]__1_i_1_n_4
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
                         clock pessimism              0.237    -0.587    
    SLICE_X63Y41         FDRE (Hold_fdre_C_D)         0.105    -0.482    count_reg[7]__1
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clkSetup_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    i_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y44     JA_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y40     count_reg[0]__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y42     count_reg[10]__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y42     count_reg[11]__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y43     count_reg[12]__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y43     count_reg[13]__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y43     count_reg[14]__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y43     count_reg[15]__1/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y44     JA_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y44     JA_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y40     count_reg[0]__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y40     count_reg[0]__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y42     count_reg[10]__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y42     count_reg[10]__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y42     count_reg[11]__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y42     count_reg[11]__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y43     count_reg[12]__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y43     count_reg[12]__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y44     JA_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y44     JA_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y40     count_reg[0]__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y40     count_reg[0]__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y42     count_reg[10]__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y42     count_reg[10]__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y42     count_reg[11]__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y42     count_reg[11]__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y43     count_reg[12]__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y43     count_reg[12]__1/C



---------------------------------------------------------------------------------------------------
From Clock:  clk50_clkSetup_1
  To Clock:  clk50_clkSetup_1

Setup :            0  Failing Endpoints,  Worst Slack       11.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.163ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[16]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup_1 rise@20.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 3.507ns (43.280%)  route 4.596ns (56.720%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.534     7.228    count[0]__0_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  count_reg[16]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.509    18.513    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[16]__0/C
                         clock pessimism              0.484    18.997    
                         clock uncertainty           -0.082    18.915    
    SLICE_X60Y50         FDRE (Setup_fdre_C_R)       -0.524    18.391    count_reg[16]__0
  -------------------------------------------------------------------
                         required time                         18.391    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                 11.163    

Slack (MET) :             11.163ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[17]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup_1 rise@20.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 3.507ns (43.280%)  route 4.596ns (56.720%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.534     7.228    count[0]__0_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  count_reg[17]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.509    18.513    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[17]__0/C
                         clock pessimism              0.484    18.997    
                         clock uncertainty           -0.082    18.915    
    SLICE_X60Y50         FDRE (Setup_fdre_C_R)       -0.524    18.391    count_reg[17]__0
  -------------------------------------------------------------------
                         required time                         18.391    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                 11.163    

Slack (MET) :             11.163ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[18]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup_1 rise@20.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 3.507ns (43.280%)  route 4.596ns (56.720%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.534     7.228    count[0]__0_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  count_reg[18]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.509    18.513    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[18]__0/C
                         clock pessimism              0.484    18.997    
                         clock uncertainty           -0.082    18.915    
    SLICE_X60Y50         FDRE (Setup_fdre_C_R)       -0.524    18.391    count_reg[18]__0
  -------------------------------------------------------------------
                         required time                         18.391    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                 11.163    

Slack (MET) :             11.163ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[19]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup_1 rise@20.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 3.507ns (43.280%)  route 4.596ns (56.720%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.534     7.228    count[0]__0_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  count_reg[19]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.509    18.513    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[19]__0/C
                         clock pessimism              0.484    18.997    
                         clock uncertainty           -0.082    18.915    
    SLICE_X60Y50         FDRE (Setup_fdre_C_R)       -0.524    18.391    count_reg[19]__0
  -------------------------------------------------------------------
                         required time                         18.391    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                 11.163    

Slack (MET) :             11.255ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[4]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup_1 rise@20.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 3.507ns (43.212%)  route 4.609ns (56.788%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.547     7.241    count[0]__0_i_1_n_0
    SLICE_X60Y47         FDRE                                         r  count_reg[4]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.519    18.524    clock50
    SLICE_X60Y47         FDRE                                         r  count_reg[4]__0/C
                         clock pessimism              0.578    19.101    
                         clock uncertainty           -0.082    19.020    
    SLICE_X60Y47         FDRE (Setup_fdre_C_R)       -0.524    18.496    count_reg[4]__0
  -------------------------------------------------------------------
                         required time                         18.496    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                 11.255    

Slack (MET) :             11.255ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[5]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup_1 rise@20.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 3.507ns (43.212%)  route 4.609ns (56.788%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.547     7.241    count[0]__0_i_1_n_0
    SLICE_X60Y47         FDRE                                         r  count_reg[5]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.519    18.524    clock50
    SLICE_X60Y47         FDRE                                         r  count_reg[5]__0/C
                         clock pessimism              0.578    19.101    
                         clock uncertainty           -0.082    19.020    
    SLICE_X60Y47         FDRE (Setup_fdre_C_R)       -0.524    18.496    count_reg[5]__0
  -------------------------------------------------------------------
                         required time                         18.496    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                 11.255    

Slack (MET) :             11.255ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[6]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup_1 rise@20.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 3.507ns (43.212%)  route 4.609ns (56.788%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.547     7.241    count[0]__0_i_1_n_0
    SLICE_X60Y47         FDRE                                         r  count_reg[6]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.519    18.524    clock50
    SLICE_X60Y47         FDRE                                         r  count_reg[6]__0/C
                         clock pessimism              0.578    19.101    
                         clock uncertainty           -0.082    19.020    
    SLICE_X60Y47         FDRE (Setup_fdre_C_R)       -0.524    18.496    count_reg[6]__0
  -------------------------------------------------------------------
                         required time                         18.496    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                 11.255    

Slack (MET) :             11.255ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[7]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup_1 rise@20.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 3.507ns (43.212%)  route 4.609ns (56.788%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.547     7.241    count[0]__0_i_1_n_0
    SLICE_X60Y47         FDRE                                         r  count_reg[7]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.519    18.524    clock50
    SLICE_X60Y47         FDRE                                         r  count_reg[7]__0/C
                         clock pessimism              0.578    19.101    
                         clock uncertainty           -0.082    19.020    
    SLICE_X60Y47         FDRE (Setup_fdre_C_R)       -0.524    18.496    count_reg[7]__0
  -------------------------------------------------------------------
                         required time                         18.496    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                 11.255    

Slack (MET) :             11.310ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[20]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup_1 rise@20.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 3.507ns (44.082%)  route 4.449ns (55.918%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.387     7.081    count[0]__0_i_1_n_0
    SLICE_X60Y51         FDRE                                         r  count_reg[20]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.509    18.513    clock50
    SLICE_X60Y51         FDRE                                         r  count_reg[20]__0/C
                         clock pessimism              0.484    18.997    
                         clock uncertainty           -0.082    18.915    
    SLICE_X60Y51         FDRE (Setup_fdre_C_R)       -0.524    18.391    count_reg[20]__0
  -------------------------------------------------------------------
                         required time                         18.391    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 11.310    

Slack (MET) :             11.310ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[21]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup_1 rise@20.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 3.507ns (44.082%)  route 4.449ns (55.918%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.387     7.081    count[0]__0_i_1_n_0
    SLICE_X60Y51         FDRE                                         r  count_reg[21]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.509    18.513    clock50
    SLICE_X60Y51         FDRE                                         r  count_reg[21]__0/C
                         clock pessimism              0.484    18.997    
                         clock uncertainty           -0.082    18.915    
    SLICE_X60Y51         FDRE (Setup_fdre_C_R)       -0.524    18.391    count_reg[21]__0
  -------------------------------------------------------------------
                         required time                         18.391    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 11.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[16]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup_1 rise@0.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.047 r  count_reg[16]__0_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.047    count_reg[16]__0_i_1_n_7
    SLICE_X60Y50         FDRE                                         r  count_reg[16]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[16]__0/C
                         clock pessimism              0.508    -0.318    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134    -0.184    count_reg[16]__0
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[18]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup_1 rise@0.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.034 r  count_reg[16]__0_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.034    count_reg[16]__0_i_1_n_5
    SLICE_X60Y50         FDRE                                         r  count_reg[18]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[18]__0/C
                         clock pessimism              0.508    -0.318    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134    -0.184    count_reg[18]__0
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[17]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup_1 rise@0.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.011 r  count_reg[16]__0_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.011    count_reg[16]__0_i_1_n_6
    SLICE_X60Y50         FDRE                                         r  count_reg[17]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[17]__0/C
                         clock pessimism              0.508    -0.318    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134    -0.184    count_reg[17]__0
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[19]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup_1 rise@0.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.451ns (78.139%)  route 0.126ns (21.861%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.009 r  count_reg[16]__0_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.009    count_reg[16]__0_i_1_n_4
    SLICE_X60Y50         FDRE                                         r  count_reg[19]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[19]__0/C
                         clock pessimism              0.508    -0.318    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134    -0.184    count_reg[19]__0
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[20]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup_1 rise@0.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.453ns (78.214%)  route 0.126ns (21.786%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.060 r  count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    count_reg[16]__0_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.007 r  count_reg[20]__0_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.007    count_reg[20]__0_i_1_n_7
    SLICE_X60Y51         FDRE                                         r  count_reg[20]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y51         FDRE                                         r  count_reg[20]__0/C
                         clock pessimism              0.508    -0.318    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134    -0.184    count_reg[20]__0
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[22]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup_1 rise@0.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.466ns (78.693%)  route 0.126ns (21.307%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.060 r  count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    count_reg[16]__0_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.006 r  count_reg[20]__0_i_1/O[2]
                         net (fo=1, routed)           0.000     0.006    count_reg[20]__0_i_1_n_5
    SLICE_X60Y51         FDRE                                         r  count_reg[22]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y51         FDRE                                         r  count_reg[22]__0/C
                         clock pessimism              0.508    -0.318    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134    -0.184    count_reg[22]__0
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[21]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup_1 rise@0.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.489ns (79.489%)  route 0.126ns (20.511%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.060 r  count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    count_reg[16]__0_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.029 r  count_reg[20]__0_i_1/O[1]
                         net (fo=1, routed)           0.000     0.029    count_reg[20]__0_i_1_n_6
    SLICE_X60Y51         FDRE                                         r  count_reg[21]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y51         FDRE                                         r  count_reg[21]__0/C
                         clock pessimism              0.508    -0.318    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134    -0.184    count_reg[21]__0
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[23]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup_1 rise@0.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.491ns (79.556%)  route 0.126ns (20.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.060 r  count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    count_reg[16]__0_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.031 r  count_reg[20]__0_i_1/O[3]
                         net (fo=1, routed)           0.000     0.031    count_reg[20]__0_i_1_n_4
    SLICE_X60Y51         FDRE                                         r  count_reg[23]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y51         FDRE                                         r  count_reg[23]__0/C
                         clock pessimism              0.508    -0.318    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134    -0.184    count_reg[23]__0
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[24]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup_1 rise@0.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.493ns (79.622%)  route 0.126ns (20.378%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.060 r  count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    count_reg[16]__0_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.020 r  count_reg[20]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    count_reg[20]__0_i_1_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.033 r  count_reg[24]__0_i_1/O[0]
                         net (fo=1, routed)           0.000     0.033    count_reg[24]__0_i_1_n_7
    SLICE_X60Y52         FDRE                                         r  count_reg[24]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y52         FDRE                                         r  count_reg[24]__0/C
                         clock pessimism              0.508    -0.318    
    SLICE_X60Y52         FDRE (Hold_fdre_C_D)         0.134    -0.184    count_reg[24]__0
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[26]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup_1 rise@0.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.506ns (80.041%)  route 0.126ns (19.959%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.060 r  count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    count_reg[16]__0_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.020 r  count_reg[20]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    count_reg[20]__0_i_1_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.046 r  count_reg[24]__0_i_1/O[2]
                         net (fo=1, routed)           0.000     0.046    count_reg[24]__0_i_1_n_5
    SLICE_X60Y52         FDRE                                         r  count_reg[26]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y52         FDRE                                         r  count_reg[26]__0/C
                         clock pessimism              0.508    -0.318    
    SLICE_X60Y52         FDRE (Hold_fdre_C_D)         0.134    -0.184    count_reg[26]__0
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50_clkSetup_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    i_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X62Y50     JA_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y0      count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y46     count_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y2      count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y48     count_reg[10]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y2      count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y48     count_reg[11]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y3      count_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y50     JA_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y50     JA_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y0      count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y0      count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y46     count_reg[0]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y46     count_reg[0]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y2      count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y2      count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y48     count_reg[10]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y48     count_reg[10]__0/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y50     JA_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y50     JA_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y0      count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y0      count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y46     count_reg[0]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y46     count_reg[0]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y2      count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y2      count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y48     count_reg[10]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y48     count_reg[10]__0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clkSetup_1
  To Clock:  clkfbout_clkSetup_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clkSetup_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    i_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100_clkSetup_1
  To Clock:  clk100_clkSetup

Setup :            0  Failing Endpoints,  Worst Slack        2.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup rise@10.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        7.332ns  (logic 3.148ns (42.936%)  route 4.184ns (57.064%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.177 r  value_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000     1.177    value_reg[3]_i_131_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.291 r  value_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     1.291    value_reg[3]_i_61_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.625 f  value_reg[3]_i_60/O[1]
                         net (fo=15, routed)          0.846     2.470    value_reg[3]_i_60_n_6
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.303     2.773 r  value[3]_i_23/O
                         net (fo=1, routed)           0.000     2.773    value[3]_i_23_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.306 f  value_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           1.273     4.579    sel0[2]
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.124     4.703 f  value[2]_i_15/O
                         net (fo=1, routed)           0.567     5.271    value[2]_i_15_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.395 r  value[2]_i_4/O
                         net (fo=1, routed)           0.403     5.798    value[2]_i_4_n_0
    SLICE_X63Y26         LUT5 (Prop_lut5_I4_O)        0.124     5.922 r  value[2]_i_1/O
                         net (fo=1, routed)           0.528     6.449    value[2]_i_1_n_0
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X61Y26         FDPE (Setup_fdpe_C_D)       -0.067     8.930    value_reg[2]
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                          -6.449    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup rise@10.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 3.051ns (43.586%)  route 3.949ns (56.414%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.397 r  value_reg[3]_i_131/O[1]
                         net (fo=20, routed)          1.073     2.469    value_reg[3]_i_131_n_6
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.303     2.772 r  value[3]_i_206/O
                         net (fo=1, routed)           0.000     2.772    value[3]_i_206_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  value_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.322    value_reg[3]_i_117_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  value_reg[3]_i_53/CO[3]
                         net (fo=5, routed)           1.317     4.753    sel0[8]
    SLICE_X63Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.877 r  value[3]_i_13/O
                         net (fo=2, routed)           0.331     5.208    value[3]_i_13_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.332 r  value[3]_i_7/O
                         net (fo=1, routed)           0.282     5.614    value[3]_i_7_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     5.738 r  value[3]_i_1/O
                         net (fo=4, routed)           0.379     6.117    value0
    SLICE_X61Y26         FDPE                                         r  value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[0]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X61Y26         FDPE (Setup_fdpe_C_CE)      -0.205     8.792    value_reg[0]
  -------------------------------------------------------------------
                         required time                          8.792    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup rise@10.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 3.051ns (43.586%)  route 3.949ns (56.414%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.397 r  value_reg[3]_i_131/O[1]
                         net (fo=20, routed)          1.073     2.469    value_reg[3]_i_131_n_6
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.303     2.772 r  value[3]_i_206/O
                         net (fo=1, routed)           0.000     2.772    value[3]_i_206_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  value_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.322    value_reg[3]_i_117_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  value_reg[3]_i_53/CO[3]
                         net (fo=5, routed)           1.317     4.753    sel0[8]
    SLICE_X63Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.877 r  value[3]_i_13/O
                         net (fo=2, routed)           0.331     5.208    value[3]_i_13_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.332 r  value[3]_i_7/O
                         net (fo=1, routed)           0.282     5.614    value[3]_i_7_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     5.738 r  value[3]_i_1/O
                         net (fo=4, routed)           0.379     6.117    value0
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X61Y26         FDPE (Setup_fdpe_C_CE)      -0.205     8.792    value_reg[2]
  -------------------------------------------------------------------
                         required time                          8.792    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup rise@10.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 3.051ns (43.586%)  route 3.949ns (56.414%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.397 r  value_reg[3]_i_131/O[1]
                         net (fo=20, routed)          1.073     2.469    value_reg[3]_i_131_n_6
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.303     2.772 r  value[3]_i_206/O
                         net (fo=1, routed)           0.000     2.772    value[3]_i_206_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  value_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.322    value_reg[3]_i_117_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  value_reg[3]_i_53/CO[3]
                         net (fo=5, routed)           1.317     4.753    sel0[8]
    SLICE_X63Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.877 r  value[3]_i_13/O
                         net (fo=2, routed)           0.331     5.208    value[3]_i_13_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.332 r  value[3]_i_7/O
                         net (fo=1, routed)           0.282     5.614    value[3]_i_7_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     5.738 r  value[3]_i_1/O
                         net (fo=4, routed)           0.379     6.117    value0
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X61Y26         FDPE (Setup_fdpe_C_CE)      -0.205     8.792    value_reg[3]
  -------------------------------------------------------------------
                         required time                          8.792    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup rise@10.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        7.257ns  (logic 2.913ns (40.141%)  route 4.344ns (59.859%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.397 r  value_reg[3]_i_131/O[1]
                         net (fo=20, routed)          1.141     2.538    value_reg[3]_i_131_n_6
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.303     2.841 r  value[3]_i_155/O
                         net (fo=1, routed)           0.000     2.841    value[3]_i_155_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.374 r  value_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.374    value_reg[3]_i_76_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.491 f  value_reg[3]_i_30/CO[3]
                         net (fo=4, routed)           2.050     5.541    sel0[4]
    SLICE_X59Y26         LUT6 (Prop_lut6_I1_O)        0.124     5.665 f  value[1]_i_3/O
                         net (fo=1, routed)           0.585     6.250    value[1]_i_3_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.374 r  value[1]_i_1/O
                         net (fo=1, routed)           0.000     6.374    value[1]_i_1_n_0
    SLICE_X60Y26         FDPE                                         r  value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X60Y26         FDPE                                         r  value_reg[1]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X60Y26         FDPE (Setup_fdpe_C_D)        0.077     9.074    value_reg[1]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.785ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup rise@10.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        6.831ns  (logic 2.921ns (42.762%)  route 3.910ns (57.238%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.397 r  value_reg[3]_i_131/O[1]
                         net (fo=20, routed)          1.073     2.469    value_reg[3]_i_131_n_6
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.303     2.772 r  value[3]_i_206/O
                         net (fo=1, routed)           0.000     2.772    value[3]_i_206_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  value_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.322    value_reg[3]_i_117_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 f  value_reg[3]_i_53/CO[3]
                         net (fo=5, routed)           1.317     4.753    sel0[8]
    SLICE_X63Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.877 f  value[3]_i_13/O
                         net (fo=2, routed)           0.571     5.448    value[3]_i_13_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.118     5.566 r  value[3]_i_2/O
                         net (fo=1, routed)           0.382     5.948    value[3]_i_2_n_0
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X61Y26         FDPE (Setup_fdpe_C_D)       -0.264     8.733    value_reg[3]
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup rise@10.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        6.811ns  (logic 3.051ns (44.798%)  route 3.760ns (55.202%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.397 r  value_reg[3]_i_131/O[1]
                         net (fo=20, routed)          1.073     2.469    value_reg[3]_i_131_n_6
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.303     2.772 r  value[3]_i_206/O
                         net (fo=1, routed)           0.000     2.772    value[3]_i_206_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  value_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.322    value_reg[3]_i_117_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  value_reg[3]_i_53/CO[3]
                         net (fo=5, routed)           1.317     4.753    sel0[8]
    SLICE_X63Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.877 r  value[3]_i_13/O
                         net (fo=2, routed)           0.331     5.208    value[3]_i_13_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.332 r  value[3]_i_7/O
                         net (fo=1, routed)           0.282     5.614    value[3]_i_7_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     5.738 r  value[3]_i_1/O
                         net (fo=4, routed)           0.190     5.928    value0
    SLICE_X60Y26         FDPE                                         r  value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X60Y26         FDPE                                         r  value_reg[1]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X60Y26         FDPE (Setup_fdpe_C_CE)      -0.169     8.828    value_reg[1]
  -------------------------------------------------------------------
                         required time                          8.828    
                         arrival time                          -5.928    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup rise@10.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 2.901ns (41.455%)  route 4.097ns (58.545%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.262 r  value_reg[3]_i_132/O[3]
                         net (fo=24, routed)          1.505     2.767    value_reg[3]_i_132_n_4
    SLICE_X57Y24         LUT2 (Prop_lut2_I0_O)        0.306     3.073 r  value[1]_i_24/O
                         net (fo=1, routed)           0.000     3.073    value[1]_i_24_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.605 r  value_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.009     3.614    value_reg[1]_i_8_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.728 r  value_reg[1]_i_4/CO[3]
                         net (fo=3, routed)           1.356     5.084    sel0[0]
    SLICE_X60Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.208 r  value[0]_i_3/O
                         net (fo=1, routed)           0.508     5.716    value[0]_i_3_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.840 r  value[0]_i_2/O
                         net (fo=1, routed)           0.151     5.991    value[0]_i_2_n_0
    SLICE_X61Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.115 r  value[0]_i_1/O
                         net (fo=1, routed)           0.000     6.115    value[0]_i_1_n_0
    SLICE_X61Y26         FDPE                                         r  value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[0]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X61Y26         FDPE (Setup_fdpe_C_D)        0.031     9.028    value_reg[0]
  -------------------------------------------------------------------
                         required time                          9.028    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             7.040ns  (required time - arrival time)
  Source:                 countForEcho_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup rise@10.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 2.148ns (73.683%)  route 0.767ns (26.317%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[1]/Q
                         net (fo=2, routed)           0.767     0.341    countForEcho_reg[1]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.015 r  countForEcho_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.015    countForEcho_reg[0]_i_2_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  countForEcho_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.129    countForEcho_reg[4]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  countForEcho_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.243    countForEcho_reg[8]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  countForEcho_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.357    countForEcho_reg[12]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  countForEcho_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.471    countForEcho_reg[16]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.585 r  countForEcho_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.585    countForEcho_reg[20]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.699 r  countForEcho_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.699    countForEcho_reg[24]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.033 r  countForEcho_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.033    countForEcho_reg[28]_i_1_n_6
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[29]/C
                         clock pessimism              0.578     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.062     9.073    countForEcho_reg[29]
  -------------------------------------------------------------------
                         required time                          9.073    
                         arrival time                          -2.033    
  -------------------------------------------------------------------
                         slack                                  7.040    

Slack (MET) :             7.061ns  (required time - arrival time)
  Source:                 countForEcho_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup rise@10.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 2.127ns (73.492%)  route 0.767ns (26.508%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[1]/Q
                         net (fo=2, routed)           0.767     0.341    countForEcho_reg[1]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.015 r  countForEcho_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.015    countForEcho_reg[0]_i_2_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  countForEcho_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.129    countForEcho_reg[4]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  countForEcho_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.243    countForEcho_reg[8]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  countForEcho_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.357    countForEcho_reg[12]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  countForEcho_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.471    countForEcho_reg[16]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.585 r  countForEcho_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.585    countForEcho_reg[20]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.699 r  countForEcho_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.699    countForEcho_reg[24]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.012 r  countForEcho_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.012    countForEcho_reg[28]_i_1_n_4
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[31]/C
                         clock pessimism              0.578     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.062     9.073    countForEcho_reg[31]
  -------------------------------------------------------------------
                         required time                          9.073    
                         arrival time                          -2.012    
  -------------------------------------------------------------------
                         slack                                  7.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 countForEcho_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup rise@0.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.587    -0.594    clock100
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  countForEcho_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.334    countForEcho_reg[11]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.226 r  countForEcho_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.226    countForEcho_reg[8]_i_1_n_4
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.855    -0.835    clock100
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[11]/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X59Y18         FDCE (Hold_fdce_C_D)         0.105    -0.415    countForEcho_reg[11]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 countForEcho_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup rise@0.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.586    -0.595    clock100
    SLICE_X59Y19         FDCE                                         r  countForEcho_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  countForEcho_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.335    countForEcho_reg[15]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  countForEcho_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    countForEcho_reg[12]_i_1_n_4
    SLICE_X59Y19         FDCE                                         r  countForEcho_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.854    -0.836    clock100
    SLICE_X59Y19         FDCE                                         r  countForEcho_reg[15]/C
                         clock pessimism              0.240    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X59Y19         FDCE (Hold_fdce_C_D)         0.105    -0.416    countForEcho_reg[15]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 countForEcho_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup rise@0.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.585    -0.596    clock100
    SLICE_X59Y20         FDCE                                         r  countForEcho_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  countForEcho_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.336    countForEcho_reg[19]
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.228 r  countForEcho_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.228    countForEcho_reg[16]_i_1_n_4
    SLICE_X59Y20         FDCE                                         r  countForEcho_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.853    -0.837    clock100
    SLICE_X59Y20         FDCE                                         r  countForEcho_reg[19]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X59Y20         FDCE (Hold_fdce_C_D)         0.105    -0.417    countForEcho_reg[19]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 countForEcho_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup rise@0.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.584    -0.597    clock100
    SLICE_X59Y21         FDCE                                         r  countForEcho_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  countForEcho_reg[23]/Q
                         net (fo=2, routed)           0.119    -0.337    countForEcho_reg[23]
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  countForEcho_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    countForEcho_reg[20]_i_1_n_4
    SLICE_X59Y21         FDCE                                         r  countForEcho_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.852    -0.838    clock100
    SLICE_X59Y21         FDCE                                         r  countForEcho_reg[23]/C
                         clock pessimism              0.240    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X59Y21         FDCE (Hold_fdce_C_D)         0.105    -0.418    countForEcho_reg[23]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 countForEcho_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup rise@0.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.582    -0.599    clock100
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  countForEcho_reg[31]/Q
                         net (fo=2, routed)           0.119    -0.339    countForEcho_reg[31]
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.231 r  countForEcho_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.231    countForEcho_reg[28]_i_1_n_4
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.849    -0.841    clock100
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[31]/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X59Y23         FDCE (Hold_fdce_C_D)         0.105    -0.420    countForEcho_reg[31]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 countForEcho_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup rise@0.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.589    -0.592    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  countForEcho_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.332    countForEcho_reg[3]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.224 r  countForEcho_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.224    countForEcho_reg[0]_i_2_n_4
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.857    -0.833    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[3]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.074    -0.518    
    SLICE_X59Y16         FDCE (Hold_fdce_C_D)         0.105    -0.413    countForEcho_reg[3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 countForEcho_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup rise@0.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.584    -0.597    clock100
    SLICE_X59Y22         FDCE                                         r  countForEcho_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  countForEcho_reg[27]/Q
                         net (fo=2, routed)           0.119    -0.337    countForEcho_reg[27]
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  countForEcho_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    countForEcho_reg[24]_i_1_n_4
    SLICE_X59Y22         FDCE                                         r  countForEcho_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.851    -0.839    clock100
    SLICE_X59Y22         FDCE                                         r  countForEcho_reg[27]/C
                         clock pessimism              0.241    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X59Y22         FDCE (Hold_fdce_C_D)         0.105    -0.418    countForEcho_reg[27]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 countForEcho_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup rise@0.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.588    -0.593    clock100
    SLICE_X59Y17         FDCE                                         r  countForEcho_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  countForEcho_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.333    countForEcho_reg[7]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.225 r  countForEcho_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.225    countForEcho_reg[4]_i_1_n_4
    SLICE_X59Y17         FDCE                                         r  countForEcho_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.856    -0.834    clock100
    SLICE_X59Y17         FDCE                                         r  countForEcho_reg[7]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X59Y17         FDCE (Hold_fdce_C_D)         0.105    -0.414    countForEcho_reg[7]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 countForEcho_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup rise@0.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.587    -0.594    clock100
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  countForEcho_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.333    countForEcho_reg[10]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.222 r  countForEcho_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.222    countForEcho_reg[8]_i_1_n_5
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.855    -0.835    clock100
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[10]/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X59Y18         FDCE (Hold_fdce_C_D)         0.105    -0.415    countForEcho_reg[10]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 countForEcho_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup rise@0.000ns - clk100_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.586    -0.595    clock100
    SLICE_X59Y19         FDCE                                         r  countForEcho_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  countForEcho_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.334    countForEcho_reg[14]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.223 r  countForEcho_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.223    countForEcho_reg[12]_i_1_n_5
    SLICE_X59Y19         FDCE                                         r  countForEcho_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.854    -0.836    clock100
    SLICE_X59Y19         FDCE                                         r  countForEcho_reg[14]/C
                         clock pessimism              0.240    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X59Y19         FDCE (Hold_fdce_C_D)         0.105    -0.416    countForEcho_reg[14]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.193    





---------------------------------------------------------------------------------------------------
From Clock:  clk25_clkSetup_1
  To Clock:  clk25_clkSetup

Setup :            0  Failing Endpoints,  Worst Slack       34.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.588ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[0]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup rise@40.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.010ns (41.148%)  route 2.875ns (58.852%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.379     4.010    count0
    SLICE_X63Y40         FDRE                                         r  count_reg[0]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    38.522    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[0]__1/C
                         clock pessimism              0.578    39.099    
                         clock uncertainty           -0.095    39.005    
    SLICE_X63Y40         FDRE (Setup_fdre_C_CE)      -0.407    38.598    count_reg[0]__1
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                 34.588    

Slack (MET) :             34.588ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[1]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup rise@40.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.010ns (41.148%)  route 2.875ns (58.852%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.379     4.010    count0
    SLICE_X63Y40         FDRE                                         r  count_reg[1]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    38.522    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[1]__1/C
                         clock pessimism              0.578    39.099    
                         clock uncertainty           -0.095    39.005    
    SLICE_X63Y40         FDRE (Setup_fdre_C_CE)      -0.407    38.598    count_reg[1]__1
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                 34.588    

Slack (MET) :             34.588ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[2]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup rise@40.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.010ns (41.148%)  route 2.875ns (58.852%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.379     4.010    count0
    SLICE_X63Y40         FDRE                                         r  count_reg[2]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    38.522    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[2]__1/C
                         clock pessimism              0.578    39.099    
                         clock uncertainty           -0.095    39.005    
    SLICE_X63Y40         FDRE (Setup_fdre_C_CE)      -0.407    38.598    count_reg[2]__1
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                 34.588    

Slack (MET) :             34.588ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[3]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup rise@40.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.010ns (41.148%)  route 2.875ns (58.852%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.379     4.010    count0
    SLICE_X63Y40         FDRE                                         r  count_reg[3]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    38.522    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[3]__1/C
                         clock pessimism              0.578    39.099    
                         clock uncertainty           -0.095    39.005    
    SLICE_X63Y40         FDRE (Setup_fdre_C_CE)      -0.407    38.598    count_reg[3]__1
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                 34.588    

Slack (MET) :             34.755ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[4]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup rise@40.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 2.010ns (42.370%)  route 2.734ns (57.630%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.239     3.869    count0
    SLICE_X63Y41         FDRE                                         r  count_reg[4]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    38.523    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[4]__1/C
                         clock pessimism              0.603    39.125    
                         clock uncertainty           -0.095    39.031    
    SLICE_X63Y41         FDRE (Setup_fdre_C_CE)      -0.407    38.624    count_reg[4]__1
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 34.755    

Slack (MET) :             34.755ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[5]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup rise@40.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 2.010ns (42.370%)  route 2.734ns (57.630%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.239     3.869    count0
    SLICE_X63Y41         FDRE                                         r  count_reg[5]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    38.523    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[5]__1/C
                         clock pessimism              0.603    39.125    
                         clock uncertainty           -0.095    39.031    
    SLICE_X63Y41         FDRE (Setup_fdre_C_CE)      -0.407    38.624    count_reg[5]__1
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 34.755    

Slack (MET) :             34.755ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[6]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup rise@40.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 2.010ns (42.370%)  route 2.734ns (57.630%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.239     3.869    count0
    SLICE_X63Y41         FDRE                                         r  count_reg[6]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    38.523    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[6]__1/C
                         clock pessimism              0.603    39.125    
                         clock uncertainty           -0.095    39.031    
    SLICE_X63Y41         FDRE (Setup_fdre_C_CE)      -0.407    38.624    count_reg[6]__1
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 34.755    

Slack (MET) :             34.755ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[7]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup rise@40.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 2.010ns (42.370%)  route 2.734ns (57.630%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.239     3.869    count0
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    38.523    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
                         clock pessimism              0.603    39.125    
                         clock uncertainty           -0.095    39.031    
    SLICE_X63Y41         FDRE (Setup_fdre_C_CE)      -0.407    38.624    count_reg[7]__1
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 34.755    

Slack (MET) :             34.880ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[10]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup rise@40.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 2.010ns (43.761%)  route 2.583ns (56.239%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.088     3.719    count0
    SLICE_X63Y42         FDRE                                         r  count_reg[10]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    38.523    clock25
    SLICE_X63Y42         FDRE                                         r  count_reg[10]__1/C
                         clock pessimism              0.578    39.100    
                         clock uncertainty           -0.095    39.006    
    SLICE_X63Y42         FDRE (Setup_fdre_C_CE)      -0.407    38.599    count_reg[10]__1
  -------------------------------------------------------------------
                         required time                         38.599    
                         arrival time                          -3.719    
  -------------------------------------------------------------------
                         slack                                 34.880    

Slack (MET) :             34.880ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[11]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup rise@40.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 2.010ns (43.761%)  route 2.583ns (56.239%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.088     3.719    count0
    SLICE_X63Y42         FDRE                                         r  count_reg[11]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    38.523    clock25
    SLICE_X63Y42         FDRE                                         r  count_reg[11]__1/C
                         clock pessimism              0.578    39.100    
                         clock uncertainty           -0.095    39.006    
    SLICE_X63Y42         FDRE (Setup_fdre_C_CE)      -0.407    38.599    count_reg[11]__1
  -------------------------------------------------------------------
                         required time                         38.599    
                         arrival time                          -3.719    
  -------------------------------------------------------------------
                         slack                                 34.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 count_reg[31]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[31]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup rise@0.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    clock25
    SLICE_X63Y47         FDRE                                         r  count_reg[31]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  count_reg[31]__1/Q
                         net (fo=4, routed)           0.118    -0.326    count_reg[31]__1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.218 r  count_reg[28]__1_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.218    count_reg[28]__1_i_1_n_4
    SLICE_X63Y47         FDRE                                         r  count_reg[31]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    clock25
    SLICE_X63Y47         FDRE                                         r  count_reg[31]__1/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.095    -0.491    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.105    -0.386    count_reg[31]__1
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 count_reg[3]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[3]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup rise@0.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[3]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  count_reg[3]__1/Q
                         net (fo=2, routed)           0.120    -0.326    count_reg[3]__1_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.218 r  count_reg[0]__1_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.218    count_reg[0]__1_i_3_n_4
    SLICE_X63Y40         FDRE                                         r  count_reg[3]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[3]__1/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.095    -0.493    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.105    -0.388    count_reg[3]__1
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 count_reg[4]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[4]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup rise@0.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[4]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  count_reg[4]__1/Q
                         net (fo=2, routed)           0.116    -0.330    count_reg[4]__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.215 r  count_reg[4]__1_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.215    count_reg[4]__1_i_1_n_7
    SLICE_X63Y41         FDRE                                         r  count_reg[4]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[4]__1/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.095    -0.493    
    SLICE_X63Y41         FDRE (Hold_fdre_C_D)         0.105    -0.388    count_reg[4]__1
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 count_reg[24]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[24]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup rise@0.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[24]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  count_reg[24]__1/Q
                         net (fo=4, routed)           0.117    -0.328    count_reg[24]__1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.213 r  count_reg[24]__1_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.213    count_reg[24]__1_i_1_n_7
    SLICE_X63Y46         FDRE                                         r  count_reg[24]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[24]__1/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.095    -0.492    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.105    -0.387    count_reg[24]__1
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 count_reg[28]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[28]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup rise@0.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    clock25
    SLICE_X63Y47         FDRE                                         r  count_reg[28]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  count_reg[28]__1/Q
                         net (fo=3, routed)           0.117    -0.327    count_reg[28]__1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.212 r  count_reg[28]__1_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.212    count_reg[28]__1_i_1_n_7
    SLICE_X63Y47         FDRE                                         r  count_reg[28]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    clock25
    SLICE_X63Y47         FDRE                                         r  count_reg[28]__1/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.095    -0.491    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.105    -0.386    count_reg[28]__1
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 count_reg[10]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[10]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup rise@0.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    clock25
    SLICE_X63Y42         FDRE                                         r  count_reg[10]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  count_reg[10]__1/Q
                         net (fo=3, routed)           0.122    -0.325    count_reg[10]__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.214 r  count_reg[8]__1_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.214    count_reg[8]__1_i_1_n_5
    SLICE_X63Y42         FDRE                                         r  count_reg[10]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    clock25
    SLICE_X63Y42         FDRE                                         r  count_reg[10]__1/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.095    -0.493    
    SLICE_X63Y42         FDRE (Hold_fdre_C_D)         0.105    -0.388    count_reg[10]__1
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 count_reg[26]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[26]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup rise@0.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[26]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  count_reg[26]__1/Q
                         net (fo=3, routed)           0.122    -0.324    count_reg[26]__1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.213 r  count_reg[24]__1_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.213    count_reg[24]__1_i_1_n_5
    SLICE_X63Y46         FDRE                                         r  count_reg[26]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[26]__1/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.095    -0.492    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.105    -0.387    count_reg[26]__1
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 count_reg[2]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[2]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup rise@0.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[2]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  count_reg[2]__1/Q
                         net (fo=2, routed)           0.122    -0.325    count_reg[2]__1_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.214 r  count_reg[0]__1_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.214    count_reg[0]__1_i_3_n_5
    SLICE_X63Y40         FDRE                                         r  count_reg[2]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[2]__1/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.095    -0.493    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.105    -0.388    count_reg[2]__1
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 count_reg[23]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[23]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup rise@0.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.846%)  route 0.129ns (34.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    clock25
    SLICE_X63Y45         FDRE                                         r  count_reg[23]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  count_reg[23]__1/Q
                         net (fo=4, routed)           0.129    -0.316    count_reg[23]__1_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.208 r  count_reg[20]__1_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.208    count_reg[20]__1_i_1_n_4
    SLICE_X63Y45         FDRE                                         r  count_reg[23]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y45         FDRE                                         r  count_reg[23]__1/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.095    -0.492    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.105    -0.387    count_reg[23]__1
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[7]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup rise@0.000ns - clk25_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.802%)  route 0.129ns (34.198%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.129    -0.317    count_reg[7]__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.209 r  count_reg[4]__1_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    count_reg[4]__1_i_1_n_4
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.095    -0.493    
    SLICE_X63Y41         FDRE (Hold_fdre_C_D)         0.105    -0.388    count_reg[7]__1
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
From Clock:  clk50_clkSetup_1
  To Clock:  clk50_clkSetup

Setup :            0  Failing Endpoints,  Worst Slack       11.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.161ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[16]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup rise@20.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 3.507ns (43.280%)  route 4.596ns (56.720%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.534     7.228    count[0]__0_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  count_reg[16]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.509    18.513    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[16]__0/C
                         clock pessimism              0.484    18.997    
                         clock uncertainty           -0.084    18.913    
    SLICE_X60Y50         FDRE (Setup_fdre_C_R)       -0.524    18.389    count_reg[16]__0
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                 11.161    

Slack (MET) :             11.161ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[17]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup rise@20.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 3.507ns (43.280%)  route 4.596ns (56.720%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.534     7.228    count[0]__0_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  count_reg[17]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.509    18.513    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[17]__0/C
                         clock pessimism              0.484    18.997    
                         clock uncertainty           -0.084    18.913    
    SLICE_X60Y50         FDRE (Setup_fdre_C_R)       -0.524    18.389    count_reg[17]__0
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                 11.161    

Slack (MET) :             11.161ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[18]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup rise@20.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 3.507ns (43.280%)  route 4.596ns (56.720%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.534     7.228    count[0]__0_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  count_reg[18]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.509    18.513    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[18]__0/C
                         clock pessimism              0.484    18.997    
                         clock uncertainty           -0.084    18.913    
    SLICE_X60Y50         FDRE (Setup_fdre_C_R)       -0.524    18.389    count_reg[18]__0
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                 11.161    

Slack (MET) :             11.161ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[19]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup rise@20.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 3.507ns (43.280%)  route 4.596ns (56.720%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.534     7.228    count[0]__0_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  count_reg[19]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.509    18.513    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[19]__0/C
                         clock pessimism              0.484    18.997    
                         clock uncertainty           -0.084    18.913    
    SLICE_X60Y50         FDRE (Setup_fdre_C_R)       -0.524    18.389    count_reg[19]__0
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                 11.161    

Slack (MET) :             11.253ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[4]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup rise@20.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 3.507ns (43.212%)  route 4.609ns (56.788%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.547     7.241    count[0]__0_i_1_n_0
    SLICE_X60Y47         FDRE                                         r  count_reg[4]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.519    18.524    clock50
    SLICE_X60Y47         FDRE                                         r  count_reg[4]__0/C
                         clock pessimism              0.578    19.101    
                         clock uncertainty           -0.084    19.018    
    SLICE_X60Y47         FDRE (Setup_fdre_C_R)       -0.524    18.494    count_reg[4]__0
  -------------------------------------------------------------------
                         required time                         18.494    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                 11.253    

Slack (MET) :             11.253ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[5]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup rise@20.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 3.507ns (43.212%)  route 4.609ns (56.788%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.547     7.241    count[0]__0_i_1_n_0
    SLICE_X60Y47         FDRE                                         r  count_reg[5]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.519    18.524    clock50
    SLICE_X60Y47         FDRE                                         r  count_reg[5]__0/C
                         clock pessimism              0.578    19.101    
                         clock uncertainty           -0.084    19.018    
    SLICE_X60Y47         FDRE (Setup_fdre_C_R)       -0.524    18.494    count_reg[5]__0
  -------------------------------------------------------------------
                         required time                         18.494    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                 11.253    

Slack (MET) :             11.253ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[6]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup rise@20.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 3.507ns (43.212%)  route 4.609ns (56.788%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.547     7.241    count[0]__0_i_1_n_0
    SLICE_X60Y47         FDRE                                         r  count_reg[6]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.519    18.524    clock50
    SLICE_X60Y47         FDRE                                         r  count_reg[6]__0/C
                         clock pessimism              0.578    19.101    
                         clock uncertainty           -0.084    19.018    
    SLICE_X60Y47         FDRE (Setup_fdre_C_R)       -0.524    18.494    count_reg[6]__0
  -------------------------------------------------------------------
                         required time                         18.494    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                 11.253    

Slack (MET) :             11.253ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[7]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup rise@20.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 3.507ns (43.212%)  route 4.609ns (56.788%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.547     7.241    count[0]__0_i_1_n_0
    SLICE_X60Y47         FDRE                                         r  count_reg[7]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.519    18.524    clock50
    SLICE_X60Y47         FDRE                                         r  count_reg[7]__0/C
                         clock pessimism              0.578    19.101    
                         clock uncertainty           -0.084    19.018    
    SLICE_X60Y47         FDRE (Setup_fdre_C_R)       -0.524    18.494    count_reg[7]__0
  -------------------------------------------------------------------
                         required time                         18.494    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                 11.253    

Slack (MET) :             11.308ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[20]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup rise@20.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 3.507ns (44.082%)  route 4.449ns (55.918%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.387     7.081    count[0]__0_i_1_n_0
    SLICE_X60Y51         FDRE                                         r  count_reg[20]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.509    18.513    clock50
    SLICE_X60Y51         FDRE                                         r  count_reg[20]__0/C
                         clock pessimism              0.484    18.997    
                         clock uncertainty           -0.084    18.913    
    SLICE_X60Y51         FDRE (Setup_fdre_C_R)       -0.524    18.389    count_reg[20]__0
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 11.308    

Slack (MET) :             11.308ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[21]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup rise@20.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 3.507ns (44.082%)  route 4.449ns (55.918%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.387     7.081    count[0]__0_i_1_n_0
    SLICE_X60Y51         FDRE                                         r  count_reg[21]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.509    18.513    clock50
    SLICE_X60Y51         FDRE                                         r  count_reg[21]__0/C
                         clock pessimism              0.484    18.997    
                         clock uncertainty           -0.084    18.913    
    SLICE_X60Y51         FDRE (Setup_fdre_C_R)       -0.524    18.389    count_reg[21]__0
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 11.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[16]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup rise@0.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.047 r  count_reg[16]__0_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.047    count_reg[16]__0_i_1_n_7
    SLICE_X60Y50         FDRE                                         r  count_reg[16]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[16]__0/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.084    -0.235    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134    -0.101    count_reg[16]__0
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[18]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup rise@0.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.034 r  count_reg[16]__0_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.034    count_reg[16]__0_i_1_n_5
    SLICE_X60Y50         FDRE                                         r  count_reg[18]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[18]__0/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.084    -0.235    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134    -0.101    count_reg[18]__0
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[17]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup rise@0.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.011 r  count_reg[16]__0_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.011    count_reg[16]__0_i_1_n_6
    SLICE_X60Y50         FDRE                                         r  count_reg[17]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[17]__0/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.084    -0.235    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134    -0.101    count_reg[17]__0
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[19]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup rise@0.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.451ns (78.139%)  route 0.126ns (21.861%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.009 r  count_reg[16]__0_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.009    count_reg[16]__0_i_1_n_4
    SLICE_X60Y50         FDRE                                         r  count_reg[19]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[19]__0/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.084    -0.235    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134    -0.101    count_reg[19]__0
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[20]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup rise@0.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.453ns (78.214%)  route 0.126ns (21.786%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.060 r  count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    count_reg[16]__0_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.007 r  count_reg[20]__0_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.007    count_reg[20]__0_i_1_n_7
    SLICE_X60Y51         FDRE                                         r  count_reg[20]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y51         FDRE                                         r  count_reg[20]__0/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.084    -0.235    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134    -0.101    count_reg[20]__0
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[22]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup rise@0.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.466ns (78.693%)  route 0.126ns (21.307%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.060 r  count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    count_reg[16]__0_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.006 r  count_reg[20]__0_i_1/O[2]
                         net (fo=1, routed)           0.000     0.006    count_reg[20]__0_i_1_n_5
    SLICE_X60Y51         FDRE                                         r  count_reg[22]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y51         FDRE                                         r  count_reg[22]__0/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.084    -0.235    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134    -0.101    count_reg[22]__0
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[21]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup rise@0.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.489ns (79.489%)  route 0.126ns (20.511%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.060 r  count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    count_reg[16]__0_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.029 r  count_reg[20]__0_i_1/O[1]
                         net (fo=1, routed)           0.000     0.029    count_reg[20]__0_i_1_n_6
    SLICE_X60Y51         FDRE                                         r  count_reg[21]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y51         FDRE                                         r  count_reg[21]__0/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.084    -0.235    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134    -0.101    count_reg[21]__0
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[23]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup rise@0.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.491ns (79.556%)  route 0.126ns (20.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.060 r  count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    count_reg[16]__0_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.031 r  count_reg[20]__0_i_1/O[3]
                         net (fo=1, routed)           0.000     0.031    count_reg[20]__0_i_1_n_4
    SLICE_X60Y51         FDRE                                         r  count_reg[23]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y51         FDRE                                         r  count_reg[23]__0/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.084    -0.235    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134    -0.101    count_reg[23]__0
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[24]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup rise@0.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.493ns (79.622%)  route 0.126ns (20.378%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.060 r  count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    count_reg[16]__0_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.020 r  count_reg[20]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    count_reg[20]__0_i_1_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.033 r  count_reg[24]__0_i_1/O[0]
                         net (fo=1, routed)           0.000     0.033    count_reg[24]__0_i_1_n_7
    SLICE_X60Y52         FDRE                                         r  count_reg[24]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y52         FDRE                                         r  count_reg[24]__0/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.084    -0.235    
    SLICE_X60Y52         FDRE (Hold_fdre_C_D)         0.134    -0.101    count_reg[24]__0
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[26]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup rise@0.000ns - clk50_clkSetup_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.506ns (80.041%)  route 0.126ns (19.959%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.060 r  count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    count_reg[16]__0_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.020 r  count_reg[20]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    count_reg[20]__0_i_1_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.046 r  count_reg[24]__0_i_1/O[2]
                         net (fo=1, routed)           0.000     0.046    count_reg[24]__0_i_1_n_5
    SLICE_X60Y52         FDRE                                         r  count_reg[26]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y52         FDRE                                         r  count_reg[26]__0/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.084    -0.235    
    SLICE_X60Y52         FDRE (Hold_fdre_C_D)         0.134    -0.101    count_reg[26]__0
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clkSetup
  To Clock:  clk100_clkSetup_1

Setup :            0  Failing Endpoints,  Worst Slack        2.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup_1 rise@10.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        7.332ns  (logic 3.148ns (42.936%)  route 4.184ns (57.064%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.177 r  value_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000     1.177    value_reg[3]_i_131_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.291 r  value_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     1.291    value_reg[3]_i_61_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.625 f  value_reg[3]_i_60/O[1]
                         net (fo=15, routed)          0.846     2.470    value_reg[3]_i_60_n_6
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.303     2.773 r  value[3]_i_23/O
                         net (fo=1, routed)           0.000     2.773    value[3]_i_23_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.306 f  value_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           1.273     4.579    sel0[2]
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.124     4.703 f  value[2]_i_15/O
                         net (fo=1, routed)           0.567     5.271    value[2]_i_15_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.395 r  value[2]_i_4/O
                         net (fo=1, routed)           0.403     5.798    value[2]_i_4_n_0
    SLICE_X63Y26         LUT5 (Prop_lut5_I4_O)        0.124     5.922 r  value[2]_i_1/O
                         net (fo=1, routed)           0.528     6.449    value[2]_i_1_n_0
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X61Y26         FDPE (Setup_fdpe_C_D)       -0.067     8.930    value_reg[2]
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                          -6.449    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup_1 rise@10.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 3.051ns (43.586%)  route 3.949ns (56.414%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.397 r  value_reg[3]_i_131/O[1]
                         net (fo=20, routed)          1.073     2.469    value_reg[3]_i_131_n_6
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.303     2.772 r  value[3]_i_206/O
                         net (fo=1, routed)           0.000     2.772    value[3]_i_206_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  value_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.322    value_reg[3]_i_117_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  value_reg[3]_i_53/CO[3]
                         net (fo=5, routed)           1.317     4.753    sel0[8]
    SLICE_X63Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.877 r  value[3]_i_13/O
                         net (fo=2, routed)           0.331     5.208    value[3]_i_13_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.332 r  value[3]_i_7/O
                         net (fo=1, routed)           0.282     5.614    value[3]_i_7_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     5.738 r  value[3]_i_1/O
                         net (fo=4, routed)           0.379     6.117    value0
    SLICE_X61Y26         FDPE                                         r  value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[0]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X61Y26         FDPE (Setup_fdpe_C_CE)      -0.205     8.792    value_reg[0]
  -------------------------------------------------------------------
                         required time                          8.792    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup_1 rise@10.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 3.051ns (43.586%)  route 3.949ns (56.414%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.397 r  value_reg[3]_i_131/O[1]
                         net (fo=20, routed)          1.073     2.469    value_reg[3]_i_131_n_6
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.303     2.772 r  value[3]_i_206/O
                         net (fo=1, routed)           0.000     2.772    value[3]_i_206_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  value_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.322    value_reg[3]_i_117_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  value_reg[3]_i_53/CO[3]
                         net (fo=5, routed)           1.317     4.753    sel0[8]
    SLICE_X63Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.877 r  value[3]_i_13/O
                         net (fo=2, routed)           0.331     5.208    value[3]_i_13_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.332 r  value[3]_i_7/O
                         net (fo=1, routed)           0.282     5.614    value[3]_i_7_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     5.738 r  value[3]_i_1/O
                         net (fo=4, routed)           0.379     6.117    value0
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X61Y26         FDPE (Setup_fdpe_C_CE)      -0.205     8.792    value_reg[2]
  -------------------------------------------------------------------
                         required time                          8.792    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup_1 rise@10.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 3.051ns (43.586%)  route 3.949ns (56.414%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.397 r  value_reg[3]_i_131/O[1]
                         net (fo=20, routed)          1.073     2.469    value_reg[3]_i_131_n_6
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.303     2.772 r  value[3]_i_206/O
                         net (fo=1, routed)           0.000     2.772    value[3]_i_206_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  value_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.322    value_reg[3]_i_117_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  value_reg[3]_i_53/CO[3]
                         net (fo=5, routed)           1.317     4.753    sel0[8]
    SLICE_X63Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.877 r  value[3]_i_13/O
                         net (fo=2, routed)           0.331     5.208    value[3]_i_13_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.332 r  value[3]_i_7/O
                         net (fo=1, routed)           0.282     5.614    value[3]_i_7_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     5.738 r  value[3]_i_1/O
                         net (fo=4, routed)           0.379     6.117    value0
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X61Y26         FDPE (Setup_fdpe_C_CE)      -0.205     8.792    value_reg[3]
  -------------------------------------------------------------------
                         required time                          8.792    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup_1 rise@10.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        7.257ns  (logic 2.913ns (40.141%)  route 4.344ns (59.859%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.397 r  value_reg[3]_i_131/O[1]
                         net (fo=20, routed)          1.141     2.538    value_reg[3]_i_131_n_6
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.303     2.841 r  value[3]_i_155/O
                         net (fo=1, routed)           0.000     2.841    value[3]_i_155_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.374 r  value_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.374    value_reg[3]_i_76_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.491 f  value_reg[3]_i_30/CO[3]
                         net (fo=4, routed)           2.050     5.541    sel0[4]
    SLICE_X59Y26         LUT6 (Prop_lut6_I1_O)        0.124     5.665 f  value[1]_i_3/O
                         net (fo=1, routed)           0.585     6.250    value[1]_i_3_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.374 r  value[1]_i_1/O
                         net (fo=1, routed)           0.000     6.374    value[1]_i_1_n_0
    SLICE_X60Y26         FDPE                                         r  value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X60Y26         FDPE                                         r  value_reg[1]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X60Y26         FDPE (Setup_fdpe_C_D)        0.077     9.074    value_reg[1]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.785ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup_1 rise@10.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        6.831ns  (logic 2.921ns (42.762%)  route 3.910ns (57.238%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.397 r  value_reg[3]_i_131/O[1]
                         net (fo=20, routed)          1.073     2.469    value_reg[3]_i_131_n_6
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.303     2.772 r  value[3]_i_206/O
                         net (fo=1, routed)           0.000     2.772    value[3]_i_206_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  value_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.322    value_reg[3]_i_117_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 f  value_reg[3]_i_53/CO[3]
                         net (fo=5, routed)           1.317     4.753    sel0[8]
    SLICE_X63Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.877 f  value[3]_i_13/O
                         net (fo=2, routed)           0.571     5.448    value[3]_i_13_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.118     5.566 r  value[3]_i_2/O
                         net (fo=1, routed)           0.382     5.948    value[3]_i_2_n_0
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X61Y26         FDPE (Setup_fdpe_C_D)       -0.264     8.733    value_reg[3]
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup_1 rise@10.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        6.811ns  (logic 3.051ns (44.798%)  route 3.760ns (55.202%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.063 r  value_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000     1.063    value_reg[3]_i_132_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.397 r  value_reg[3]_i_131/O[1]
                         net (fo=20, routed)          1.073     2.469    value_reg[3]_i_131_n_6
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.303     2.772 r  value[3]_i_206/O
                         net (fo=1, routed)           0.000     2.772    value[3]_i_206_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  value_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.322    value_reg[3]_i_117_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  value_reg[3]_i_53/CO[3]
                         net (fo=5, routed)           1.317     4.753    sel0[8]
    SLICE_X63Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.877 r  value[3]_i_13/O
                         net (fo=2, routed)           0.331     5.208    value[3]_i_13_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.332 r  value[3]_i_7/O
                         net (fo=1, routed)           0.282     5.614    value[3]_i_7_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     5.738 r  value[3]_i_1/O
                         net (fo=4, routed)           0.190     5.928    value0
    SLICE_X60Y26         FDPE                                         r  value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X60Y26         FDPE                                         r  value_reg[1]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X60Y26         FDPE (Setup_fdpe_C_CE)      -0.169     8.828    value_reg[1]
  -------------------------------------------------------------------
                         required time                          8.828    
                         arrival time                          -5.928    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 countForEcho_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup_1 rise@10.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 2.901ns (41.455%)  route 4.097ns (58.545%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[0]/Q
                         net (fo=32, routed)          0.567     0.141    countForEcho_reg[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.721 r  value_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000     0.721    value_reg[3]_i_287_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.835 r  value_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     0.835    value_reg[3]_i_216_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.949 r  value_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     0.949    value_reg[3]_i_215_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.262 r  value_reg[3]_i_132/O[3]
                         net (fo=24, routed)          1.505     2.767    value_reg[3]_i_132_n_4
    SLICE_X57Y24         LUT2 (Prop_lut2_I0_O)        0.306     3.073 r  value[1]_i_24/O
                         net (fo=1, routed)           0.000     3.073    value[1]_i_24_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.605 r  value_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.009     3.614    value_reg[1]_i_8_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.728 r  value_reg[1]_i_4/CO[3]
                         net (fo=3, routed)           1.356     5.084    sel0[0]
    SLICE_X60Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.208 r  value[0]_i_3/O
                         net (fo=1, routed)           0.508     5.716    value[0]_i_3_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.840 r  value[0]_i_2/O
                         net (fo=1, routed)           0.151     5.991    value[0]_i_2_n_0
    SLICE_X61Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.115 r  value[0]_i_1/O
                         net (fo=1, routed)           0.000     6.115    value[0]_i_1_n_0
    SLICE_X61Y26         FDPE                                         r  value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[0]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X61Y26         FDPE (Setup_fdpe_C_D)        0.031     9.028    value_reg[0]
  -------------------------------------------------------------------
                         required time                          9.028    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             7.040ns  (required time - arrival time)
  Source:                 countForEcho_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup_1 rise@10.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 2.148ns (73.683%)  route 0.767ns (26.317%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[1]/Q
                         net (fo=2, routed)           0.767     0.341    countForEcho_reg[1]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.015 r  countForEcho_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.015    countForEcho_reg[0]_i_2_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  countForEcho_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.129    countForEcho_reg[4]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  countForEcho_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.243    countForEcho_reg[8]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  countForEcho_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.357    countForEcho_reg[12]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  countForEcho_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.471    countForEcho_reg[16]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.585 r  countForEcho_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.585    countForEcho_reg[20]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.699 r  countForEcho_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.699    countForEcho_reg[24]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.033 r  countForEcho_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.033    countForEcho_reg[28]_i_1_n_6
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[29]/C
                         clock pessimism              0.578     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.062     9.073    countForEcho_reg[29]
  -------------------------------------------------------------------
                         required time                          9.073    
                         arrival time                          -2.033    
  -------------------------------------------------------------------
                         slack                                  7.040    

Slack (MET) :             7.061ns  (required time - arrival time)
  Source:                 countForEcho_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clkSetup_1 rise@10.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 2.127ns (73.492%)  route 0.767ns (26.508%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.629    -0.883    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  countForEcho_reg[1]/Q
                         net (fo=2, routed)           0.767     0.341    countForEcho_reg[1]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.015 r  countForEcho_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.015    countForEcho_reg[0]_i_2_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  countForEcho_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.129    countForEcho_reg[4]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  countForEcho_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.243    countForEcho_reg[8]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  countForEcho_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.357    countForEcho_reg[12]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  countForEcho_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.471    countForEcho_reg[16]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.585 r  countForEcho_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.585    countForEcho_reg[20]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.699 r  countForEcho_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.699    countForEcho_reg[24]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.012 r  countForEcho_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.012    countForEcho_reg[28]_i_1_n_4
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.914    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.503     8.508    clock100
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[31]/C
                         clock pessimism              0.578     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.062     9.073    countForEcho_reg[31]
  -------------------------------------------------------------------
                         required time                          9.073    
                         arrival time                          -2.012    
  -------------------------------------------------------------------
                         slack                                  7.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 countForEcho_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup_1 rise@0.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.587    -0.594    clock100
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  countForEcho_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.334    countForEcho_reg[11]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.226 r  countForEcho_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.226    countForEcho_reg[8]_i_1_n_4
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.855    -0.835    clock100
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[11]/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X59Y18         FDCE (Hold_fdce_C_D)         0.105    -0.415    countForEcho_reg[11]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 countForEcho_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup_1 rise@0.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.586    -0.595    clock100
    SLICE_X59Y19         FDCE                                         r  countForEcho_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  countForEcho_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.335    countForEcho_reg[15]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  countForEcho_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    countForEcho_reg[12]_i_1_n_4
    SLICE_X59Y19         FDCE                                         r  countForEcho_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.854    -0.836    clock100
    SLICE_X59Y19         FDCE                                         r  countForEcho_reg[15]/C
                         clock pessimism              0.240    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X59Y19         FDCE (Hold_fdce_C_D)         0.105    -0.416    countForEcho_reg[15]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 countForEcho_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup_1 rise@0.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.585    -0.596    clock100
    SLICE_X59Y20         FDCE                                         r  countForEcho_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  countForEcho_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.336    countForEcho_reg[19]
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.228 r  countForEcho_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.228    countForEcho_reg[16]_i_1_n_4
    SLICE_X59Y20         FDCE                                         r  countForEcho_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.853    -0.837    clock100
    SLICE_X59Y20         FDCE                                         r  countForEcho_reg[19]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X59Y20         FDCE (Hold_fdce_C_D)         0.105    -0.417    countForEcho_reg[19]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 countForEcho_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup_1 rise@0.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.584    -0.597    clock100
    SLICE_X59Y21         FDCE                                         r  countForEcho_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  countForEcho_reg[23]/Q
                         net (fo=2, routed)           0.119    -0.337    countForEcho_reg[23]
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  countForEcho_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    countForEcho_reg[20]_i_1_n_4
    SLICE_X59Y21         FDCE                                         r  countForEcho_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.852    -0.838    clock100
    SLICE_X59Y21         FDCE                                         r  countForEcho_reg[23]/C
                         clock pessimism              0.240    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X59Y21         FDCE (Hold_fdce_C_D)         0.105    -0.418    countForEcho_reg[23]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 countForEcho_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup_1 rise@0.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.582    -0.599    clock100
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  countForEcho_reg[31]/Q
                         net (fo=2, routed)           0.119    -0.339    countForEcho_reg[31]
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.231 r  countForEcho_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.231    countForEcho_reg[28]_i_1_n_4
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.849    -0.841    clock100
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[31]/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X59Y23         FDCE (Hold_fdce_C_D)         0.105    -0.420    countForEcho_reg[31]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 countForEcho_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup_1 rise@0.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.589    -0.592    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  countForEcho_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.332    countForEcho_reg[3]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.224 r  countForEcho_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.224    countForEcho_reg[0]_i_2_n_4
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.857    -0.833    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[3]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.074    -0.518    
    SLICE_X59Y16         FDCE (Hold_fdce_C_D)         0.105    -0.413    countForEcho_reg[3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 countForEcho_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup_1 rise@0.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.584    -0.597    clock100
    SLICE_X59Y22         FDCE                                         r  countForEcho_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  countForEcho_reg[27]/Q
                         net (fo=2, routed)           0.119    -0.337    countForEcho_reg[27]
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  countForEcho_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    countForEcho_reg[24]_i_1_n_4
    SLICE_X59Y22         FDCE                                         r  countForEcho_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.851    -0.839    clock100
    SLICE_X59Y22         FDCE                                         r  countForEcho_reg[27]/C
                         clock pessimism              0.241    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X59Y22         FDCE (Hold_fdce_C_D)         0.105    -0.418    countForEcho_reg[27]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 countForEcho_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup_1 rise@0.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.588    -0.593    clock100
    SLICE_X59Y17         FDCE                                         r  countForEcho_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  countForEcho_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.333    countForEcho_reg[7]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.225 r  countForEcho_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.225    countForEcho_reg[4]_i_1_n_4
    SLICE_X59Y17         FDCE                                         r  countForEcho_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.856    -0.834    clock100
    SLICE_X59Y17         FDCE                                         r  countForEcho_reg[7]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X59Y17         FDCE (Hold_fdce_C_D)         0.105    -0.414    countForEcho_reg[7]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 countForEcho_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup_1 rise@0.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.587    -0.594    clock100
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  countForEcho_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.333    countForEcho_reg[10]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.222 r  countForEcho_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.222    countForEcho_reg[8]_i_1_n_5
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.855    -0.835    clock100
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[10]/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X59Y18         FDCE (Hold_fdce_C_D)         0.105    -0.415    countForEcho_reg[10]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 countForEcho_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countForEcho_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clkSetup_1 rise@0.000ns - clk100_clkSetup rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.586    -0.595    clock100
    SLICE_X59Y19         FDCE                                         r  countForEcho_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  countForEcho_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.334    countForEcho_reg[14]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.223 r  countForEcho_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.223    countForEcho_reg[12]_i_1_n_5
    SLICE_X59Y19         FDCE                                         r  countForEcho_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.854    -0.836    clock100
    SLICE_X59Y19         FDCE                                         r  countForEcho_reg[14]/C
                         clock pessimism              0.240    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X59Y19         FDCE (Hold_fdce_C_D)         0.105    -0.416    countForEcho_reg[14]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.193    





---------------------------------------------------------------------------------------------------
From Clock:  clk25_clkSetup
  To Clock:  clk25_clkSetup_1

Setup :            0  Failing Endpoints,  Worst Slack       34.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.588ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[0]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup_1 rise@40.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.010ns (41.148%)  route 2.875ns (58.852%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.379     4.010    count0
    SLICE_X63Y40         FDRE                                         r  count_reg[0]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    38.522    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[0]__1/C
                         clock pessimism              0.578    39.099    
                         clock uncertainty           -0.095    39.005    
    SLICE_X63Y40         FDRE (Setup_fdre_C_CE)      -0.407    38.598    count_reg[0]__1
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                 34.588    

Slack (MET) :             34.588ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[1]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup_1 rise@40.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.010ns (41.148%)  route 2.875ns (58.852%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.379     4.010    count0
    SLICE_X63Y40         FDRE                                         r  count_reg[1]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    38.522    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[1]__1/C
                         clock pessimism              0.578    39.099    
                         clock uncertainty           -0.095    39.005    
    SLICE_X63Y40         FDRE (Setup_fdre_C_CE)      -0.407    38.598    count_reg[1]__1
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                 34.588    

Slack (MET) :             34.588ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[2]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup_1 rise@40.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.010ns (41.148%)  route 2.875ns (58.852%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.379     4.010    count0
    SLICE_X63Y40         FDRE                                         r  count_reg[2]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    38.522    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[2]__1/C
                         clock pessimism              0.578    39.099    
                         clock uncertainty           -0.095    39.005    
    SLICE_X63Y40         FDRE (Setup_fdre_C_CE)      -0.407    38.598    count_reg[2]__1
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                 34.588    

Slack (MET) :             34.588ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[3]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup_1 rise@40.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.010ns (41.148%)  route 2.875ns (58.852%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.379     4.010    count0
    SLICE_X63Y40         FDRE                                         r  count_reg[3]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    38.522    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[3]__1/C
                         clock pessimism              0.578    39.099    
                         clock uncertainty           -0.095    39.005    
    SLICE_X63Y40         FDRE (Setup_fdre_C_CE)      -0.407    38.598    count_reg[3]__1
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                 34.588    

Slack (MET) :             34.755ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[4]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup_1 rise@40.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 2.010ns (42.370%)  route 2.734ns (57.630%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.239     3.869    count0
    SLICE_X63Y41         FDRE                                         r  count_reg[4]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    38.523    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[4]__1/C
                         clock pessimism              0.603    39.125    
                         clock uncertainty           -0.095    39.031    
    SLICE_X63Y41         FDRE (Setup_fdre_C_CE)      -0.407    38.624    count_reg[4]__1
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 34.755    

Slack (MET) :             34.755ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[5]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup_1 rise@40.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 2.010ns (42.370%)  route 2.734ns (57.630%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.239     3.869    count0
    SLICE_X63Y41         FDRE                                         r  count_reg[5]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    38.523    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[5]__1/C
                         clock pessimism              0.603    39.125    
                         clock uncertainty           -0.095    39.031    
    SLICE_X63Y41         FDRE (Setup_fdre_C_CE)      -0.407    38.624    count_reg[5]__1
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 34.755    

Slack (MET) :             34.755ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[6]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup_1 rise@40.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 2.010ns (42.370%)  route 2.734ns (57.630%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.239     3.869    count0
    SLICE_X63Y41         FDRE                                         r  count_reg[6]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    38.523    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[6]__1/C
                         clock pessimism              0.603    39.125    
                         clock uncertainty           -0.095    39.031    
    SLICE_X63Y41         FDRE (Setup_fdre_C_CE)      -0.407    38.624    count_reg[6]__1
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 34.755    

Slack (MET) :             34.755ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[7]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup_1 rise@40.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 2.010ns (42.370%)  route 2.734ns (57.630%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.239     3.869    count0
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    38.523    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
                         clock pessimism              0.603    39.125    
                         clock uncertainty           -0.095    39.031    
    SLICE_X63Y41         FDRE (Setup_fdre_C_CE)      -0.407    38.624    count_reg[7]__1
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 34.755    

Slack (MET) :             34.880ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[10]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup_1 rise@40.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 2.010ns (43.761%)  route 2.583ns (56.239%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.088     3.719    count0
    SLICE_X63Y42         FDRE                                         r  count_reg[10]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    38.523    clock25
    SLICE_X63Y42         FDRE                                         r  count_reg[10]__1/C
                         clock pessimism              0.578    39.100    
                         clock uncertainty           -0.095    39.006    
    SLICE_X63Y42         FDRE (Setup_fdre_C_CE)      -0.407    38.599    count_reg[10]__1
  -------------------------------------------------------------------
                         required time                         38.599    
                         arrival time                          -3.719    
  -------------------------------------------------------------------
                         slack                                 34.880    

Slack (MET) :             34.880ns  (required time - arrival time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[11]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clkSetup_1 rise@40.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 2.010ns (43.761%)  route 2.583ns (56.239%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.637    -0.875    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.830     0.411    count_reg[7]__1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.535 r  count[0]__1_i_28/O
                         net (fo=1, routed)           0.000     0.535    count[0]__1_i_28_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.067 r  count_reg[0]__1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.067    count_reg[0]__1_i_15_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.181 r  count_reg[0]__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.181    count_reg[0]__1_i_8_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.295 r  count_reg[0]__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.295    count_reg[0]__1_i_6_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.566 r  count_reg[0]__1_i_4/CO[0]
                         net (fo=2, routed)           0.666     2.232    count_reg[0]__1_i_4_n_3
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.399     2.631 r  count[0]__1_i_2/O
                         net (fo=32, routed)          1.088     3.719    count0
    SLICE_X63Y42         FDRE                                         r  count_reg[11]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    38.523    clock25
    SLICE_X63Y42         FDRE                                         r  count_reg[11]__1/C
                         clock pessimism              0.578    39.100    
                         clock uncertainty           -0.095    39.006    
    SLICE_X63Y42         FDRE (Setup_fdre_C_CE)      -0.407    38.599    count_reg[11]__1
  -------------------------------------------------------------------
                         required time                         38.599    
                         arrival time                          -3.719    
  -------------------------------------------------------------------
                         slack                                 34.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 count_reg[31]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[31]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup_1 rise@0.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    clock25
    SLICE_X63Y47         FDRE                                         r  count_reg[31]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  count_reg[31]__1/Q
                         net (fo=4, routed)           0.118    -0.326    count_reg[31]__1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.218 r  count_reg[28]__1_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.218    count_reg[28]__1_i_1_n_4
    SLICE_X63Y47         FDRE                                         r  count_reg[31]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    clock25
    SLICE_X63Y47         FDRE                                         r  count_reg[31]__1/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.095    -0.491    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.105    -0.386    count_reg[31]__1
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 count_reg[3]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[3]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup_1 rise@0.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[3]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  count_reg[3]__1/Q
                         net (fo=2, routed)           0.120    -0.326    count_reg[3]__1_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.218 r  count_reg[0]__1_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.218    count_reg[0]__1_i_3_n_4
    SLICE_X63Y40         FDRE                                         r  count_reg[3]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[3]__1/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.095    -0.493    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.105    -0.388    count_reg[3]__1
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 count_reg[4]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[4]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup_1 rise@0.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[4]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  count_reg[4]__1/Q
                         net (fo=2, routed)           0.116    -0.330    count_reg[4]__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.215 r  count_reg[4]__1_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.215    count_reg[4]__1_i_1_n_7
    SLICE_X63Y41         FDRE                                         r  count_reg[4]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[4]__1/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.095    -0.493    
    SLICE_X63Y41         FDRE (Hold_fdre_C_D)         0.105    -0.388    count_reg[4]__1
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 count_reg[24]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[24]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup_1 rise@0.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[24]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  count_reg[24]__1/Q
                         net (fo=4, routed)           0.117    -0.328    count_reg[24]__1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.213 r  count_reg[24]__1_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.213    count_reg[24]__1_i_1_n_7
    SLICE_X63Y46         FDRE                                         r  count_reg[24]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[24]__1/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.095    -0.492    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.105    -0.387    count_reg[24]__1
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 count_reg[28]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[28]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup_1 rise@0.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    clock25
    SLICE_X63Y47         FDRE                                         r  count_reg[28]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  count_reg[28]__1/Q
                         net (fo=3, routed)           0.117    -0.327    count_reg[28]__1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.212 r  count_reg[28]__1_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.212    count_reg[28]__1_i_1_n_7
    SLICE_X63Y47         FDRE                                         r  count_reg[28]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    clock25
    SLICE_X63Y47         FDRE                                         r  count_reg[28]__1/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.095    -0.491    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.105    -0.386    count_reg[28]__1
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 count_reg[10]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[10]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup_1 rise@0.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    clock25
    SLICE_X63Y42         FDRE                                         r  count_reg[10]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  count_reg[10]__1/Q
                         net (fo=3, routed)           0.122    -0.325    count_reg[10]__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.214 r  count_reg[8]__1_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.214    count_reg[8]__1_i_1_n_5
    SLICE_X63Y42         FDRE                                         r  count_reg[10]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    clock25
    SLICE_X63Y42         FDRE                                         r  count_reg[10]__1/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.095    -0.493    
    SLICE_X63Y42         FDRE (Hold_fdre_C_D)         0.105    -0.388    count_reg[10]__1
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 count_reg[26]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[26]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup_1 rise@0.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[26]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  count_reg[26]__1/Q
                         net (fo=3, routed)           0.122    -0.324    count_reg[26]__1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.213 r  count_reg[24]__1_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.213    count_reg[24]__1_i_1_n_5
    SLICE_X63Y46         FDRE                                         r  count_reg[26]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[26]__1/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.095    -0.492    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.105    -0.387    count_reg[26]__1
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 count_reg[2]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[2]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup_1 rise@0.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[2]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  count_reg[2]__1/Q
                         net (fo=2, routed)           0.122    -0.325    count_reg[2]__1_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.214 r  count_reg[0]__1_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.214    count_reg[0]__1_i_3_n_5
    SLICE_X63Y40         FDRE                                         r  count_reg[2]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    clock25
    SLICE_X63Y40         FDRE                                         r  count_reg[2]__1/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.095    -0.493    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.105    -0.388    count_reg[2]__1
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 count_reg[23]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[23]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup_1 rise@0.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.846%)  route 0.129ns (34.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    clock25
    SLICE_X63Y45         FDRE                                         r  count_reg[23]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  count_reg[23]__1/Q
                         net (fo=4, routed)           0.129    -0.316    count_reg[23]__1_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.208 r  count_reg[20]__1_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.208    count_reg[20]__1_i_1_n_4
    SLICE_X63Y45         FDRE                                         r  count_reg[23]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y45         FDRE                                         r  count_reg[23]__1/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.095    -0.492    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.105    -0.387    count_reg[23]__1
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 count_reg[7]__1/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[7]__1/D
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clkSetup_1 rise@0.000ns - clk25_clkSetup rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.802%)  route 0.129ns (34.198%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  count_reg[7]__1/Q
                         net (fo=4, routed)           0.129    -0.317    count_reg[7]__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.209 r  count_reg[4]__1_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    count_reg[4]__1_i_1_n_4
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    clock25
    SLICE_X63Y41         FDRE                                         r  count_reg[7]__1/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.095    -0.493    
    SLICE_X63Y41         FDRE (Hold_fdre_C_D)         0.105    -0.388    count_reg[7]__1
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
From Clock:  clk50_clkSetup
  To Clock:  clk50_clkSetup_1

Setup :            0  Failing Endpoints,  Worst Slack       11.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.161ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[16]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup_1 rise@20.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 3.507ns (43.280%)  route 4.596ns (56.720%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.534     7.228    count[0]__0_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  count_reg[16]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.509    18.513    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[16]__0/C
                         clock pessimism              0.484    18.997    
                         clock uncertainty           -0.084    18.913    
    SLICE_X60Y50         FDRE (Setup_fdre_C_R)       -0.524    18.389    count_reg[16]__0
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                 11.161    

Slack (MET) :             11.161ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[17]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup_1 rise@20.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 3.507ns (43.280%)  route 4.596ns (56.720%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.534     7.228    count[0]__0_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  count_reg[17]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.509    18.513    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[17]__0/C
                         clock pessimism              0.484    18.997    
                         clock uncertainty           -0.084    18.913    
    SLICE_X60Y50         FDRE (Setup_fdre_C_R)       -0.524    18.389    count_reg[17]__0
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                 11.161    

Slack (MET) :             11.161ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[18]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup_1 rise@20.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 3.507ns (43.280%)  route 4.596ns (56.720%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.534     7.228    count[0]__0_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  count_reg[18]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.509    18.513    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[18]__0/C
                         clock pessimism              0.484    18.997    
                         clock uncertainty           -0.084    18.913    
    SLICE_X60Y50         FDRE (Setup_fdre_C_R)       -0.524    18.389    count_reg[18]__0
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                 11.161    

Slack (MET) :             11.161ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[19]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup_1 rise@20.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 3.507ns (43.280%)  route 4.596ns (56.720%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.534     7.228    count[0]__0_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  count_reg[19]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.509    18.513    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[19]__0/C
                         clock pessimism              0.484    18.997    
                         clock uncertainty           -0.084    18.913    
    SLICE_X60Y50         FDRE (Setup_fdre_C_R)       -0.524    18.389    count_reg[19]__0
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                 11.161    

Slack (MET) :             11.253ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[4]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup_1 rise@20.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 3.507ns (43.212%)  route 4.609ns (56.788%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.547     7.241    count[0]__0_i_1_n_0
    SLICE_X60Y47         FDRE                                         r  count_reg[4]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.519    18.524    clock50
    SLICE_X60Y47         FDRE                                         r  count_reg[4]__0/C
                         clock pessimism              0.578    19.101    
                         clock uncertainty           -0.084    19.018    
    SLICE_X60Y47         FDRE (Setup_fdre_C_R)       -0.524    18.494    count_reg[4]__0
  -------------------------------------------------------------------
                         required time                         18.494    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                 11.253    

Slack (MET) :             11.253ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[5]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup_1 rise@20.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 3.507ns (43.212%)  route 4.609ns (56.788%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.547     7.241    count[0]__0_i_1_n_0
    SLICE_X60Y47         FDRE                                         r  count_reg[5]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.519    18.524    clock50
    SLICE_X60Y47         FDRE                                         r  count_reg[5]__0/C
                         clock pessimism              0.578    19.101    
                         clock uncertainty           -0.084    19.018    
    SLICE_X60Y47         FDRE (Setup_fdre_C_R)       -0.524    18.494    count_reg[5]__0
  -------------------------------------------------------------------
                         required time                         18.494    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                 11.253    

Slack (MET) :             11.253ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[6]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup_1 rise@20.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 3.507ns (43.212%)  route 4.609ns (56.788%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.547     7.241    count[0]__0_i_1_n_0
    SLICE_X60Y47         FDRE                                         r  count_reg[6]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.519    18.524    clock50
    SLICE_X60Y47         FDRE                                         r  count_reg[6]__0/C
                         clock pessimism              0.578    19.101    
                         clock uncertainty           -0.084    19.018    
    SLICE_X60Y47         FDRE (Setup_fdre_C_R)       -0.524    18.494    count_reg[6]__0
  -------------------------------------------------------------------
                         required time                         18.494    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                 11.253    

Slack (MET) :             11.253ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[7]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup_1 rise@20.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 3.507ns (43.212%)  route 4.609ns (56.788%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.547     7.241    count[0]__0_i_1_n_0
    SLICE_X60Y47         FDRE                                         r  count_reg[7]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.519    18.524    clock50
    SLICE_X60Y47         FDRE                                         r  count_reg[7]__0/C
                         clock pessimism              0.578    19.101    
                         clock uncertainty           -0.084    19.018    
    SLICE_X60Y47         FDRE (Setup_fdre_C_R)       -0.524    18.494    count_reg[7]__0
  -------------------------------------------------------------------
                         required time                         18.494    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                 11.253    

Slack (MET) :             11.308ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[20]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup_1 rise@20.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 3.507ns (44.082%)  route 4.449ns (55.918%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.387     7.081    count[0]__0_i_1_n_0
    SLICE_X60Y51         FDRE                                         r  count_reg[20]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.509    18.513    clock50
    SLICE_X60Y51         FDRE                                         r  count_reg[20]__0/C
                         clock pessimism              0.484    18.997    
                         clock uncertainty           -0.084    18.913    
    SLICE_X60Y51         FDRE (Setup_fdre_C_R)       -0.524    18.389    count_reg[20]__0
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 11.308    

Slack (MET) :             11.308ns  (required time - arrival time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[21]__0/R
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clkSetup_1 rise@20.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 3.507ns (44.082%)  route 4.449ns (55.918%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.637    -0.875    clock50
    SLICE_X60Y46         FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  count_reg[0]__0/Q
                         net (fo=3, routed)           0.812     0.455    count_reg[0]__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.035    count_reg[0]__0_i_14_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.149    count_reg[0]__0_i_15_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.263 r  count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.263    count_reg[0]__0_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.377 r  count_reg[0]__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     1.378    count_reg[0]__0_i_10_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  count_reg[0]__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.492    count_reg[0]__0_i_12_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.606    count_reg[0]__0_i_16_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.828 f  count_reg[0]__0_i_17/O[0]
                         net (fo=4, routed)           1.036     2.864    count_reg[0]__0_i_17_n_7
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299     3.163 r  JA[0]_i_23/O
                         net (fo=1, routed)           0.000     3.163    JA[0]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.713 r  JA_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.713    JA_reg[0]_i_9_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.984 f  JA_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.809     4.793    count14_in
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.373     5.166 r  count[0]__0_i_8/O
                         net (fo=1, routed)           0.405     5.570    count[0]__0_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  count[0]__0_i_1/O
                         net (fo=32, routed)          1.387     7.081    count[0]__0_i_1_n_0
    SLICE_X60Y51         FDRE                                         r  count_reg[21]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.509    18.513    clock50
    SLICE_X60Y51         FDRE                                         r  count_reg[21]__0/C
                         clock pessimism              0.484    18.997    
                         clock uncertainty           -0.084    18.913    
    SLICE_X60Y51         FDRE (Setup_fdre_C_R)       -0.524    18.389    count_reg[21]__0
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 11.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[16]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup_1 rise@0.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.047 r  count_reg[16]__0_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.047    count_reg[16]__0_i_1_n_7
    SLICE_X60Y50         FDRE                                         r  count_reg[16]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[16]__0/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.084    -0.235    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134    -0.101    count_reg[16]__0
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[18]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup_1 rise@0.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.034 r  count_reg[16]__0_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.034    count_reg[16]__0_i_1_n_5
    SLICE_X60Y50         FDRE                                         r  count_reg[18]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[18]__0/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.084    -0.235    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134    -0.101    count_reg[18]__0
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[17]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup_1 rise@0.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.011 r  count_reg[16]__0_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.011    count_reg[16]__0_i_1_n_6
    SLICE_X60Y50         FDRE                                         r  count_reg[17]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[17]__0/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.084    -0.235    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134    -0.101    count_reg[17]__0
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[19]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup_1 rise@0.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.451ns (78.139%)  route 0.126ns (21.861%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.009 r  count_reg[16]__0_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.009    count_reg[16]__0_i_1_n_4
    SLICE_X60Y50         FDRE                                         r  count_reg[19]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y50         FDRE                                         r  count_reg[19]__0/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.084    -0.235    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134    -0.101    count_reg[19]__0
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[20]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup_1 rise@0.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.453ns (78.214%)  route 0.126ns (21.786%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.060 r  count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    count_reg[16]__0_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.007 r  count_reg[20]__0_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.007    count_reg[20]__0_i_1_n_7
    SLICE_X60Y51         FDRE                                         r  count_reg[20]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y51         FDRE                                         r  count_reg[20]__0/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.084    -0.235    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134    -0.101    count_reg[20]__0
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[22]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup_1 rise@0.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.466ns (78.693%)  route 0.126ns (21.307%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.060 r  count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    count_reg[16]__0_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.006 r  count_reg[20]__0_i_1/O[2]
                         net (fo=1, routed)           0.000     0.006    count_reg[20]__0_i_1_n_5
    SLICE_X60Y51         FDRE                                         r  count_reg[22]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y51         FDRE                                         r  count_reg[22]__0/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.084    -0.235    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134    -0.101    count_reg[22]__0
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[21]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup_1 rise@0.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.489ns (79.489%)  route 0.126ns (20.511%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.060 r  count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    count_reg[16]__0_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.029 r  count_reg[20]__0_i_1/O[1]
                         net (fo=1, routed)           0.000     0.029    count_reg[20]__0_i_1_n_6
    SLICE_X60Y51         FDRE                                         r  count_reg[21]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y51         FDRE                                         r  count_reg[21]__0/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.084    -0.235    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134    -0.101    count_reg[21]__0
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[23]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup_1 rise@0.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.491ns (79.556%)  route 0.126ns (20.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.060 r  count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    count_reg[16]__0_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.031 r  count_reg[20]__0_i_1/O[3]
                         net (fo=1, routed)           0.000     0.031    count_reg[20]__0_i_1_n_4
    SLICE_X60Y51         FDRE                                         r  count_reg[23]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y51         FDRE                                         r  count_reg[23]__0/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.084    -0.235    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134    -0.101    count_reg[23]__0
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[24]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup_1 rise@0.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.493ns (79.622%)  route 0.126ns (20.378%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.060 r  count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    count_reg[16]__0_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.020 r  count_reg[20]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    count_reg[20]__0_i_1_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.033 r  count_reg[24]__0_i_1/O[0]
                         net (fo=1, routed)           0.000     0.033    count_reg[24]__0_i_1_n_7
    SLICE_X60Y52         FDRE                                         r  count_reg[24]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y52         FDRE                                         r  count_reg[24]__0/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.084    -0.235    
    SLICE_X60Y52         FDRE (Hold_fdre_C_D)         0.134    -0.101    count_reg[24]__0
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 count_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[26]__0/D
                            (rising edge-triggered cell FDRE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clkSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clkSetup_1 rise@0.000ns - clk50_clkSetup rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.506ns (80.041%)  route 0.126ns (19.959%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X60Y48         FDRE                                         r  count_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  count_reg[10]__0/Q
                         net (fo=2, routed)           0.125    -0.297    count_reg[10]__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.141 r  count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    count_reg[8]__0_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.101 r  count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    count_reg[12]__0_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.060 r  count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    count_reg[16]__0_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.020 r  count_reg[20]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    count_reg[20]__0_i_1_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.046 r  count_reg[24]__0_i_1/O[2]
                         net (fo=1, routed)           0.000     0.046    count_reg[24]__0_i_1_n_5
    SLICE_X60Y52         FDRE                                         r  count_reg[26]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.863    -0.827    clock50
    SLICE_X60Y52         FDRE                                         r  count_reg[26]__0/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.084    -0.235    
    SLICE_X60Y52         FDRE (Hold_fdre_C_D)         0.134    -0.101    count_reg[26]__0
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.147    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_clkSetup
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.597ns  (logic 4.476ns (58.924%)  route 3.121ns (41.076%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.619    -0.893    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.419    -0.474 r  value_reg[3]/Q
                         net (fo=7, routed)           0.856     0.382    value[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.322     0.704 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.265     2.969    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.735     6.704 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.704    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.247ns  (logic 4.503ns (62.127%)  route 2.745ns (37.873%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.619    -0.893    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.419    -0.474 f  value_reg[3]/Q
                         net (fo=7, routed)           0.846     0.372    value[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.324     0.696 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.899     2.595    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760     6.355 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.355    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.215ns  (logic 4.345ns (60.225%)  route 2.870ns (39.775%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.619    -0.893    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.456    -0.437 r  value_reg[2]/Q
                         net (fo=7, routed)           1.024     0.587    value[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.153     0.740 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.846     2.586    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.736     6.322 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.322    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.174ns  (logic 4.219ns (58.817%)  route 2.954ns (41.183%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.619    -0.893    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.419    -0.474 r  value_reg[3]/Q
                         net (fo=7, routed)           0.856     0.382    value[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.296     0.678 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.099     2.777    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.281 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.281    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.992ns  (logic 4.091ns (58.509%)  route 2.901ns (41.491%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.619    -0.893    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.456    -0.437 r  value_reg[2]/Q
                         net (fo=7, routed)           1.038     0.601    value[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.725 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.863     2.588    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.099 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.099    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.984ns  (logic 4.235ns (60.636%)  route 2.749ns (39.364%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.619    -0.893    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.419    -0.474 f  value_reg[3]/Q
                         net (fo=7, routed)           0.846     0.372    value[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.296     0.668 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.903     2.572    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.092 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.092    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.889ns  (logic 4.115ns (59.731%)  route 2.774ns (40.269%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.619    -0.893    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.456    -0.437 r  value_reg[2]/Q
                         net (fo=7, routed)           1.024     0.587    value[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.124     0.711 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.751     2.462    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     5.997 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.997    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.398ns (70.138%)  route 0.595ns (29.862%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.582    -0.599    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  value_reg[0]/Q
                         net (fo=7, routed)           0.140    -0.318    value[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.045    -0.273 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.455     0.182    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     1.394 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.394    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.032ns  (logic 1.407ns (69.236%)  route 0.625ns (30.764%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.582    -0.599    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  value_reg[2]/Q
                         net (fo=7, routed)           0.170    -0.289    value[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.045    -0.244 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.455     0.212    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.433 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.433    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.462ns (71.896%)  route 0.571ns (28.104%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.582    -0.599    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.128    -0.471 r  value_reg[3]/Q
                         net (fo=7, routed)           0.181    -0.291    value[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.391     0.198    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     1.434 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.434    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.528ns (72.012%)  route 0.594ns (27.988%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.582    -0.599    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.128    -0.471 r  value_reg[3]/Q
                         net (fo=7, routed)           0.181    -0.291    value[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.102    -0.189 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.413     0.225    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.298     1.523 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.523    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.498ns (70.578%)  route 0.625ns (29.422%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.582    -0.599    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  value_reg[2]/Q
                         net (fo=7, routed)           0.170    -0.289    value[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.048    -0.241 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.455     0.214    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     1.524 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.524    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.392ns (64.994%)  route 0.749ns (35.006%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.582    -0.599    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  value_reg[0]/Q
                         net (fo=7, routed)           0.228    -0.230    value[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.045    -0.185 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.522     0.336    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     1.542 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.542    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.485ns (64.891%)  route 0.804ns (35.109%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.582    -0.599    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  value_reg[0]/Q
                         net (fo=7, routed)           0.228    -0.230    value[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.046    -0.184 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.576     0.391    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.298     1.690 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.690    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_clkSetup_1
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.597ns  (logic 4.476ns (58.924%)  route 3.121ns (41.076%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.619    -0.893    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.419    -0.474 r  value_reg[3]/Q
                         net (fo=7, routed)           0.856     0.382    value[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.322     0.704 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.265     2.969    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.735     6.704 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.704    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.247ns  (logic 4.503ns (62.127%)  route 2.745ns (37.873%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.619    -0.893    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.419    -0.474 f  value_reg[3]/Q
                         net (fo=7, routed)           0.846     0.372    value[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.324     0.696 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.899     2.595    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760     6.355 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.355    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.215ns  (logic 4.345ns (60.225%)  route 2.870ns (39.775%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.619    -0.893    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.456    -0.437 r  value_reg[2]/Q
                         net (fo=7, routed)           1.024     0.587    value[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.153     0.740 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.846     2.586    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.736     6.322 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.322    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.174ns  (logic 4.219ns (58.817%)  route 2.954ns (41.183%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.619    -0.893    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.419    -0.474 r  value_reg[3]/Q
                         net (fo=7, routed)           0.856     0.382    value[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.296     0.678 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.099     2.777    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.281 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.281    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.992ns  (logic 4.091ns (58.509%)  route 2.901ns (41.491%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.619    -0.893    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.456    -0.437 r  value_reg[2]/Q
                         net (fo=7, routed)           1.038     0.601    value[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.725 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.863     2.588    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.099 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.099    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.984ns  (logic 4.235ns (60.636%)  route 2.749ns (39.364%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.619    -0.893    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.419    -0.474 f  value_reg[3]/Q
                         net (fo=7, routed)           0.846     0.372    value[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.296     0.668 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.903     2.572    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.092 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.092    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.889ns  (logic 4.115ns (59.731%)  route 2.774ns (40.269%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.619    -0.893    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.456    -0.437 r  value_reg[2]/Q
                         net (fo=7, routed)           1.024     0.587    value[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.124     0.711 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.751     2.462    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     5.997 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.997    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.398ns (70.138%)  route 0.595ns (29.862%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.582    -0.599    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  value_reg[0]/Q
                         net (fo=7, routed)           0.140    -0.318    value[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.045    -0.273 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.455     0.182    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     1.394 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.394    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.032ns  (logic 1.407ns (69.236%)  route 0.625ns (30.764%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.582    -0.599    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  value_reg[2]/Q
                         net (fo=7, routed)           0.170    -0.289    value[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.045    -0.244 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.455     0.212    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.433 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.433    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.462ns (71.896%)  route 0.571ns (28.104%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.582    -0.599    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.128    -0.471 r  value_reg[3]/Q
                         net (fo=7, routed)           0.181    -0.291    value[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.391     0.198    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     1.434 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.434    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.528ns (72.012%)  route 0.594ns (27.988%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.582    -0.599    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.128    -0.471 r  value_reg[3]/Q
                         net (fo=7, routed)           0.181    -0.291    value[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.102    -0.189 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.413     0.225    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.298     1.523 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.523    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.498ns (70.578%)  route 0.625ns (29.422%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.582    -0.599    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  value_reg[2]/Q
                         net (fo=7, routed)           0.170    -0.289    value[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.048    -0.241 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.455     0.214    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     1.524 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.524    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.392ns (64.994%)  route 0.749ns (35.006%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.582    -0.599    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  value_reg[0]/Q
                         net (fo=7, routed)           0.228    -0.230    value[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.045    -0.185 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.522     0.336    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     1.542 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.542    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.485ns (64.891%)  route 0.804ns (35.109%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.582    -0.599    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  value_reg[0]/Q
                         net (fo=7, routed)           0.228    -0.230    value[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.046    -0.184 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.576     0.391    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.298     1.690 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.690    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk25_clkSetup
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.064ns  (logic 4.034ns (57.109%)  route 3.030ns (42.891%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.638    -0.874    clock25
    SLICE_X64Y44         FDRE                                         r  JA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  JA_reg[1]/Q
                         net (fo=1, routed)           3.030     2.674    JA_IBUF__0[1]
    L2                   OBUF (Prop_obuf_I_O)         3.516     6.190 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.190    JA[1]
    L2                                                                r  JA[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.381ns (60.472%)  route 0.903ns (39.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    clock25
    SLICE_X64Y44         FDRE                                         r  JA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  JA_reg[1]/Q
                         net (fo=1, routed)           0.903     0.480    JA_IBUF__0[1]
    L2                   OBUF (Prop_obuf_I_O)         1.217     1.697 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.697    JA[1]
    L2                                                                r  JA[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk25_clkSetup_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.064ns  (logic 4.034ns (57.109%)  route 3.030ns (42.891%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.638    -0.874    clock25
    SLICE_X64Y44         FDRE                                         r  JA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  JA_reg[1]/Q
                         net (fo=1, routed)           3.030     2.674    JA_IBUF__0[1]
    L2                   OBUF (Prop_obuf_I_O)         3.516     6.190 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.190    JA[1]
    L2                                                                r  JA[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.381ns (60.472%)  route 0.903ns (39.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    clock25
    SLICE_X64Y44         FDRE                                         r  JA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  JA_reg[1]/Q
                         net (fo=1, routed)           0.903     0.480    JA_IBUF__0[1]
    L2                   OBUF (Prop_obuf_I_O)         1.217     1.697 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.697    JA[1]
    L2                                                                r  JA[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk50_clkSetup
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.635ns  (logic 3.961ns (51.876%)  route 3.674ns (48.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.638    -0.874    clock50
    SLICE_X62Y6          FDSE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y6          FDSE (Prop_fdse_C_Q)         0.456    -0.418 r  led_reg[0]/Q
                         net (fo=1, routed)           3.674     3.257    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.762 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.762    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.936ns  (logic 3.961ns (57.111%)  route 2.975ns (42.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.627    -0.885    clock50
    SLICE_X62Y50         FDSE                                         r  JA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDSE (Prop_fdse_C_Q)         0.456    -0.429 r  JA_reg[0]/Q
                         net (fo=1, routed)           2.975     2.546    JA_IBUF__0[0]
    J1                   OBUF (Prop_obuf_I_O)         3.505     6.051 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.051    JA[0]
    J1                                                                r  JA[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.347ns (60.524%)  route 0.879ns (39.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.594    -0.587    clock50
    SLICE_X62Y50         FDSE                                         r  JA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDSE (Prop_fdse_C_Q)         0.141    -0.446 r  JA_reg[0]/Q
                         net (fo=1, routed)           0.879     0.432    JA_IBUF__0[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     1.638 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.638    JA[0]
    J1                                                                r  JA[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk50_clkSetup  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.703ns  (logic 1.347ns (49.827%)  route 1.356ns (50.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X62Y6          FDSE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y6          FDSE (Prop_fdse_C_Q)         0.141    -0.445 r  led_reg[0]/Q
                         net (fo=1, routed)           1.356     0.911    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.117 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.117    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk50_clkSetup_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.635ns  (logic 3.961ns (51.876%)  route 3.674ns (48.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.638    -0.874    clock50
    SLICE_X62Y6          FDSE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y6          FDSE (Prop_fdse_C_Q)         0.456    -0.418 r  led_reg[0]/Q
                         net (fo=1, routed)           3.674     3.257    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.762 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.762    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.936ns  (logic 3.961ns (57.111%)  route 2.975ns (42.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          1.627    -0.885    clock50
    SLICE_X62Y50         FDSE                                         r  JA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDSE (Prop_fdse_C_Q)         0.456    -0.429 r  JA_reg[0]/Q
                         net (fo=1, routed)           2.975     2.546    JA_IBUF__0[0]
    J1                   OBUF (Prop_obuf_I_O)         3.505     6.051 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.051    JA[0]
    J1                                                                r  JA[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.347ns (60.524%)  route 0.879ns (39.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.594    -0.587    clock50
    SLICE_X62Y50         FDSE                                         r  JA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDSE (Prop_fdse_C_Q)         0.141    -0.446 r  JA_reg[0]/Q
                         net (fo=1, routed)           0.879     0.432    JA_IBUF__0[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     1.638 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.638    JA[0]
    J1                                                                r  JA[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk50_clkSetup_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.703ns  (logic 1.347ns (49.827%)  route 1.356ns (50.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk50_clkSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout2_buf/O
                         net (fo=66, routed)          0.595    -0.586    clock50
    SLICE_X62Y6          FDSE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y6          FDSE (Prop_fdse_C_Q)         0.141    -0.445 r  led_reg[0]/Q
                         net (fo=1, routed)           1.356     0.911    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.117 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.117    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clkSetup
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clkSetup'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clkSetup fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    i_clock/inst/clk_in1_clkSetup
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  i_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    i_clock/inst/clkfbout_clkSetup
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.311 f  i_clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    i_clock/inst/clkfbout_buf_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  i_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clkSetup'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clkfbout_clkSetup
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    i_clock/inst/clkfbout_buf_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  i_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clkSetup_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clkSetup_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clkSetup_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    i_clock/inst/clk_in1_clkSetup
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  i_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    i_clock/inst/clkfbout_clkSetup
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.311 f  i_clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    i_clock/inst/clkfbout_buf_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  i_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clkSetup_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clkfbout_clkSetup
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    i_clock/inst/clkfbout_buf_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  i_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_clkSetup

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            countForEcho_reg[0]/CLR
                            (recovery check against rising-edge clock clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.260ns  (logic 1.603ns (25.602%)  route 4.658ns (74.398%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.815    btnU_IBUF
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.149     4.964 f  value[3]_i_3/O
                         net (fo=36, routed)          1.296     6.260    value[3]_i_3_n_0
    SLICE_X59Y16         FDCE                                         f  countForEcho_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.511    -1.484    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            countForEcho_reg[1]/CLR
                            (recovery check against rising-edge clock clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.260ns  (logic 1.603ns (25.602%)  route 4.658ns (74.398%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.815    btnU_IBUF
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.149     4.964 f  value[3]_i_3/O
                         net (fo=36, routed)          1.296     6.260    value[3]_i_3_n_0
    SLICE_X59Y16         FDCE                                         f  countForEcho_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.511    -1.484    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            countForEcho_reg[2]/CLR
                            (recovery check against rising-edge clock clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.260ns  (logic 1.603ns (25.602%)  route 4.658ns (74.398%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.815    btnU_IBUF
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.149     4.964 f  value[3]_i_3/O
                         net (fo=36, routed)          1.296     6.260    value[3]_i_3_n_0
    SLICE_X59Y16         FDCE                                         f  countForEcho_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.511    -1.484    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            countForEcho_reg[3]/CLR
                            (recovery check against rising-edge clock clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.260ns  (logic 1.603ns (25.602%)  route 4.658ns (74.398%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.815    btnU_IBUF
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.149     4.964 f  value[3]_i_3/O
                         net (fo=36, routed)          1.296     6.260    value[3]_i_3_n_0
    SLICE_X59Y16         FDCE                                         f  countForEcho_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.511    -1.484    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            countForEcho_reg[4]/CLR
                            (recovery check against rising-edge clock clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.257ns  (logic 1.603ns (25.616%)  route 4.654ns (74.384%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.815    btnU_IBUF
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.149     4.964 f  value[3]_i_3/O
                         net (fo=36, routed)          1.293     6.257    value[3]_i_3_n_0
    SLICE_X59Y17         FDCE                                         f  countForEcho_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.510    -1.485    clock100
    SLICE_X59Y17         FDCE                                         r  countForEcho_reg[4]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            countForEcho_reg[5]/CLR
                            (recovery check against rising-edge clock clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.257ns  (logic 1.603ns (25.616%)  route 4.654ns (74.384%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.815    btnU_IBUF
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.149     4.964 f  value[3]_i_3/O
                         net (fo=36, routed)          1.293     6.257    value[3]_i_3_n_0
    SLICE_X59Y17         FDCE                                         f  countForEcho_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.510    -1.485    clock100
    SLICE_X59Y17         FDCE                                         r  countForEcho_reg[5]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            countForEcho_reg[6]/CLR
                            (recovery check against rising-edge clock clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.257ns  (logic 1.603ns (25.616%)  route 4.654ns (74.384%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.815    btnU_IBUF
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.149     4.964 f  value[3]_i_3/O
                         net (fo=36, routed)          1.293     6.257    value[3]_i_3_n_0
    SLICE_X59Y17         FDCE                                         f  countForEcho_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.510    -1.485    clock100
    SLICE_X59Y17         FDCE                                         r  countForEcho_reg[6]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            countForEcho_reg[7]/CLR
                            (recovery check against rising-edge clock clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.257ns  (logic 1.603ns (25.616%)  route 4.654ns (74.384%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.815    btnU_IBUF
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.149     4.964 f  value[3]_i_3/O
                         net (fo=36, routed)          1.293     6.257    value[3]_i_3_n_0
    SLICE_X59Y17         FDCE                                         f  countForEcho_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.510    -1.485    clock100
    SLICE_X59Y17         FDCE                                         r  countForEcho_reg[7]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            countForEcho_reg[10]/CLR
                            (recovery check against rising-edge clock clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.116ns  (logic 1.603ns (26.205%)  route 4.513ns (73.795%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.815    btnU_IBUF
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.149     4.964 f  value[3]_i_3/O
                         net (fo=36, routed)          1.152     6.116    value[3]_i_3_n_0
    SLICE_X59Y18         FDCE                                         f  countForEcho_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.508    -1.487    clock100
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[10]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            countForEcho_reg[11]/CLR
                            (recovery check against rising-edge clock clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.116ns  (logic 1.603ns (26.205%)  route 4.513ns (73.795%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.815    btnU_IBUF
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.149     4.964 f  value[3]_i_3/O
                         net (fo=36, routed)          1.152     6.116    value[3]_i_3_n_0
    SLICE_X59Y18         FDCE                                         f  countForEcho_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.508    -1.487    clock100
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            value_reg[0]/PRE
                            (removal check against rising-edge clock clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.267ns (20.954%)  route 1.008ns (79.046%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.783     1.006    sw_IBUF[14]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.044     1.050 f  value[3]_i_3/O
                         net (fo=36, routed)          0.225     1.276    value[3]_i_3_n_0
    SLICE_X61Y26         FDPE                                         f  value_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.849    -0.841    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[0]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            value_reg[1]/PRE
                            (removal check against rising-edge clock clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.267ns (20.954%)  route 1.008ns (79.046%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.783     1.006    sw_IBUF[14]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.044     1.050 f  value[3]_i_3/O
                         net (fo=36, routed)          0.225     1.276    value[3]_i_3_n_0
    SLICE_X60Y26         FDPE                                         f  value_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.849    -0.841    clock100
    SLICE_X60Y26         FDPE                                         r  value_reg[1]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            value_reg[2]/PRE
                            (removal check against rising-edge clock clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.267ns (20.954%)  route 1.008ns (79.046%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.783     1.006    sw_IBUF[14]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.044     1.050 f  value[3]_i_3/O
                         net (fo=36, routed)          0.225     1.276    value[3]_i_3_n_0
    SLICE_X61Y26         FDPE                                         f  value_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.849    -0.841    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            value_reg[3]/PRE
                            (removal check against rising-edge clock clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.267ns (20.954%)  route 1.008ns (79.046%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.783     1.006    sw_IBUF[14]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.044     1.050 f  value[3]_i_3/O
                         net (fo=36, routed)          0.225     1.276    value[3]_i_3_n_0
    SLICE_X61Y26         FDPE                                         f  value_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.849    -0.841    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            countForEcho_reg[28]/CLR
                            (removal check against rising-edge clock clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.267ns (20.320%)  route 1.048ns (79.680%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.783     1.006    sw_IBUF[14]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.044     1.050 f  value[3]_i_3/O
                         net (fo=36, routed)          0.265     1.315    value[3]_i_3_n_0
    SLICE_X59Y23         FDCE                                         f  countForEcho_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.849    -0.841    clock100
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[28]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            countForEcho_reg[29]/CLR
                            (removal check against rising-edge clock clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.267ns (20.320%)  route 1.048ns (79.680%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.783     1.006    sw_IBUF[14]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.044     1.050 f  value[3]_i_3/O
                         net (fo=36, routed)          0.265     1.315    value[3]_i_3_n_0
    SLICE_X59Y23         FDCE                                         f  countForEcho_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.849    -0.841    clock100
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[29]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            countForEcho_reg[30]/CLR
                            (removal check against rising-edge clock clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.267ns (20.320%)  route 1.048ns (79.680%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.783     1.006    sw_IBUF[14]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.044     1.050 f  value[3]_i_3/O
                         net (fo=36, routed)          0.265     1.315    value[3]_i_3_n_0
    SLICE_X59Y23         FDCE                                         f  countForEcho_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.849    -0.841    clock100
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[30]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            countForEcho_reg[31]/CLR
                            (removal check against rising-edge clock clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.267ns (20.320%)  route 1.048ns (79.680%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.783     1.006    sw_IBUF[14]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.044     1.050 f  value[3]_i_3/O
                         net (fo=36, routed)          0.265     1.315    value[3]_i_3_n_0
    SLICE_X59Y23         FDCE                                         f  countForEcho_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.849    -0.841    clock100
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[31]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            countForEcho_reg[24]/CLR
                            (removal check against rising-edge clock clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.267ns (19.242%)  route 1.122ns (80.758%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.783     1.006    sw_IBUF[14]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.044     1.050 f  value[3]_i_3/O
                         net (fo=36, routed)          0.339     1.389    value[3]_i_3_n_0
    SLICE_X59Y22         FDCE                                         f  countForEcho_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.851    -0.839    clock100
    SLICE_X59Y22         FDCE                                         r  countForEcho_reg[24]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            countForEcho_reg[25]/CLR
                            (removal check against rising-edge clock clk100_clkSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.267ns (19.242%)  route 1.122ns (80.758%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.783     1.006    sw_IBUF[14]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.044     1.050 f  value[3]_i_3/O
                         net (fo=36, routed)          0.339     1.389    value[3]_i_3_n_0
    SLICE_X59Y22         FDCE                                         f  countForEcho_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.851    -0.839    clock100
    SLICE_X59Y22         FDCE                                         r  countForEcho_reg[25]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_clkSetup_1

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            countForEcho_reg[0]/CLR
                            (recovery check against rising-edge clock clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.260ns  (logic 1.603ns (25.602%)  route 4.658ns (74.398%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.815    btnU_IBUF
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.149     4.964 f  value[3]_i_3/O
                         net (fo=36, routed)          1.296     6.260    value[3]_i_3_n_0
    SLICE_X59Y16         FDCE                                         f  countForEcho_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.511    -1.484    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            countForEcho_reg[1]/CLR
                            (recovery check against rising-edge clock clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.260ns  (logic 1.603ns (25.602%)  route 4.658ns (74.398%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.815    btnU_IBUF
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.149     4.964 f  value[3]_i_3/O
                         net (fo=36, routed)          1.296     6.260    value[3]_i_3_n_0
    SLICE_X59Y16         FDCE                                         f  countForEcho_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.511    -1.484    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            countForEcho_reg[2]/CLR
                            (recovery check against rising-edge clock clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.260ns  (logic 1.603ns (25.602%)  route 4.658ns (74.398%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.815    btnU_IBUF
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.149     4.964 f  value[3]_i_3/O
                         net (fo=36, routed)          1.296     6.260    value[3]_i_3_n_0
    SLICE_X59Y16         FDCE                                         f  countForEcho_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.511    -1.484    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            countForEcho_reg[3]/CLR
                            (recovery check against rising-edge clock clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.260ns  (logic 1.603ns (25.602%)  route 4.658ns (74.398%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.815    btnU_IBUF
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.149     4.964 f  value[3]_i_3/O
                         net (fo=36, routed)          1.296     6.260    value[3]_i_3_n_0
    SLICE_X59Y16         FDCE                                         f  countForEcho_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.511    -1.484    clock100
    SLICE_X59Y16         FDCE                                         r  countForEcho_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            countForEcho_reg[4]/CLR
                            (recovery check against rising-edge clock clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.257ns  (logic 1.603ns (25.616%)  route 4.654ns (74.384%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.815    btnU_IBUF
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.149     4.964 f  value[3]_i_3/O
                         net (fo=36, routed)          1.293     6.257    value[3]_i_3_n_0
    SLICE_X59Y17         FDCE                                         f  countForEcho_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.510    -1.485    clock100
    SLICE_X59Y17         FDCE                                         r  countForEcho_reg[4]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            countForEcho_reg[5]/CLR
                            (recovery check against rising-edge clock clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.257ns  (logic 1.603ns (25.616%)  route 4.654ns (74.384%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.815    btnU_IBUF
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.149     4.964 f  value[3]_i_3/O
                         net (fo=36, routed)          1.293     6.257    value[3]_i_3_n_0
    SLICE_X59Y17         FDCE                                         f  countForEcho_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.510    -1.485    clock100
    SLICE_X59Y17         FDCE                                         r  countForEcho_reg[5]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            countForEcho_reg[6]/CLR
                            (recovery check against rising-edge clock clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.257ns  (logic 1.603ns (25.616%)  route 4.654ns (74.384%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.815    btnU_IBUF
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.149     4.964 f  value[3]_i_3/O
                         net (fo=36, routed)          1.293     6.257    value[3]_i_3_n_0
    SLICE_X59Y17         FDCE                                         f  countForEcho_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.510    -1.485    clock100
    SLICE_X59Y17         FDCE                                         r  countForEcho_reg[6]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            countForEcho_reg[7]/CLR
                            (recovery check against rising-edge clock clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.257ns  (logic 1.603ns (25.616%)  route 4.654ns (74.384%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.815    btnU_IBUF
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.149     4.964 f  value[3]_i_3/O
                         net (fo=36, routed)          1.293     6.257    value[3]_i_3_n_0
    SLICE_X59Y17         FDCE                                         f  countForEcho_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.510    -1.485    clock100
    SLICE_X59Y17         FDCE                                         r  countForEcho_reg[7]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            countForEcho_reg[10]/CLR
                            (recovery check against rising-edge clock clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.116ns  (logic 1.603ns (26.205%)  route 4.513ns (73.795%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.815    btnU_IBUF
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.149     4.964 f  value[3]_i_3/O
                         net (fo=36, routed)          1.152     6.116    value[3]_i_3_n_0
    SLICE_X59Y18         FDCE                                         f  countForEcho_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.508    -1.487    clock100
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[10]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            countForEcho_reg[11]/CLR
                            (recovery check against rising-edge clock clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.116ns  (logic 1.603ns (26.205%)  route 4.513ns (73.795%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.815    btnU_IBUF
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.149     4.964 f  value[3]_i_3/O
                         net (fo=36, routed)          1.152     6.116    value[3]_i_3_n_0
    SLICE_X59Y18         FDCE                                         f  countForEcho_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          1.508    -1.487    clock100
    SLICE_X59Y18         FDCE                                         r  countForEcho_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            value_reg[0]/PRE
                            (removal check against rising-edge clock clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.267ns (20.954%)  route 1.008ns (79.046%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.783     1.006    sw_IBUF[14]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.044     1.050 f  value[3]_i_3/O
                         net (fo=36, routed)          0.225     1.276    value[3]_i_3_n_0
    SLICE_X61Y26         FDPE                                         f  value_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.849    -0.841    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[0]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            value_reg[1]/PRE
                            (removal check against rising-edge clock clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.267ns (20.954%)  route 1.008ns (79.046%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.783     1.006    sw_IBUF[14]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.044     1.050 f  value[3]_i_3/O
                         net (fo=36, routed)          0.225     1.276    value[3]_i_3_n_0
    SLICE_X60Y26         FDPE                                         f  value_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.849    -0.841    clock100
    SLICE_X60Y26         FDPE                                         r  value_reg[1]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            value_reg[2]/PRE
                            (removal check against rising-edge clock clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.267ns (20.954%)  route 1.008ns (79.046%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.783     1.006    sw_IBUF[14]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.044     1.050 f  value[3]_i_3/O
                         net (fo=36, routed)          0.225     1.276    value[3]_i_3_n_0
    SLICE_X61Y26         FDPE                                         f  value_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.849    -0.841    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[2]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            value_reg[3]/PRE
                            (removal check against rising-edge clock clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.267ns (20.954%)  route 1.008ns (79.046%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.783     1.006    sw_IBUF[14]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.044     1.050 f  value[3]_i_3/O
                         net (fo=36, routed)          0.225     1.276    value[3]_i_3_n_0
    SLICE_X61Y26         FDPE                                         f  value_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.849    -0.841    clock100
    SLICE_X61Y26         FDPE                                         r  value_reg[3]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            countForEcho_reg[28]/CLR
                            (removal check against rising-edge clock clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.267ns (20.320%)  route 1.048ns (79.680%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.783     1.006    sw_IBUF[14]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.044     1.050 f  value[3]_i_3/O
                         net (fo=36, routed)          0.265     1.315    value[3]_i_3_n_0
    SLICE_X59Y23         FDCE                                         f  countForEcho_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.849    -0.841    clock100
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[28]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            countForEcho_reg[29]/CLR
                            (removal check against rising-edge clock clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.267ns (20.320%)  route 1.048ns (79.680%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.783     1.006    sw_IBUF[14]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.044     1.050 f  value[3]_i_3/O
                         net (fo=36, routed)          0.265     1.315    value[3]_i_3_n_0
    SLICE_X59Y23         FDCE                                         f  countForEcho_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.849    -0.841    clock100
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[29]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            countForEcho_reg[30]/CLR
                            (removal check against rising-edge clock clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.267ns (20.320%)  route 1.048ns (79.680%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.783     1.006    sw_IBUF[14]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.044     1.050 f  value[3]_i_3/O
                         net (fo=36, routed)          0.265     1.315    value[3]_i_3_n_0
    SLICE_X59Y23         FDCE                                         f  countForEcho_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.849    -0.841    clock100
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[30]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            countForEcho_reg[31]/CLR
                            (removal check against rising-edge clock clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.267ns (20.320%)  route 1.048ns (79.680%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.783     1.006    sw_IBUF[14]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.044     1.050 f  value[3]_i_3/O
                         net (fo=36, routed)          0.265     1.315    value[3]_i_3_n_0
    SLICE_X59Y23         FDCE                                         f  countForEcho_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.849    -0.841    clock100
    SLICE_X59Y23         FDCE                                         r  countForEcho_reg[31]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            countForEcho_reg[24]/CLR
                            (removal check against rising-edge clock clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.267ns (19.242%)  route 1.122ns (80.758%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.783     1.006    sw_IBUF[14]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.044     1.050 f  value[3]_i_3/O
                         net (fo=36, routed)          0.339     1.389    value[3]_i_3_n_0
    SLICE_X59Y22         FDCE                                         f  countForEcho_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.851    -0.839    clock100
    SLICE_X59Y22         FDCE                                         r  countForEcho_reg[24]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            countForEcho_reg[25]/CLR
                            (removal check against rising-edge clock clk100_clkSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.267ns (19.242%)  route 1.122ns (80.758%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.783     1.006    sw_IBUF[14]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.044     1.050 f  value[3]_i_3/O
                         net (fo=36, routed)          0.339     1.389    value[3]_i_3_n_0
    SLICE_X59Y22         FDCE                                         f  countForEcho_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk100_clkSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout3_buf/O
                         net (fo=36, routed)          0.851    -0.839    clock100
    SLICE_X59Y22         FDCE                                         r  countForEcho_reg[25]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk25_clkSetup

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[28]__1/R
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.621ns  (logic 1.565ns (23.641%)  route 5.056ns (76.359%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.672     5.114    btnC_IBUF
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.238 r  count[0]__1_i_1/O
                         net (fo=33, routed)          1.383     6.621    count[0]__1_i_1_n_0
    SLICE_X63Y47         FDRE                                         r  count_reg[28]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520    -1.475    clock25
    SLICE_X63Y47         FDRE                                         r  count_reg[28]__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[29]__1/R
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.621ns  (logic 1.565ns (23.641%)  route 5.056ns (76.359%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.672     5.114    btnC_IBUF
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.238 r  count[0]__1_i_1/O
                         net (fo=33, routed)          1.383     6.621    count[0]__1_i_1_n_0
    SLICE_X63Y47         FDRE                                         r  count_reg[29]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520    -1.475    clock25
    SLICE_X63Y47         FDRE                                         r  count_reg[29]__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[30]__1/R
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.621ns  (logic 1.565ns (23.641%)  route 5.056ns (76.359%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.672     5.114    btnC_IBUF
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.238 r  count[0]__1_i_1/O
                         net (fo=33, routed)          1.383     6.621    count[0]__1_i_1_n_0
    SLICE_X63Y47         FDRE                                         r  count_reg[30]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520    -1.475    clock25
    SLICE_X63Y47         FDRE                                         r  count_reg[30]__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[31]__1/R
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.621ns  (logic 1.565ns (23.641%)  route 5.056ns (76.359%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.672     5.114    btnC_IBUF
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.238 r  count[0]__1_i_1/O
                         net (fo=33, routed)          1.383     6.621    count[0]__1_i_1_n_0
    SLICE_X63Y47         FDRE                                         r  count_reg[31]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520    -1.475    clock25
    SLICE_X63Y47         FDRE                                         r  count_reg[31]__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[24]__1/R
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.479ns  (logic 1.565ns (24.159%)  route 4.914ns (75.841%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.672     5.114    btnC_IBUF
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.238 r  count[0]__1_i_1/O
                         net (fo=33, routed)          1.242     6.479    count[0]__1_i_1_n_0
    SLICE_X63Y46         FDRE                                         r  count_reg[24]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519    -1.476    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[24]__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[25]__1/R
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.479ns  (logic 1.565ns (24.159%)  route 4.914ns (75.841%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.672     5.114    btnC_IBUF
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.238 r  count[0]__1_i_1/O
                         net (fo=33, routed)          1.242     6.479    count[0]__1_i_1_n_0
    SLICE_X63Y46         FDRE                                         r  count_reg[25]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519    -1.476    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[25]__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[26]__1/R
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.479ns  (logic 1.565ns (24.159%)  route 4.914ns (75.841%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.672     5.114    btnC_IBUF
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.238 r  count[0]__1_i_1/O
                         net (fo=33, routed)          1.242     6.479    count[0]__1_i_1_n_0
    SLICE_X63Y46         FDRE                                         r  count_reg[26]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519    -1.476    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[26]__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[27]__1/R
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.479ns  (logic 1.565ns (24.159%)  route 4.914ns (75.841%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.672     5.114    btnC_IBUF
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.238 r  count[0]__1_i_1/O
                         net (fo=33, routed)          1.242     6.479    count[0]__1_i_1_n_0
    SLICE_X63Y46         FDRE                                         r  count_reg[27]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519    -1.476    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[27]__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[20]__1/R
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.328ns  (logic 1.565ns (24.738%)  route 4.762ns (75.262%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.672     5.114    btnC_IBUF
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.238 r  count[0]__1_i_1/O
                         net (fo=33, routed)          1.090     6.328    count[0]__1_i_1_n_0
    SLICE_X63Y45         FDRE                                         r  count_reg[20]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519    -1.476    clock25
    SLICE_X63Y45         FDRE                                         r  count_reg[20]__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[21]__1/R
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.328ns  (logic 1.565ns (24.738%)  route 4.762ns (75.262%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.672     5.114    btnC_IBUF
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.238 r  count[0]__1_i_1/O
                         net (fo=33, routed)          1.090     6.328    count[0]__1_i_1_n_0
    SLICE_X63Y45         FDRE                                         r  count_reg[21]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519    -1.476    clock25
    SLICE_X63Y45         FDRE                                         r  count_reg[21]__1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            count_reg[24]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.268ns (28.117%)  route 0.686ns (71.883%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           0.528     0.752    sw_IBUF[15]
    SLICE_X62Y47         LUT3 (Prop_lut3_I1_O)        0.044     0.796 r  count[0]__1_i_2/O
                         net (fo=32, routed)          0.158     0.954    count0
    SLICE_X63Y46         FDRE                                         r  count_reg[24]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[24]__1/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            count_reg[25]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.268ns (28.117%)  route 0.686ns (71.883%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           0.528     0.752    sw_IBUF[15]
    SLICE_X62Y47         LUT3 (Prop_lut3_I1_O)        0.044     0.796 r  count[0]__1_i_2/O
                         net (fo=32, routed)          0.158     0.954    count0
    SLICE_X63Y46         FDRE                                         r  count_reg[25]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[25]__1/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            count_reg[26]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.268ns (28.117%)  route 0.686ns (71.883%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           0.528     0.752    sw_IBUF[15]
    SLICE_X62Y47         LUT3 (Prop_lut3_I1_O)        0.044     0.796 r  count[0]__1_i_2/O
                         net (fo=32, routed)          0.158     0.954    count0
    SLICE_X63Y46         FDRE                                         r  count_reg[26]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[26]__1/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            count_reg[27]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.268ns (28.117%)  route 0.686ns (71.883%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           0.528     0.752    sw_IBUF[15]
    SLICE_X62Y47         LUT3 (Prop_lut3_I1_O)        0.044     0.796 r  count[0]__1_i_2/O
                         net (fo=32, routed)          0.158     0.954    count0
    SLICE_X63Y46         FDRE                                         r  count_reg[27]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[27]__1/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            count_reg[20]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.268ns (26.356%)  route 0.750ns (73.644%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           0.528     0.752    sw_IBUF[15]
    SLICE_X62Y47         LUT3 (Prop_lut3_I1_O)        0.044     0.796 r  count[0]__1_i_2/O
                         net (fo=32, routed)          0.222     1.018    count0
    SLICE_X63Y45         FDRE                                         r  count_reg[20]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y45         FDRE                                         r  count_reg[20]__1/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            count_reg[21]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.268ns (26.356%)  route 0.750ns (73.644%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           0.528     0.752    sw_IBUF[15]
    SLICE_X62Y47         LUT3 (Prop_lut3_I1_O)        0.044     0.796 r  count[0]__1_i_2/O
                         net (fo=32, routed)          0.222     1.018    count0
    SLICE_X63Y45         FDRE                                         r  count_reg[21]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y45         FDRE                                         r  count_reg[21]__1/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            count_reg[22]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.268ns (26.356%)  route 0.750ns (73.644%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           0.528     0.752    sw_IBUF[15]
    SLICE_X62Y47         LUT3 (Prop_lut3_I1_O)        0.044     0.796 r  count[0]__1_i_2/O
                         net (fo=32, routed)          0.222     1.018    count0
    SLICE_X63Y45         FDRE                                         r  count_reg[22]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y45         FDRE                                         r  count_reg[22]__1/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            count_reg[23]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.268ns (26.356%)  route 0.750ns (73.644%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           0.528     0.752    sw_IBUF[15]
    SLICE_X62Y47         LUT3 (Prop_lut3_I1_O)        0.044     0.796 r  count[0]__1_i_2/O
                         net (fo=32, routed)          0.222     1.018    count0
    SLICE_X63Y45         FDRE                                         r  count_reg[23]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y45         FDRE                                         r  count_reg[23]__1/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            count_reg[16]__1/R
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.269ns (24.832%)  route 0.815ns (75.168%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           0.629     0.853    sw_IBUF[15]
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.045     0.898 r  count[0]__1_i_1/O
                         net (fo=33, routed)          0.186     1.084    count[0]__1_i_1_n_0
    SLICE_X63Y44         FDRE                                         r  count_reg[16]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y44         FDRE                                         r  count_reg[16]__1/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            count_reg[17]__1/R
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.269ns (24.832%)  route 0.815ns (75.168%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           0.629     0.853    sw_IBUF[15]
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.045     0.898 r  count[0]__1_i_1/O
                         net (fo=33, routed)          0.186     1.084    count[0]__1_i_1_n_0
    SLICE_X63Y44         FDRE                                         r  count_reg[17]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y44         FDRE                                         r  count_reg[17]__1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk25_clkSetup_1

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[28]__1/R
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.621ns  (logic 1.565ns (23.641%)  route 5.056ns (76.359%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.672     5.114    btnC_IBUF
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.238 r  count[0]__1_i_1/O
                         net (fo=33, routed)          1.383     6.621    count[0]__1_i_1_n_0
    SLICE_X63Y47         FDRE                                         r  count_reg[28]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520    -1.475    clock25
    SLICE_X63Y47         FDRE                                         r  count_reg[28]__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[29]__1/R
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.621ns  (logic 1.565ns (23.641%)  route 5.056ns (76.359%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.672     5.114    btnC_IBUF
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.238 r  count[0]__1_i_1/O
                         net (fo=33, routed)          1.383     6.621    count[0]__1_i_1_n_0
    SLICE_X63Y47         FDRE                                         r  count_reg[29]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520    -1.475    clock25
    SLICE_X63Y47         FDRE                                         r  count_reg[29]__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[30]__1/R
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.621ns  (logic 1.565ns (23.641%)  route 5.056ns (76.359%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.672     5.114    btnC_IBUF
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.238 r  count[0]__1_i_1/O
                         net (fo=33, routed)          1.383     6.621    count[0]__1_i_1_n_0
    SLICE_X63Y47         FDRE                                         r  count_reg[30]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520    -1.475    clock25
    SLICE_X63Y47         FDRE                                         r  count_reg[30]__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[31]__1/R
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.621ns  (logic 1.565ns (23.641%)  route 5.056ns (76.359%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.672     5.114    btnC_IBUF
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.238 r  count[0]__1_i_1/O
                         net (fo=33, routed)          1.383     6.621    count[0]__1_i_1_n_0
    SLICE_X63Y47         FDRE                                         r  count_reg[31]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520    -1.475    clock25
    SLICE_X63Y47         FDRE                                         r  count_reg[31]__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[24]__1/R
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.479ns  (logic 1.565ns (24.159%)  route 4.914ns (75.841%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.672     5.114    btnC_IBUF
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.238 r  count[0]__1_i_1/O
                         net (fo=33, routed)          1.242     6.479    count[0]__1_i_1_n_0
    SLICE_X63Y46         FDRE                                         r  count_reg[24]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519    -1.476    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[24]__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[25]__1/R
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.479ns  (logic 1.565ns (24.159%)  route 4.914ns (75.841%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.672     5.114    btnC_IBUF
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.238 r  count[0]__1_i_1/O
                         net (fo=33, routed)          1.242     6.479    count[0]__1_i_1_n_0
    SLICE_X63Y46         FDRE                                         r  count_reg[25]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519    -1.476    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[25]__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[26]__1/R
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.479ns  (logic 1.565ns (24.159%)  route 4.914ns (75.841%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.672     5.114    btnC_IBUF
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.238 r  count[0]__1_i_1/O
                         net (fo=33, routed)          1.242     6.479    count[0]__1_i_1_n_0
    SLICE_X63Y46         FDRE                                         r  count_reg[26]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519    -1.476    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[26]__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[27]__1/R
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.479ns  (logic 1.565ns (24.159%)  route 4.914ns (75.841%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.672     5.114    btnC_IBUF
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.238 r  count[0]__1_i_1/O
                         net (fo=33, routed)          1.242     6.479    count[0]__1_i_1_n_0
    SLICE_X63Y46         FDRE                                         r  count_reg[27]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519    -1.476    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[27]__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[20]__1/R
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.328ns  (logic 1.565ns (24.738%)  route 4.762ns (75.262%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.672     5.114    btnC_IBUF
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.238 r  count[0]__1_i_1/O
                         net (fo=33, routed)          1.090     6.328    count[0]__1_i_1_n_0
    SLICE_X63Y45         FDRE                                         r  count_reg[20]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519    -1.476    clock25
    SLICE_X63Y45         FDRE                                         r  count_reg[20]__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[21]__1/R
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.328ns  (logic 1.565ns (24.738%)  route 4.762ns (75.262%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.672     5.114    btnC_IBUF
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.238 r  count[0]__1_i_1/O
                         net (fo=33, routed)          1.090     6.328    count[0]__1_i_1_n_0
    SLICE_X63Y45         FDRE                                         r  count_reg[21]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519    -1.476    clock25
    SLICE_X63Y45         FDRE                                         r  count_reg[21]__1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            count_reg[24]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.268ns (28.117%)  route 0.686ns (71.883%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           0.528     0.752    sw_IBUF[15]
    SLICE_X62Y47         LUT3 (Prop_lut3_I1_O)        0.044     0.796 r  count[0]__1_i_2/O
                         net (fo=32, routed)          0.158     0.954    count0
    SLICE_X63Y46         FDRE                                         r  count_reg[24]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[24]__1/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            count_reg[25]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.268ns (28.117%)  route 0.686ns (71.883%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           0.528     0.752    sw_IBUF[15]
    SLICE_X62Y47         LUT3 (Prop_lut3_I1_O)        0.044     0.796 r  count[0]__1_i_2/O
                         net (fo=32, routed)          0.158     0.954    count0
    SLICE_X63Y46         FDRE                                         r  count_reg[25]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[25]__1/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            count_reg[26]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.268ns (28.117%)  route 0.686ns (71.883%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           0.528     0.752    sw_IBUF[15]
    SLICE_X62Y47         LUT3 (Prop_lut3_I1_O)        0.044     0.796 r  count[0]__1_i_2/O
                         net (fo=32, routed)          0.158     0.954    count0
    SLICE_X63Y46         FDRE                                         r  count_reg[26]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[26]__1/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            count_reg[27]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.268ns (28.117%)  route 0.686ns (71.883%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           0.528     0.752    sw_IBUF[15]
    SLICE_X62Y47         LUT3 (Prop_lut3_I1_O)        0.044     0.796 r  count[0]__1_i_2/O
                         net (fo=32, routed)          0.158     0.954    count0
    SLICE_X63Y46         FDRE                                         r  count_reg[27]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y46         FDRE                                         r  count_reg[27]__1/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            count_reg[20]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.268ns (26.356%)  route 0.750ns (73.644%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           0.528     0.752    sw_IBUF[15]
    SLICE_X62Y47         LUT3 (Prop_lut3_I1_O)        0.044     0.796 r  count[0]__1_i_2/O
                         net (fo=32, routed)          0.222     1.018    count0
    SLICE_X63Y45         FDRE                                         r  count_reg[20]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y45         FDRE                                         r  count_reg[20]__1/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            count_reg[21]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.268ns (26.356%)  route 0.750ns (73.644%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           0.528     0.752    sw_IBUF[15]
    SLICE_X62Y47         LUT3 (Prop_lut3_I1_O)        0.044     0.796 r  count[0]__1_i_2/O
                         net (fo=32, routed)          0.222     1.018    count0
    SLICE_X63Y45         FDRE                                         r  count_reg[21]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y45         FDRE                                         r  count_reg[21]__1/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            count_reg[22]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.268ns (26.356%)  route 0.750ns (73.644%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           0.528     0.752    sw_IBUF[15]
    SLICE_X62Y47         LUT3 (Prop_lut3_I1_O)        0.044     0.796 r  count[0]__1_i_2/O
                         net (fo=32, routed)          0.222     1.018    count0
    SLICE_X63Y45         FDRE                                         r  count_reg[22]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y45         FDRE                                         r  count_reg[22]__1/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            count_reg[23]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.268ns (26.356%)  route 0.750ns (73.644%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           0.528     0.752    sw_IBUF[15]
    SLICE_X62Y47         LUT3 (Prop_lut3_I1_O)        0.044     0.796 r  count[0]__1_i_2/O
                         net (fo=32, routed)          0.222     1.018    count0
    SLICE_X63Y45         FDRE                                         r  count_reg[23]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y45         FDRE                                         r  count_reg[23]__1/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            count_reg[16]__1/R
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.269ns (24.832%)  route 0.815ns (75.168%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           0.629     0.853    sw_IBUF[15]
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.045     0.898 r  count[0]__1_i_1/O
                         net (fo=33, routed)          0.186     1.084    count[0]__1_i_1_n_0
    SLICE_X63Y44         FDRE                                         r  count_reg[16]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y44         FDRE                                         r  count_reg[16]__1/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            count_reg[17]__1/R
                            (rising edge-triggered cell FDRE clocked by clk25_clkSetup_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.269ns (24.832%)  route 0.815ns (75.168%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           0.629     0.853    sw_IBUF[15]
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.045     0.898 r  count[0]__1_i_1/O
                         net (fo=33, routed)          0.186     1.084    count[0]__1_i_1_n_0
    SLICE_X63Y44         FDRE                                         r  count_reg[17]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clkSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clkSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk25_clkSetup
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clock25
    SLICE_X63Y44         FDRE                                         r  count_reg[17]__1/C





