// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        arg1_r_reload,
        arg1_r_1_reload,
        arg1_r_2_reload,
        arg1_r_3_reload,
        arg1_r_4_reload,
        arg1_r_5_reload,
        arg2_r_4_reload,
        arg2_r_5_reload,
        arg2_r_6_reload,
        arg2_r_7_reload,
        arg2_r_8_reload,
        arg2_r_9_reload,
        arg2_r_3_reload,
        arg1_r_6_reload,
        arg2_r_2_reload,
        arg1_r_7_reload,
        arg2_r_1_reload,
        arg1_r_8_reload,
        arg2_r_reload,
        arg1_r_9_reload,
        p_out,
        p_out_ap_vld,
        p_out1,
        p_out1_ap_vld,
        p_out2,
        p_out2_ap_vld,
        p_out3,
        p_out3_ap_vld,
        p_out4,
        p_out4_ap_vld,
        p_out5,
        p_out5_ap_vld,
        p_out6,
        p_out6_ap_vld,
        p_out7,
        p_out7_ap_vld,
        p_out8,
        p_out8_ap_vld,
        add71312_out,
        add71312_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] arg1_r_reload;
input  [31:0] arg1_r_1_reload;
input  [31:0] arg1_r_2_reload;
input  [31:0] arg1_r_3_reload;
input  [31:0] arg1_r_4_reload;
input  [31:0] arg1_r_5_reload;
input  [31:0] arg2_r_4_reload;
input  [31:0] arg2_r_5_reload;
input  [31:0] arg2_r_6_reload;
input  [31:0] arg2_r_7_reload;
input  [31:0] arg2_r_8_reload;
input  [31:0] arg2_r_9_reload;
input  [31:0] arg2_r_3_reload;
input  [31:0] arg1_r_6_reload;
input  [31:0] arg2_r_2_reload;
input  [31:0] arg1_r_7_reload;
input  [31:0] arg2_r_1_reload;
input  [31:0] arg1_r_8_reload;
input  [31:0] arg2_r_reload;
input  [31:0] arg1_r_9_reload;
output  [63:0] p_out;
output   p_out_ap_vld;
output  [63:0] p_out1;
output   p_out1_ap_vld;
output  [63:0] p_out2;
output   p_out2_ap_vld;
output  [63:0] p_out3;
output   p_out3_ap_vld;
output  [63:0] p_out4;
output   p_out4_ap_vld;
output  [63:0] p_out5;
output   p_out5_ap_vld;
output  [63:0] p_out6;
output   p_out6_ap_vld;
output  [63:0] p_out7;
output   p_out7_ap_vld;
output  [63:0] p_out8;
output   p_out8_ap_vld;
output  [63:0] add71312_out;
output   add71312_out_ap_vld;

reg ap_idle;
reg p_out_ap_vld;
reg p_out1_ap_vld;
reg p_out2_ap_vld;
reg p_out3_ap_vld;
reg p_out4_ap_vld;
reg p_out5_ap_vld;
reg p_out6_ap_vld;
reg p_out7_ap_vld;
reg p_out8_ap_vld;
reg add71312_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln35_fu_716_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] trunc_ln35_fu_722_p1;
reg   [0:0] trunc_ln35_reg_2180;
wire   [2:0] trunc_ln35_2_fu_734_p1;
reg   [2:0] trunc_ln35_2_reg_2186;
wire  signed [31:0] tmp_1_fu_744_p12;
reg  signed [31:0] tmp_1_reg_2195;
wire  signed [31:0] tmp_2_fu_778_p11;
reg  signed [31:0] tmp_2_reg_2200;
wire  signed [31:0] select_ln55_fu_809_p3;
reg  signed [31:0] select_ln55_reg_2205;
wire  signed [31:0] tmp_4_fu_824_p10;
reg  signed [31:0] tmp_4_reg_2210;
wire   [31:0] tmp_6_fu_854_p9;
reg   [31:0] tmp_6_reg_2217;
wire  signed [31:0] select_ln55_2_fu_880_p3;
reg  signed [31:0] select_ln55_2_reg_2222;
wire   [31:0] tmp_8_fu_895_p8;
reg   [31:0] tmp_8_reg_2227;
wire   [31:0] select_ln49_fu_972_p3;
reg   [31:0] select_ln49_reg_2234;
wire   [31:0] select_ln49_1_fu_980_p3;
reg   [31:0] select_ln49_1_reg_2239;
wire   [31:0] select_ln49_2_fu_1046_p3;
reg   [31:0] select_ln49_2_reg_2244;
wire   [31:0] select_ln49_3_fu_1054_p3;
reg   [31:0] select_ln49_3_reg_2249;
wire   [31:0] select_ln49_4_fu_1140_p3;
reg   [31:0] select_ln49_4_reg_2254;
wire   [31:0] select_ln49_5_fu_1148_p3;
reg   [31:0] select_ln49_5_reg_2259;
wire   [31:0] select_ln49_6_fu_1232_p3;
reg   [31:0] select_ln49_6_reg_2264;
wire   [31:0] select_ln49_7_fu_1240_p3;
reg   [31:0] select_ln49_7_reg_2269;
wire   [31:0] select_ln49_8_fu_1302_p3;
reg   [31:0] select_ln49_8_reg_2274;
wire   [31:0] select_ln49_9_fu_1310_p3;
reg   [31:0] select_ln49_9_reg_2279;
wire   [31:0] mul_ln51_10_fu_598_p2;
reg   [31:0] mul_ln51_10_reg_2284;
wire   [31:0] mul_ln51_11_fu_633_p2;
reg   [31:0] mul_ln51_11_reg_2289;
wire   [31:0] mul_ln51_13_fu_638_p2;
reg   [31:0] mul_ln51_13_reg_2294;
wire   [31:0] mul_ln51_16_fu_643_p2;
reg   [31:0] mul_ln51_16_reg_2299;
wire   [31:0] mul_ln51_17_fu_602_p2;
reg   [31:0] mul_ln51_17_reg_2304;
wire   [31:0] mul_ln51_18_fu_648_p2;
reg   [31:0] mul_ln51_18_reg_2309;
wire   [31:0] mul_ln51_22_fu_653_p2;
reg   [31:0] mul_ln51_22_reg_2314;
reg   [63:0] add71312_fu_142;
wire   [63:0] add_ln55_4_fu_1568_p2;
wire    ap_block_pp0_stage0;
wire    ap_loop_init;
reg   [63:0] empty_fu_146;
wire   [63:0] add_ln55_9_fu_1609_p2;
reg   [63:0] empty_22_fu_150;
wire   [63:0] add_ln55_14_fu_1650_p2;
reg   [63:0] empty_23_fu_154;
wire   [63:0] add_ln55_19_fu_1686_p2;
reg   [63:0] empty_24_fu_158;
wire   [63:0] add_ln55_24_fu_1732_p2;
reg   [63:0] empty_25_fu_162;
wire   [63:0] add_ln55_29_fu_1768_p2;
reg   [63:0] empty_26_fu_166;
wire   [63:0] add_ln51_4_fu_1813_p2;
reg   [63:0] empty_27_fu_170;
wire   [63:0] add_ln51_9_fu_1848_p2;
reg   [63:0] empty_28_fu_174;
wire   [63:0] add_ln51_14_fu_1890_p2;
reg   [63:0] empty_29_fu_178;
wire   [63:0] add_ln51_19_fu_1924_p2;
reg   [3:0] i1_fu_182;
wire   [3:0] i1_3_fu_913_p2;
reg   [3:0] ap_sig_allocacmp_i1_2;
wire    ap_block_pp0_stage0_01001;
wire  signed [6:0] mul_ln51_fu_376_p0;
wire  signed [31:0] select_ln51_fu_925_p3;
wire  signed [6:0] mul_ln51_2_fu_381_p0;
wire  signed [31:0] select_ln51_1_fu_1000_p3;
wire  signed [6:0] mul_ln51_4_fu_386_p0;
wire  signed [31:0] tmp_11_fu_1080_p12;
wire  signed [6:0] mul_ln51_6_fu_390_p0;
wire  signed [31:0] tmp_13_fu_1174_p12;
wire  signed [6:0] mul_ln51_8_fu_394_p0;
wire  signed [31:0] tmp_15_fu_1260_p12;
wire   [31:0] mul_ln55_fu_398_p0;
wire   [63:0] zext_ln55_11_fu_1507_p1;
wire   [31:0] mul_ln55_fu_398_p1;
wire   [63:0] zext_ln55_9_fu_1477_p1;
wire   [31:0] mul_ln55_1_fu_402_p0;
wire   [31:0] mul_ln55_1_fu_402_p1;
wire   [63:0] zext_ln55_3_fu_1397_p1;
wire   [31:0] mul_ln55_2_fu_406_p0;
wire   [63:0] zext_ln55_8_fu_1461_p1;
wire   [31:0] mul_ln55_2_fu_406_p1;
wire   [63:0] zext_ln55_6_fu_1442_p1;
wire   [31:0] mul_ln55_3_fu_410_p0;
wire   [31:0] mul_ln55_3_fu_410_p1;
wire   [63:0] zext_ln55_fu_1364_p1;
wire   [31:0] mul_ln55_4_fu_414_p0;
wire   [31:0] mul_ln55_4_fu_414_p1;
wire   [31:0] mul_ln55_5_fu_418_p0;
wire   [31:0] mul_ln55_5_fu_418_p1;
wire   [31:0] mul_ln55_6_fu_422_p0;
wire   [31:0] mul_ln55_6_fu_422_p1;
wire   [63:0] zext_ln55_10_fu_1491_p1;
wire   [31:0] mul_ln55_7_fu_426_p0;
wire   [63:0] zext_ln55_12_fu_1524_p1;
wire   [31:0] mul_ln55_7_fu_426_p1;
wire   [63:0] zext_ln55_13_fu_1538_p1;
wire   [31:0] mul_ln55_8_fu_430_p0;
wire   [31:0] mul_ln55_8_fu_430_p1;
wire   [63:0] zext_ln55_7_fu_1456_p1;
wire   [31:0] mul_ln55_9_fu_434_p0;
wire   [31:0] mul_ln55_9_fu_434_p1;
wire   [31:0] mul_ln55_10_fu_438_p0;
wire   [31:0] mul_ln55_10_fu_438_p1;
wire   [31:0] mul_ln55_11_fu_442_p0;
wire   [31:0] mul_ln55_11_fu_442_p1;
wire   [31:0] mul_ln55_12_fu_446_p0;
wire   [31:0] mul_ln55_12_fu_446_p1;
wire   [31:0] mul_ln55_13_fu_450_p0;
wire   [31:0] mul_ln55_13_fu_450_p1;
wire   [31:0] mul_ln55_14_fu_454_p0;
wire   [63:0] zext_ln55_15_fu_1580_p1;
wire   [31:0] mul_ln55_14_fu_454_p1;
wire   [31:0] mul_ln55_15_fu_458_p0;
wire   [63:0] zext_ln55_14_fu_1574_p1;
wire   [31:0] mul_ln55_15_fu_458_p1;
wire   [31:0] mul_ln55_16_fu_462_p0;
wire   [31:0] mul_ln55_16_fu_462_p1;
wire   [31:0] mul_ln55_17_fu_466_p0;
wire   [63:0] zext_ln55_16_fu_1615_p1;
wire   [31:0] mul_ln55_17_fu_466_p1;
wire   [31:0] mul_ln55_18_fu_470_p0;
wire   [63:0] zext_ln55_17_fu_1621_p1;
wire   [31:0] mul_ln55_18_fu_470_p1;
wire   [31:0] mul_ln55_19_fu_474_p0;
wire   [63:0] zext_ln55_18_fu_1656_p1;
wire   [31:0] mul_ln55_19_fu_474_p1;
wire   [31:0] mul_ln55_20_fu_478_p0;
wire   [31:0] mul_ln55_20_fu_478_p1;
wire   [31:0] mul_ln55_21_fu_482_p0;
wire   [31:0] mul_ln55_21_fu_482_p1;
wire   [31:0] mul_ln55_22_fu_486_p0;
wire   [31:0] mul_ln55_22_fu_486_p1;
wire   [31:0] mul_ln55_23_fu_490_p0;
wire   [31:0] mul_ln55_23_fu_490_p1;
wire   [31:0] mul_ln55_24_fu_494_p0;
wire   [31:0] mul_ln55_24_fu_494_p1;
wire   [31:0] mul_ln55_25_fu_498_p0;
wire   [63:0] zext_ln55_19_fu_1692_p1;
wire   [31:0] mul_ln55_25_fu_498_p1;
wire   [31:0] mul_ln55_26_fu_502_p0;
wire   [31:0] mul_ln55_26_fu_502_p1;
wire   [31:0] mul_ln55_27_fu_506_p0;
wire   [63:0] zext_ln55_20_fu_1697_p1;
wire   [31:0] mul_ln55_27_fu_506_p1;
wire   [31:0] mul_ln55_28_fu_510_p0;
wire   [63:0] zext_ln55_21_fu_1703_p1;
wire   [31:0] mul_ln55_28_fu_510_p1;
wire   [31:0] mul_ln55_29_fu_514_p0;
wire   [63:0] zext_ln55_22_fu_1738_p1;
wire   [31:0] mul_ln55_29_fu_514_p1;
wire   [31:0] mul_ln55_30_fu_518_p0;
wire   [31:0] mul_ln55_30_fu_518_p1;
wire   [31:0] mul_ln55_31_fu_522_p0;
wire   [31:0] mul_ln55_31_fu_522_p1;
wire   [31:0] mul_ln55_32_fu_526_p0;
wire   [31:0] mul_ln55_32_fu_526_p1;
wire   [31:0] mul_ln55_33_fu_530_p0;
wire   [31:0] mul_ln55_33_fu_530_p1;
wire   [31:0] mul_ln55_34_fu_534_p0;
wire   [31:0] mul_ln55_34_fu_534_p1;
wire   [31:0] mul_ln55_35_fu_538_p0;
wire   [63:0] zext_ln55_23_fu_1774_p1;
wire   [31:0] mul_ln55_35_fu_538_p1;
wire   [31:0] mul_ln55_36_fu_542_p0;
wire   [31:0] mul_ln55_36_fu_542_p1;
wire   [31:0] mul_ln51_12_fu_546_p0;
wire   [31:0] mul_ln51_12_fu_546_p1;
wire   [63:0] zext_ln51_1_fu_1784_p1;
wire   [31:0] mul_ln51_14_fu_550_p0;
wire   [31:0] mul_ln51_14_fu_550_p1;
wire   [63:0] zext_ln51_fu_1779_p1;
wire   [31:0] mul_ln51_15_fu_554_p0;
wire   [31:0] mul_ln51_15_fu_554_p1;
wire   [63:0] zext_ln51_2_fu_1819_p1;
wire   [31:0] mul_ln55_37_fu_558_p0;
wire   [31:0] mul_ln55_37_fu_558_p1;
wire   [31:0] mul_ln55_38_fu_562_p0;
wire   [31:0] mul_ln55_38_fu_562_p1;
wire   [31:0] mul_ln55_39_fu_566_p0;
wire   [31:0] mul_ln55_39_fu_566_p1;
wire   [31:0] mul_ln51_19_fu_570_p0;
wire   [31:0] mul_ln51_19_fu_570_p1;
wire   [31:0] mul_ln51_20_fu_574_p0;
wire   [31:0] mul_ln51_20_fu_574_p1;
wire   [31:0] mul_ln51_21_fu_578_p0;
wire   [31:0] mul_ln51_21_fu_578_p1;
wire   [31:0] mul_ln51_23_fu_582_p0;
wire   [31:0] mul_ln51_23_fu_582_p1;
wire   [31:0] mul_ln51_24_fu_586_p0;
wire   [31:0] mul_ln51_24_fu_586_p1;
wire   [31:0] mul_ln51_25_fu_590_p0;
wire   [31:0] mul_ln51_25_fu_590_p1;
wire   [31:0] mul_ln51_26_fu_594_p0;
wire   [31:0] mul_ln51_26_fu_594_p1;
wire  signed [6:0] mul_ln51_10_fu_598_p1;
wire  signed [6:0] mul_ln51_17_fu_602_p1;
wire   [5:0] mul_ln51_1_fu_606_p1;
wire   [5:0] mul_ln51_3_fu_612_p1;
wire   [5:0] mul_ln51_5_fu_618_p1;
wire   [5:0] mul_ln51_7_fu_623_p1;
wire   [5:0] mul_ln51_9_fu_628_p1;
wire   [5:0] mul_ln51_11_fu_633_p1;
wire  signed [31:0] mul_ln51_13_fu_638_p0;
wire   [5:0] mul_ln51_13_fu_638_p1;
wire   [5:0] mul_ln51_16_fu_643_p1;
wire   [5:0] mul_ln51_18_fu_648_p1;
wire  signed [31:0] mul_ln51_22_fu_653_p0;
wire   [5:0] mul_ln51_22_fu_653_p1;
wire   [3:0] tmp_1_fu_744_p11;
wire   [3:0] tmp_2_fu_778_p10;
wire   [31:0] shl_ln55_fu_803_p2;
wire   [2:0] tmp_4_fu_824_p9;
wire   [2:0] tmp_6_fu_854_p8;
wire   [31:0] shl_ln55_2_fu_874_p2;
wire   [2:0] tmp_8_fu_895_p7;
wire   [2:0] tmp_s_fu_942_p6;
wire   [31:0] tmp_s_fu_942_p7;
wire   [31:0] shl_ln55_4_fu_958_p2;
wire   [0:0] icmp_ln49_fu_919_p2;
wire   [31:0] mul_ln51_fu_376_p2;
wire   [31:0] select_ln55_4_fu_964_p3;
wire   [31:0] mul_ln51_1_fu_606_p2;
wire   [3:0] add_ln49_1_fu_988_p2;
wire   [1:0] trunc_ln35_1_fu_730_p1;
wire   [1:0] tmp_10_fu_1018_p5;
wire   [31:0] tmp_10_fu_1018_p6;
wire   [31:0] shl_ln55_5_fu_1032_p2;
wire   [0:0] icmp_ln49_1_fu_994_p2;
wire   [31:0] mul_ln51_2_fu_381_p2;
wire   [31:0] select_ln55_5_fu_1038_p3;
wire   [31:0] mul_ln51_3_fu_612_p2;
wire   [4:0] zext_ln35_fu_726_p1;
wire   [4:0] add_ln49_2_fu_1062_p2;
wire   [3:0] tmp_11_fu_1080_p11;
wire   [1:0] tmp_12_fu_1114_p4;
wire   [31:0] tmp_12_fu_1114_p5;
wire   [31:0] shl_ln55_6_fu_1126_p2;
wire   [0:0] icmp_ln49_2_fu_1068_p2;
wire   [31:0] mul_ln51_4_fu_386_p2;
wire   [31:0] select_ln55_6_fu_1132_p3;
wire   [31:0] mul_ln51_5_fu_618_p2;
wire   [4:0] add_ln49_3_fu_1156_p2;
wire   [3:0] tmp_13_fu_1174_p11;
wire   [0:0] tmp_14_fu_1208_p3;
wire   [31:0] tmp_14_fu_1208_p4;
wire   [31:0] shl_ln55_7_fu_1218_p2;
wire   [0:0] icmp_ln49_3_fu_1162_p2;
wire   [31:0] mul_ln51_6_fu_390_p2;
wire   [31:0] select_ln55_7_fu_1224_p3;
wire   [31:0] mul_ln51_7_fu_623_p2;
wire   [3:0] tmp_15_fu_1260_p11;
wire   [31:0] shl_ln55_8_fu_1288_p2;
wire   [0:0] icmp_ln49_4_fu_1248_p2;
wire   [31:0] mul_ln51_8_fu_394_p2;
wire   [31:0] select_ln55_8_fu_1294_p3;
wire   [31:0] mul_ln51_9_fu_628_p2;
wire   [31:0] tmp_fu_1353_p8;
wire   [31:0] tmp_3_fu_1386_p8;
wire   [31:0] shl_ln55_1_fu_1415_p2;
wire   [31:0] select_ln55_1_fu_1420_p3;
wire   [31:0] tmp_5_fu_1431_p8;
wire   [31:0] tmp_7_fu_1466_p8;
wire   [31:0] shl_ln55_3_fu_1496_p2;
wire   [31:0] select_ln55_3_fu_1501_p3;
wire   [31:0] tmp_9_fu_1513_p8;
wire   [63:0] mul_ln55_4_fu_414_p2;
wire   [63:0] mul_ln55_5_fu_418_p2;
wire   [63:0] mul_ln55_6_fu_422_p2;
wire   [63:0] mul_ln55_7_fu_426_p2;
wire   [63:0] add_ln55_1_fu_1550_p2;
wire   [63:0] mul_ln55_8_fu_430_p2;
wire   [63:0] add_ln55_2_fu_1556_p2;
wire   [63:0] add_ln55_fu_1544_p2;
wire   [63:0] add_ln55_3_fu_1562_p2;
wire   [63:0] mul_ln55_3_fu_410_p2;
wire   [63:0] mul_ln55_1_fu_402_p2;
wire   [63:0] mul_ln55_fu_398_p2;
wire   [63:0] mul_ln55_15_fu_458_p2;
wire   [63:0] add_ln55_6_fu_1591_p2;
wire   [63:0] mul_ln55_2_fu_406_p2;
wire   [63:0] add_ln55_7_fu_1597_p2;
wire   [63:0] add_ln55_5_fu_1585_p2;
wire   [63:0] add_ln55_8_fu_1603_p2;
wire   [63:0] mul_ln55_12_fu_446_p2;
wire   [63:0] mul_ln55_13_fu_450_p2;
wire   [63:0] mul_ln55_14_fu_454_p2;
wire   [63:0] mul_ln55_17_fu_466_p2;
wire   [63:0] add_ln55_11_fu_1632_p2;
wire   [63:0] mul_ln55_11_fu_442_p2;
wire   [63:0] add_ln55_12_fu_1638_p2;
wire   [63:0] add_ln55_10_fu_1626_p2;
wire   [63:0] add_ln55_13_fu_1644_p2;
wire   [63:0] mul_ln55_9_fu_434_p2;
wire   [63:0] mul_ln55_10_fu_438_p2;
wire   [63:0] mul_ln55_18_fu_470_p2;
wire   [63:0] mul_ln55_19_fu_474_p2;
wire   [63:0] add_ln55_16_fu_1668_p2;
wire   [63:0] mul_ln55_16_fu_462_p2;
wire   [63:0] add_ln55_17_fu_1674_p2;
wire   [63:0] add_ln55_15_fu_1662_p2;
wire   [63:0] add_ln55_18_fu_1680_p2;
wire   [63:0] mul_ln55_20_fu_478_p2;
wire   [63:0] mul_ln55_21_fu_482_p2;
wire   [63:0] mul_ln55_25_fu_498_p2;
wire   [63:0] mul_ln55_27_fu_506_p2;
wire   [63:0] add_ln55_21_fu_1714_p2;
wire   [63:0] mul_ln55_23_fu_490_p2;
wire   [63:0] add_ln55_22_fu_1720_p2;
wire   [63:0] add_ln55_20_fu_1708_p2;
wire   [63:0] add_ln55_23_fu_1726_p2;
wire   [63:0] mul_ln55_22_fu_486_p2;
wire   [63:0] mul_ln55_24_fu_494_p2;
wire   [63:0] mul_ln55_28_fu_510_p2;
wire   [63:0] mul_ln55_29_fu_514_p2;
wire   [63:0] add_ln55_26_fu_1750_p2;
wire   [63:0] mul_ln55_26_fu_502_p2;
wire   [63:0] add_ln55_27_fu_1756_p2;
wire   [63:0] add_ln55_25_fu_1744_p2;
wire   [63:0] add_ln55_28_fu_1762_p2;
wire   [63:0] mul_ln51_12_fu_546_p2;
wire   [63:0] mul_ln55_30_fu_518_p2;
wire   [63:0] mul_ln55_33_fu_530_p2;
wire   [63:0] mul_ln55_35_fu_538_p2;
wire   [63:0] add_ln51_1_fu_1795_p2;
wire   [63:0] mul_ln55_31_fu_522_p2;
wire   [63:0] add_ln51_2_fu_1801_p2;
wire   [63:0] add_ln51_fu_1789_p2;
wire   [63:0] add_ln51_3_fu_1807_p2;
wire   [63:0] mul_ln51_14_fu_550_p2;
wire   [63:0] mul_ln51_15_fu_554_p2;
wire   [63:0] mul_ln55_34_fu_534_p2;
wire   [63:0] mul_ln55_36_fu_542_p2;
wire   [63:0] add_ln51_6_fu_1830_p2;
wire   [63:0] mul_ln55_32_fu_526_p2;
wire   [63:0] add_ln51_7_fu_1836_p2;
wire   [63:0] add_ln51_5_fu_1824_p2;
wire   [63:0] add_ln51_8_fu_1842_p2;
wire   [63:0] mul_ln51_20_fu_574_p2;
wire   [63:0] mul_ln51_21_fu_578_p2;
wire   [63:0] mul_ln55_37_fu_558_p2;
wire   [63:0] mul_ln55_38_fu_562_p2;
wire   [63:0] add_ln51_11_fu_1872_p2;
wire   [63:0] mul_ln51_19_fu_570_p2;
wire   [63:0] add_ln51_12_fu_1878_p2;
wire   [63:0] add_ln51_10_fu_1866_p2;
wire   [63:0] add_ln51_13_fu_1884_p2;
wire   [63:0] mul_ln51_26_fu_594_p2;
wire   [63:0] mul_ln51_24_fu_586_p2;
wire   [63:0] mul_ln51_23_fu_582_p2;
wire   [63:0] mul_ln55_39_fu_566_p2;
wire   [63:0] add_ln51_16_fu_1906_p2;
wire   [63:0] mul_ln51_25_fu_590_p2;
wire   [63:0] add_ln51_17_fu_1912_p2;
wire   [63:0] add_ln51_15_fu_1900_p2;
wire   [63:0] add_ln51_18_fu_1918_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [63:0] mul_ln51_19_fu_570_p10;
wire   [63:0] mul_ln51_21_fu_578_p10;
wire   [63:0] mul_ln51_23_fu_582_p10;
wire   [63:0] mul_ln51_25_fu_590_p10;
wire   [63:0] mul_ln55_1_fu_402_p00;
wire   [63:0] mul_ln55_3_fu_410_p00;
wire   [63:0] mul_ln55_4_fu_414_p00;
wire   [63:0] mul_ln55_5_fu_418_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

fiat_25519_carry_mul_mul_7s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_7s_32s_32_1_1_U25(
    .din0(mul_ln51_fu_376_p0),
    .din1(arg2_r_9_reload),
    .dout(mul_ln51_fu_376_p2)
);

fiat_25519_carry_mul_mul_7s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_7s_32s_32_1_1_U26(
    .din0(mul_ln51_2_fu_381_p0),
    .din1(arg2_r_8_reload),
    .dout(mul_ln51_2_fu_381_p2)
);

fiat_25519_carry_mul_mul_7s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_7s_32s_32_1_1_U27(
    .din0(mul_ln51_4_fu_386_p0),
    .din1(tmp_11_fu_1080_p12),
    .dout(mul_ln51_4_fu_386_p2)
);

fiat_25519_carry_mul_mul_7s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_7s_32s_32_1_1_U28(
    .din0(mul_ln51_6_fu_390_p0),
    .din1(tmp_13_fu_1174_p12),
    .dout(mul_ln51_6_fu_390_p2)
);

fiat_25519_carry_mul_mul_7s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_7s_32s_32_1_1_U29(
    .din0(mul_ln51_8_fu_394_p0),
    .din1(tmp_15_fu_1260_p12),
    .dout(mul_ln51_8_fu_394_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U30(
    .din0(mul_ln55_fu_398_p0),
    .din1(mul_ln55_fu_398_p1),
    .dout(mul_ln55_fu_398_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U31(
    .din0(mul_ln55_1_fu_402_p0),
    .din1(mul_ln55_1_fu_402_p1),
    .dout(mul_ln55_1_fu_402_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U32(
    .din0(mul_ln55_2_fu_406_p0),
    .din1(mul_ln55_2_fu_406_p1),
    .dout(mul_ln55_2_fu_406_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U33(
    .din0(mul_ln55_3_fu_410_p0),
    .din1(mul_ln55_3_fu_410_p1),
    .dout(mul_ln55_3_fu_410_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U34(
    .din0(mul_ln55_4_fu_414_p0),
    .din1(mul_ln55_4_fu_414_p1),
    .dout(mul_ln55_4_fu_414_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U35(
    .din0(mul_ln55_5_fu_418_p0),
    .din1(mul_ln55_5_fu_418_p1),
    .dout(mul_ln55_5_fu_418_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U36(
    .din0(mul_ln55_6_fu_422_p0),
    .din1(mul_ln55_6_fu_422_p1),
    .dout(mul_ln55_6_fu_422_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U37(
    .din0(mul_ln55_7_fu_426_p0),
    .din1(mul_ln55_7_fu_426_p1),
    .dout(mul_ln55_7_fu_426_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U38(
    .din0(mul_ln55_8_fu_430_p0),
    .din1(mul_ln55_8_fu_430_p1),
    .dout(mul_ln55_8_fu_430_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U39(
    .din0(mul_ln55_9_fu_434_p0),
    .din1(mul_ln55_9_fu_434_p1),
    .dout(mul_ln55_9_fu_434_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U40(
    .din0(mul_ln55_10_fu_438_p0),
    .din1(mul_ln55_10_fu_438_p1),
    .dout(mul_ln55_10_fu_438_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U41(
    .din0(mul_ln55_11_fu_442_p0),
    .din1(mul_ln55_11_fu_442_p1),
    .dout(mul_ln55_11_fu_442_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U42(
    .din0(mul_ln55_12_fu_446_p0),
    .din1(mul_ln55_12_fu_446_p1),
    .dout(mul_ln55_12_fu_446_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U43(
    .din0(mul_ln55_13_fu_450_p0),
    .din1(mul_ln55_13_fu_450_p1),
    .dout(mul_ln55_13_fu_450_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U44(
    .din0(mul_ln55_14_fu_454_p0),
    .din1(mul_ln55_14_fu_454_p1),
    .dout(mul_ln55_14_fu_454_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U45(
    .din0(mul_ln55_15_fu_458_p0),
    .din1(mul_ln55_15_fu_458_p1),
    .dout(mul_ln55_15_fu_458_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U46(
    .din0(mul_ln55_16_fu_462_p0),
    .din1(mul_ln55_16_fu_462_p1),
    .dout(mul_ln55_16_fu_462_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U47(
    .din0(mul_ln55_17_fu_466_p0),
    .din1(mul_ln55_17_fu_466_p1),
    .dout(mul_ln55_17_fu_466_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U48(
    .din0(mul_ln55_18_fu_470_p0),
    .din1(mul_ln55_18_fu_470_p1),
    .dout(mul_ln55_18_fu_470_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U49(
    .din0(mul_ln55_19_fu_474_p0),
    .din1(mul_ln55_19_fu_474_p1),
    .dout(mul_ln55_19_fu_474_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U50(
    .din0(mul_ln55_20_fu_478_p0),
    .din1(mul_ln55_20_fu_478_p1),
    .dout(mul_ln55_20_fu_478_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U51(
    .din0(mul_ln55_21_fu_482_p0),
    .din1(mul_ln55_21_fu_482_p1),
    .dout(mul_ln55_21_fu_482_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U52(
    .din0(mul_ln55_22_fu_486_p0),
    .din1(mul_ln55_22_fu_486_p1),
    .dout(mul_ln55_22_fu_486_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U53(
    .din0(mul_ln55_23_fu_490_p0),
    .din1(mul_ln55_23_fu_490_p1),
    .dout(mul_ln55_23_fu_490_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U54(
    .din0(mul_ln55_24_fu_494_p0),
    .din1(mul_ln55_24_fu_494_p1),
    .dout(mul_ln55_24_fu_494_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U55(
    .din0(mul_ln55_25_fu_498_p0),
    .din1(mul_ln55_25_fu_498_p1),
    .dout(mul_ln55_25_fu_498_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U56(
    .din0(mul_ln55_26_fu_502_p0),
    .din1(mul_ln55_26_fu_502_p1),
    .dout(mul_ln55_26_fu_502_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U57(
    .din0(mul_ln55_27_fu_506_p0),
    .din1(mul_ln55_27_fu_506_p1),
    .dout(mul_ln55_27_fu_506_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U58(
    .din0(mul_ln55_28_fu_510_p0),
    .din1(mul_ln55_28_fu_510_p1),
    .dout(mul_ln55_28_fu_510_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U59(
    .din0(mul_ln55_29_fu_514_p0),
    .din1(mul_ln55_29_fu_514_p1),
    .dout(mul_ln55_29_fu_514_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U60(
    .din0(mul_ln55_30_fu_518_p0),
    .din1(mul_ln55_30_fu_518_p1),
    .dout(mul_ln55_30_fu_518_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U61(
    .din0(mul_ln55_31_fu_522_p0),
    .din1(mul_ln55_31_fu_522_p1),
    .dout(mul_ln55_31_fu_522_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U62(
    .din0(mul_ln55_32_fu_526_p0),
    .din1(mul_ln55_32_fu_526_p1),
    .dout(mul_ln55_32_fu_526_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U63(
    .din0(mul_ln55_33_fu_530_p0),
    .din1(mul_ln55_33_fu_530_p1),
    .dout(mul_ln55_33_fu_530_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U64(
    .din0(mul_ln55_34_fu_534_p0),
    .din1(mul_ln55_34_fu_534_p1),
    .dout(mul_ln55_34_fu_534_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U65(
    .din0(mul_ln55_35_fu_538_p0),
    .din1(mul_ln55_35_fu_538_p1),
    .dout(mul_ln55_35_fu_538_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U66(
    .din0(mul_ln55_36_fu_542_p0),
    .din1(mul_ln55_36_fu_542_p1),
    .dout(mul_ln55_36_fu_542_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U67(
    .din0(mul_ln51_12_fu_546_p0),
    .din1(mul_ln51_12_fu_546_p1),
    .dout(mul_ln51_12_fu_546_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U68(
    .din0(mul_ln51_14_fu_550_p0),
    .din1(mul_ln51_14_fu_550_p1),
    .dout(mul_ln51_14_fu_550_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U69(
    .din0(mul_ln51_15_fu_554_p0),
    .din1(mul_ln51_15_fu_554_p1),
    .dout(mul_ln51_15_fu_554_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U70(
    .din0(mul_ln55_37_fu_558_p0),
    .din1(mul_ln55_37_fu_558_p1),
    .dout(mul_ln55_37_fu_558_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U71(
    .din0(mul_ln55_38_fu_562_p0),
    .din1(mul_ln55_38_fu_562_p1),
    .dout(mul_ln55_38_fu_562_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U72(
    .din0(mul_ln55_39_fu_566_p0),
    .din1(mul_ln55_39_fu_566_p1),
    .dout(mul_ln55_39_fu_566_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U73(
    .din0(mul_ln51_19_fu_570_p0),
    .din1(mul_ln51_19_fu_570_p1),
    .dout(mul_ln51_19_fu_570_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U74(
    .din0(mul_ln51_20_fu_574_p0),
    .din1(mul_ln51_20_fu_574_p1),
    .dout(mul_ln51_20_fu_574_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U75(
    .din0(mul_ln51_21_fu_578_p0),
    .din1(mul_ln51_21_fu_578_p1),
    .dout(mul_ln51_21_fu_578_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U76(
    .din0(mul_ln51_23_fu_582_p0),
    .din1(mul_ln51_23_fu_582_p1),
    .dout(mul_ln51_23_fu_582_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U77(
    .din0(mul_ln51_24_fu_586_p0),
    .din1(mul_ln51_24_fu_586_p1),
    .dout(mul_ln51_24_fu_586_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U78(
    .din0(mul_ln51_25_fu_590_p0),
    .din1(mul_ln51_25_fu_590_p1),
    .dout(mul_ln51_25_fu_590_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U79(
    .din0(mul_ln51_26_fu_594_p0),
    .din1(mul_ln51_26_fu_594_p1),
    .dout(mul_ln51_26_fu_594_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U80(
    .din0(tmp_1_fu_744_p12),
    .din1(mul_ln51_10_fu_598_p1),
    .dout(mul_ln51_10_fu_598_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U81(
    .din0(tmp_4_fu_824_p10),
    .din1(mul_ln51_17_fu_602_p1),
    .dout(mul_ln51_17_fu_602_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U82(
    .din0(arg2_r_9_reload),
    .din1(mul_ln51_1_fu_606_p1),
    .dout(mul_ln51_1_fu_606_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U83(
    .din0(arg2_r_8_reload),
    .din1(mul_ln51_3_fu_612_p1),
    .dout(mul_ln51_3_fu_612_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U84(
    .din0(tmp_11_fu_1080_p12),
    .din1(mul_ln51_5_fu_618_p1),
    .dout(mul_ln51_5_fu_618_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U85(
    .din0(tmp_13_fu_1174_p12),
    .din1(mul_ln51_7_fu_623_p1),
    .dout(mul_ln51_7_fu_623_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U86(
    .din0(tmp_15_fu_1260_p12),
    .din1(mul_ln51_9_fu_628_p1),
    .dout(mul_ln51_9_fu_628_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U87(
    .din0(tmp_1_fu_744_p12),
    .din1(mul_ln51_11_fu_633_p1),
    .dout(mul_ln51_11_fu_633_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U88(
    .din0(mul_ln51_13_fu_638_p0),
    .din1(mul_ln51_13_fu_638_p1),
    .dout(mul_ln51_13_fu_638_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U89(
    .din0(tmp_2_fu_778_p11),
    .din1(mul_ln51_16_fu_643_p1),
    .dout(mul_ln51_16_fu_643_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U90(
    .din0(tmp_4_fu_824_p10),
    .din1(mul_ln51_18_fu_648_p1),
    .dout(mul_ln51_18_fu_648_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U91(
    .din0(mul_ln51_22_fu_653_p0),
    .din1(mul_ln51_22_fu_653_p1),
    .dout(mul_ln51_22_fu_653_p2)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U92(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(arg2_r_4_reload),
    .din5(arg2_r_5_reload),
    .din6(arg2_r_6_reload),
    .din7(arg2_r_7_reload),
    .din8(arg2_r_8_reload),
    .din9(arg2_r_9_reload),
    .din10(tmp_1_fu_744_p11),
    .dout(tmp_1_fu_744_p12)
);

fiat_25519_carry_mul_mux_9_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_9_4_32_1_1_U93(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(arg2_r_3_reload),
    .din4(arg2_r_4_reload),
    .din5(arg2_r_5_reload),
    .din6(arg2_r_6_reload),
    .din7(arg2_r_7_reload),
    .din8(arg2_r_8_reload),
    .din9(tmp_2_fu_778_p10),
    .dout(tmp_2_fu_778_p11)
);

fiat_25519_carry_mul_mux_8_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_8_3_32_1_1_U94(
    .din0(32'd0),
    .din1(32'd0),
    .din2(arg2_r_2_reload),
    .din3(arg2_r_3_reload),
    .din4(arg2_r_4_reload),
    .din5(arg2_r_5_reload),
    .din6(arg2_r_6_reload),
    .din7(arg2_r_7_reload),
    .din8(tmp_4_fu_824_p9),
    .dout(tmp_4_fu_824_p10)
);

fiat_25519_carry_mul_mux_7_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_7_3_32_1_1_U95(
    .din0(32'd0),
    .din1(arg2_r_1_reload),
    .din2(arg2_r_2_reload),
    .din3(arg2_r_3_reload),
    .din4(arg2_r_4_reload),
    .din5(arg2_r_5_reload),
    .din6(arg2_r_6_reload),
    .din7(tmp_6_fu_854_p8),
    .dout(tmp_6_fu_854_p9)
);

fiat_25519_carry_mul_mux_6_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_6_3_32_1_1_U96(
    .din0(arg2_r_reload),
    .din1(arg2_r_1_reload),
    .din2(arg2_r_2_reload),
    .din3(arg2_r_3_reload),
    .din4(arg2_r_4_reload),
    .din5(arg2_r_5_reload),
    .din6(tmp_8_fu_895_p7),
    .dout(tmp_8_fu_895_p8)
);

fiat_25519_carry_mul_mux_5_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_5_3_32_1_1_U97(
    .din0(arg2_r_reload),
    .din1(arg2_r_1_reload),
    .din2(arg2_r_2_reload),
    .din3(arg2_r_3_reload),
    .din4(arg2_r_4_reload),
    .din5(tmp_s_fu_942_p6),
    .dout(tmp_s_fu_942_p7)
);

fiat_25519_carry_mul_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U98(
    .din0(arg2_r_reload),
    .din1(arg2_r_1_reload),
    .din2(arg2_r_2_reload),
    .din3(arg2_r_3_reload),
    .din4(tmp_10_fu_1018_p5),
    .dout(tmp_10_fu_1018_p6)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U99(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(32'd0),
    .din6(32'd0),
    .din7(arg2_r_7_reload),
    .din8(arg2_r_8_reload),
    .din9(arg2_r_9_reload),
    .din10(tmp_11_fu_1080_p11),
    .dout(tmp_11_fu_1080_p12)
);

fiat_25519_carry_mul_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U100(
    .din0(arg2_r_reload),
    .din1(arg2_r_1_reload),
    .din2(arg2_r_2_reload),
    .din3(tmp_12_fu_1114_p4),
    .dout(tmp_12_fu_1114_p5)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U101(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(32'd0),
    .din6(arg2_r_6_reload),
    .din7(arg2_r_7_reload),
    .din8(arg2_r_8_reload),
    .din9(arg2_r_9_reload),
    .din10(tmp_13_fu_1174_p11),
    .dout(tmp_13_fu_1174_p12)
);

fiat_25519_carry_mul_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U102(
    .din0(arg2_r_reload),
    .din1(arg2_r_1_reload),
    .din2(tmp_14_fu_1208_p3),
    .dout(tmp_14_fu_1208_p4)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U103(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(arg2_r_5_reload),
    .din6(arg2_r_6_reload),
    .din7(arg2_r_7_reload),
    .din8(arg2_r_8_reload),
    .din9(arg2_r_9_reload),
    .din10(tmp_15_fu_1260_p11),
    .dout(tmp_15_fu_1260_p12)
);

fiat_25519_carry_mul_mux_6_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_6_3_32_1_1_U104(
    .din0(arg1_r_reload),
    .din1(arg1_r_1_reload),
    .din2(arg1_r_2_reload),
    .din3(arg1_r_3_reload),
    .din4(arg1_r_4_reload),
    .din5(arg1_r_5_reload),
    .din6(trunc_ln35_2_reg_2186),
    .dout(tmp_fu_1353_p8)
);

fiat_25519_carry_mul_mux_6_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_6_3_32_1_1_U105(
    .din0(arg1_r_1_reload),
    .din1(arg1_r_2_reload),
    .din2(arg1_r_3_reload),
    .din3(arg1_r_4_reload),
    .din4(arg1_r_5_reload),
    .din5(arg1_r_6_reload),
    .din6(trunc_ln35_2_reg_2186),
    .dout(tmp_3_fu_1386_p8)
);

fiat_25519_carry_mul_mux_6_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_6_3_32_1_1_U106(
    .din0(arg1_r_2_reload),
    .din1(arg1_r_3_reload),
    .din2(arg1_r_4_reload),
    .din3(arg1_r_5_reload),
    .din4(arg1_r_6_reload),
    .din5(arg1_r_7_reload),
    .din6(trunc_ln35_2_reg_2186),
    .dout(tmp_5_fu_1431_p8)
);

fiat_25519_carry_mul_mux_6_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_6_3_32_1_1_U107(
    .din0(arg1_r_3_reload),
    .din1(arg1_r_4_reload),
    .din2(arg1_r_5_reload),
    .din3(arg1_r_6_reload),
    .din4(arg1_r_7_reload),
    .din5(arg1_r_8_reload),
    .din6(trunc_ln35_2_reg_2186),
    .dout(tmp_7_fu_1466_p8)
);

fiat_25519_carry_mul_mux_6_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_6_3_32_1_1_U108(
    .din0(arg1_r_4_reload),
    .din1(arg1_r_5_reload),
    .din2(arg1_r_6_reload),
    .din3(arg1_r_7_reload),
    .din4(arg1_r_8_reload),
    .din5(arg1_r_9_reload),
    .din6(trunc_ln35_2_reg_2186),
    .dout(tmp_9_fu_1513_p8)
);

fiat_25519_carry_mul_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add71312_fu_142 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            add71312_fu_142 <= add_ln55_4_fu_1568_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_22_fu_150 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_22_fu_150 <= add_ln55_14_fu_1650_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_23_fu_154 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_23_fu_154 <= add_ln55_19_fu_1686_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_24_fu_158 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_24_fu_158 <= add_ln55_24_fu_1732_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_25_fu_162 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_25_fu_162 <= add_ln55_29_fu_1768_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_26_fu_166 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_26_fu_166 <= add_ln51_4_fu_1813_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_27_fu_170 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_27_fu_170 <= add_ln51_9_fu_1848_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_28_fu_174 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_28_fu_174 <= add_ln51_14_fu_1890_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_29_fu_178 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_29_fu_178 <= add_ln51_19_fu_1924_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_fu_146 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_fu_146 <= add_ln55_9_fu_1609_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln35_fu_716_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i1_fu_182 <= i1_3_fu_913_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i1_fu_182 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln35_fu_716_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln51_10_reg_2284 <= mul_ln51_10_fu_598_p2;
        mul_ln51_11_reg_2289 <= mul_ln51_11_fu_633_p2;
        mul_ln51_13_reg_2294 <= mul_ln51_13_fu_638_p2;
        mul_ln51_16_reg_2299 <= mul_ln51_16_fu_643_p2;
        mul_ln51_17_reg_2304 <= mul_ln51_17_fu_602_p2;
        mul_ln51_18_reg_2309 <= mul_ln51_18_fu_648_p2;
        mul_ln51_22_reg_2314 <= mul_ln51_22_fu_653_p2;
        select_ln49_1_reg_2239 <= select_ln49_1_fu_980_p3;
        select_ln49_2_reg_2244 <= select_ln49_2_fu_1046_p3;
        select_ln49_3_reg_2249 <= select_ln49_3_fu_1054_p3;
        select_ln49_4_reg_2254 <= select_ln49_4_fu_1140_p3;
        select_ln49_5_reg_2259 <= select_ln49_5_fu_1148_p3;
        select_ln49_6_reg_2264 <= select_ln49_6_fu_1232_p3;
        select_ln49_7_reg_2269 <= select_ln49_7_fu_1240_p3;
        select_ln49_8_reg_2274 <= select_ln49_8_fu_1302_p3;
        select_ln49_9_reg_2279 <= select_ln49_9_fu_1310_p3;
        select_ln49_reg_2234 <= select_ln49_fu_972_p3;
        select_ln55_2_reg_2222 <= select_ln55_2_fu_880_p3;
        select_ln55_reg_2205 <= select_ln55_fu_809_p3;
        tmp_1_reg_2195 <= tmp_1_fu_744_p12;
        tmp_2_reg_2200 <= tmp_2_fu_778_p11;
        tmp_4_reg_2210 <= tmp_4_fu_824_p10;
        tmp_6_reg_2217 <= tmp_6_fu_854_p9;
        tmp_8_reg_2227 <= tmp_8_fu_895_p8;
        trunc_ln35_2_reg_2186 <= trunc_ln35_2_fu_734_p1;
        trunc_ln35_reg_2180 <= trunc_ln35_fu_722_p1;
    end
end

always @ (*) begin
    if (((icmp_ln35_fu_716_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add71312_out_ap_vld = 1'b1;
    end else begin
        add71312_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln35_fu_716_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i1_2 = 4'd0;
    end else begin
        ap_sig_allocacmp_i1_2 = i1_fu_182;
    end
end

always @ (*) begin
    if (((icmp_ln35_fu_716_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out1_ap_vld = 1'b1;
    end else begin
        p_out1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln35_fu_716_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out2_ap_vld = 1'b1;
    end else begin
        p_out2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln35_fu_716_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out3_ap_vld = 1'b1;
    end else begin
        p_out3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln35_fu_716_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out4_ap_vld = 1'b1;
    end else begin
        p_out4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln35_fu_716_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out5_ap_vld = 1'b1;
    end else begin
        p_out5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln35_fu_716_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out6_ap_vld = 1'b1;
    end else begin
        p_out6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln35_fu_716_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out7_ap_vld = 1'b1;
    end else begin
        p_out7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln35_fu_716_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out8_ap_vld = 1'b1;
    end else begin
        p_out8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln35_fu_716_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add71312_out = add71312_fu_142;

assign add_ln49_1_fu_988_p2 = (ap_sig_allocacmp_i1_2 + 4'd6);

assign add_ln49_2_fu_1062_p2 = (zext_ln35_fu_726_p1 + 5'd7);

assign add_ln49_3_fu_1156_p2 = (zext_ln35_fu_726_p1 + 5'd8);

assign add_ln51_10_fu_1866_p2 = (mul_ln51_20_fu_574_p2 + mul_ln51_21_fu_578_p2);

assign add_ln51_11_fu_1872_p2 = (mul_ln55_37_fu_558_p2 + mul_ln55_38_fu_562_p2);

assign add_ln51_12_fu_1878_p2 = (add_ln51_11_fu_1872_p2 + mul_ln51_19_fu_570_p2);

assign add_ln51_13_fu_1884_p2 = (add_ln51_12_fu_1878_p2 + add_ln51_10_fu_1866_p2);

assign add_ln51_14_fu_1890_p2 = (empty_28_fu_174 + add_ln51_13_fu_1884_p2);

assign add_ln51_15_fu_1900_p2 = (mul_ln51_26_fu_594_p2 + mul_ln51_24_fu_586_p2);

assign add_ln51_16_fu_1906_p2 = (mul_ln51_23_fu_582_p2 + mul_ln55_39_fu_566_p2);

assign add_ln51_17_fu_1912_p2 = (add_ln51_16_fu_1906_p2 + mul_ln51_25_fu_590_p2);

assign add_ln51_18_fu_1918_p2 = (add_ln51_17_fu_1912_p2 + add_ln51_15_fu_1900_p2);

assign add_ln51_19_fu_1924_p2 = (empty_29_fu_178 + add_ln51_18_fu_1918_p2);

assign add_ln51_1_fu_1795_p2 = (mul_ln55_33_fu_530_p2 + mul_ln55_35_fu_538_p2);

assign add_ln51_2_fu_1801_p2 = (add_ln51_1_fu_1795_p2 + mul_ln55_31_fu_522_p2);

assign add_ln51_3_fu_1807_p2 = (add_ln51_2_fu_1801_p2 + add_ln51_fu_1789_p2);

assign add_ln51_4_fu_1813_p2 = (empty_26_fu_166 + add_ln51_3_fu_1807_p2);

assign add_ln51_5_fu_1824_p2 = (mul_ln51_14_fu_550_p2 + mul_ln51_15_fu_554_p2);

assign add_ln51_6_fu_1830_p2 = (mul_ln55_34_fu_534_p2 + mul_ln55_36_fu_542_p2);

assign add_ln51_7_fu_1836_p2 = (add_ln51_6_fu_1830_p2 + mul_ln55_32_fu_526_p2);

assign add_ln51_8_fu_1842_p2 = (add_ln51_7_fu_1836_p2 + add_ln51_5_fu_1824_p2);

assign add_ln51_9_fu_1848_p2 = (empty_27_fu_170 + add_ln51_8_fu_1842_p2);

assign add_ln51_fu_1789_p2 = (mul_ln51_12_fu_546_p2 + mul_ln55_30_fu_518_p2);

assign add_ln55_10_fu_1626_p2 = (mul_ln55_12_fu_446_p2 + mul_ln55_13_fu_450_p2);

assign add_ln55_11_fu_1632_p2 = (mul_ln55_14_fu_454_p2 + mul_ln55_17_fu_466_p2);

assign add_ln55_12_fu_1638_p2 = (add_ln55_11_fu_1632_p2 + mul_ln55_11_fu_442_p2);

assign add_ln55_13_fu_1644_p2 = (add_ln55_12_fu_1638_p2 + add_ln55_10_fu_1626_p2);

assign add_ln55_14_fu_1650_p2 = (empty_22_fu_150 + add_ln55_13_fu_1644_p2);

assign add_ln55_15_fu_1662_p2 = (mul_ln55_9_fu_434_p2 + mul_ln55_10_fu_438_p2);

assign add_ln55_16_fu_1668_p2 = (mul_ln55_18_fu_470_p2 + mul_ln55_19_fu_474_p2);

assign add_ln55_17_fu_1674_p2 = (add_ln55_16_fu_1668_p2 + mul_ln55_16_fu_462_p2);

assign add_ln55_18_fu_1680_p2 = (add_ln55_17_fu_1674_p2 + add_ln55_15_fu_1662_p2);

assign add_ln55_19_fu_1686_p2 = (empty_23_fu_154 + add_ln55_18_fu_1680_p2);

assign add_ln55_1_fu_1550_p2 = (mul_ln55_6_fu_422_p2 + mul_ln55_7_fu_426_p2);

assign add_ln55_20_fu_1708_p2 = (mul_ln55_20_fu_478_p2 + mul_ln55_21_fu_482_p2);

assign add_ln55_21_fu_1714_p2 = (mul_ln55_25_fu_498_p2 + mul_ln55_27_fu_506_p2);

assign add_ln55_22_fu_1720_p2 = (add_ln55_21_fu_1714_p2 + mul_ln55_23_fu_490_p2);

assign add_ln55_23_fu_1726_p2 = (add_ln55_22_fu_1720_p2 + add_ln55_20_fu_1708_p2);

assign add_ln55_24_fu_1732_p2 = (empty_24_fu_158 + add_ln55_23_fu_1726_p2);

assign add_ln55_25_fu_1744_p2 = (mul_ln55_22_fu_486_p2 + mul_ln55_24_fu_494_p2);

assign add_ln55_26_fu_1750_p2 = (mul_ln55_28_fu_510_p2 + mul_ln55_29_fu_514_p2);

assign add_ln55_27_fu_1756_p2 = (add_ln55_26_fu_1750_p2 + mul_ln55_26_fu_502_p2);

assign add_ln55_28_fu_1762_p2 = (add_ln55_27_fu_1756_p2 + add_ln55_25_fu_1744_p2);

assign add_ln55_29_fu_1768_p2 = (empty_25_fu_162 + add_ln55_28_fu_1762_p2);

assign add_ln55_2_fu_1556_p2 = (add_ln55_1_fu_1550_p2 + mul_ln55_8_fu_430_p2);

assign add_ln55_3_fu_1562_p2 = (add_ln55_2_fu_1556_p2 + add_ln55_fu_1544_p2);

assign add_ln55_4_fu_1568_p2 = (add71312_fu_142 + add_ln55_3_fu_1562_p2);

assign add_ln55_5_fu_1585_p2 = (mul_ln55_3_fu_410_p2 + mul_ln55_1_fu_402_p2);

assign add_ln55_6_fu_1591_p2 = (mul_ln55_fu_398_p2 + mul_ln55_15_fu_458_p2);

assign add_ln55_7_fu_1597_p2 = (add_ln55_6_fu_1591_p2 + mul_ln55_2_fu_406_p2);

assign add_ln55_8_fu_1603_p2 = (add_ln55_7_fu_1597_p2 + add_ln55_5_fu_1585_p2);

assign add_ln55_9_fu_1609_p2 = (empty_fu_146 + add_ln55_8_fu_1603_p2);

assign add_ln55_fu_1544_p2 = (mul_ln55_4_fu_414_p2 + mul_ln55_5_fu_418_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign i1_3_fu_913_p2 = (ap_sig_allocacmp_i1_2 + 4'd5);

assign icmp_ln35_fu_716_p2 = ((ap_sig_allocacmp_i1_2 < 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln49_1_fu_994_p2 = ((add_ln49_1_fu_988_p2 > 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln49_2_fu_1068_p2 = ((add_ln49_2_fu_1062_p2 > 5'd9) ? 1'b1 : 1'b0);

assign icmp_ln49_3_fu_1162_p2 = ((add_ln49_3_fu_1156_p2 > 5'd9) ? 1'b1 : 1'b0);

assign icmp_ln49_4_fu_1248_p2 = ((ap_sig_allocacmp_i1_2 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_919_p2 = ((i1_3_fu_913_p2 > 4'd9) ? 1'b1 : 1'b0);

assign mul_ln51_10_fu_598_p1 = select_ln51_1_fu_1000_p3;

assign mul_ln51_11_fu_633_p1 = 32'd19;

assign mul_ln51_12_fu_546_p0 = zext_ln55_12_fu_1524_p1;

assign mul_ln51_12_fu_546_p1 = zext_ln51_1_fu_1784_p1;

assign mul_ln51_13_fu_638_p0 = ((trunc_ln35_fu_722_p1[0:0] == 1'b1) ? shl_ln55_fu_803_p2 : tmp_2_fu_778_p11);

assign mul_ln51_13_fu_638_p1 = 32'd19;

assign mul_ln51_14_fu_550_p0 = zext_ln55_9_fu_1477_p1;

assign mul_ln51_14_fu_550_p1 = zext_ln51_fu_1779_p1;

assign mul_ln51_15_fu_554_p0 = zext_ln55_12_fu_1524_p1;

assign mul_ln51_15_fu_554_p1 = zext_ln51_2_fu_1819_p1;

assign mul_ln51_16_fu_643_p1 = 32'd19;

assign mul_ln51_17_fu_602_p1 = select_ln51_1_fu_1000_p3;

assign mul_ln51_18_fu_648_p1 = 32'd19;

assign mul_ln51_19_fu_570_p0 = zext_ln55_12_fu_1524_p1;

assign mul_ln51_19_fu_570_p1 = mul_ln51_19_fu_570_p10;

assign mul_ln51_19_fu_570_p10 = mul_ln51_18_reg_2309;

assign mul_ln51_1_fu_606_p1 = 32'd19;

assign mul_ln51_20_fu_574_p0 = zext_ln55_6_fu_1442_p1;

assign mul_ln51_20_fu_574_p1 = zext_ln51_1_fu_1784_p1;

assign mul_ln51_21_fu_578_p0 = zext_ln55_9_fu_1477_p1;

assign mul_ln51_21_fu_578_p1 = mul_ln51_21_fu_578_p10;

assign mul_ln51_21_fu_578_p10 = mul_ln51_16_reg_2299;

assign mul_ln51_22_fu_653_p0 = ((trunc_ln35_fu_722_p1[0:0] == 1'b1) ? shl_ln55_2_fu_874_p2 : tmp_6_fu_854_p9);

assign mul_ln51_22_fu_653_p1 = 32'd19;

assign mul_ln51_23_fu_582_p0 = zext_ln55_12_fu_1524_p1;

assign mul_ln51_23_fu_582_p1 = mul_ln51_23_fu_582_p10;

assign mul_ln51_23_fu_582_p10 = mul_ln51_22_reg_2314;

assign mul_ln51_24_fu_586_p0 = zext_ln55_6_fu_1442_p1;

assign mul_ln51_24_fu_586_p1 = zext_ln51_2_fu_1819_p1;

assign mul_ln51_25_fu_590_p0 = zext_ln55_9_fu_1477_p1;

assign mul_ln51_25_fu_590_p1 = mul_ln51_25_fu_590_p10;

assign mul_ln51_25_fu_590_p10 = mul_ln51_17_reg_2304;

assign mul_ln51_26_fu_594_p0 = zext_ln55_3_fu_1397_p1;

assign mul_ln51_26_fu_594_p1 = zext_ln51_fu_1779_p1;

assign mul_ln51_2_fu_381_p0 = select_ln51_1_fu_1000_p3;

assign mul_ln51_3_fu_612_p1 = 32'd19;

assign mul_ln51_4_fu_386_p0 = select_ln51_fu_925_p3;

assign mul_ln51_5_fu_618_p1 = 32'd19;

assign mul_ln51_6_fu_390_p0 = select_ln51_1_fu_1000_p3;

assign mul_ln51_7_fu_623_p1 = 32'd19;

assign mul_ln51_8_fu_394_p0 = select_ln51_fu_925_p3;

assign mul_ln51_9_fu_628_p1 = 32'd19;

assign mul_ln51_fu_376_p0 = select_ln51_fu_925_p3;

assign mul_ln55_10_fu_438_p0 = zext_ln55_11_fu_1507_p1;

assign mul_ln55_10_fu_438_p1 = zext_ln55_3_fu_1397_p1;

assign mul_ln55_11_fu_442_p0 = zext_ln55_13_fu_1538_p1;

assign mul_ln55_11_fu_442_p1 = zext_ln55_6_fu_1442_p1;

assign mul_ln55_12_fu_446_p0 = zext_ln55_7_fu_1456_p1;

assign mul_ln55_12_fu_446_p1 = zext_ln55_fu_1364_p1;

assign mul_ln55_13_fu_450_p0 = zext_ln55_10_fu_1491_p1;

assign mul_ln55_13_fu_450_p1 = zext_ln55_3_fu_1397_p1;

assign mul_ln55_14_fu_454_p0 = zext_ln55_15_fu_1580_p1;

assign mul_ln55_14_fu_454_p1 = zext_ln55_9_fu_1477_p1;

assign mul_ln55_15_fu_458_p0 = zext_ln55_14_fu_1574_p1;

assign mul_ln55_15_fu_458_p1 = zext_ln55_12_fu_1524_p1;

assign mul_ln55_16_fu_462_p0 = zext_ln55_14_fu_1574_p1;

assign mul_ln55_16_fu_462_p1 = zext_ln55_6_fu_1442_p1;

assign mul_ln55_17_fu_466_p0 = zext_ln55_16_fu_1615_p1;

assign mul_ln55_17_fu_466_p1 = zext_ln55_12_fu_1524_p1;

assign mul_ln55_18_fu_470_p0 = zext_ln55_17_fu_1621_p1;

assign mul_ln55_18_fu_470_p1 = zext_ln55_9_fu_1477_p1;

assign mul_ln55_19_fu_474_p0 = zext_ln55_18_fu_1656_p1;

assign mul_ln55_19_fu_474_p1 = zext_ln55_12_fu_1524_p1;

assign mul_ln55_1_fu_402_p0 = mul_ln55_1_fu_402_p00;

assign mul_ln55_1_fu_402_p00 = select_ln55_1_fu_1420_p3;

assign mul_ln55_1_fu_402_p1 = zext_ln55_3_fu_1397_p1;

assign mul_ln55_20_fu_478_p0 = zext_ln55_13_fu_1538_p1;

assign mul_ln55_20_fu_478_p1 = zext_ln55_fu_1364_p1;

assign mul_ln55_21_fu_482_p0 = zext_ln55_15_fu_1580_p1;

assign mul_ln55_21_fu_482_p1 = zext_ln55_3_fu_1397_p1;

assign mul_ln55_22_fu_486_p0 = zext_ln55_14_fu_1574_p1;

assign mul_ln55_22_fu_486_p1 = zext_ln55_fu_1364_p1;

assign mul_ln55_23_fu_490_p0 = zext_ln55_16_fu_1615_p1;

assign mul_ln55_23_fu_490_p1 = zext_ln55_6_fu_1442_p1;

assign mul_ln55_24_fu_494_p0 = zext_ln55_17_fu_1621_p1;

assign mul_ln55_24_fu_494_p1 = zext_ln55_3_fu_1397_p1;

assign mul_ln55_25_fu_498_p0 = zext_ln55_19_fu_1692_p1;

assign mul_ln55_25_fu_498_p1 = zext_ln55_9_fu_1477_p1;

assign mul_ln55_26_fu_502_p0 = zext_ln55_18_fu_1656_p1;

assign mul_ln55_26_fu_502_p1 = zext_ln55_6_fu_1442_p1;

assign mul_ln55_27_fu_506_p0 = zext_ln55_20_fu_1697_p1;

assign mul_ln55_27_fu_506_p1 = zext_ln55_12_fu_1524_p1;

assign mul_ln55_28_fu_510_p0 = zext_ln55_21_fu_1703_p1;

assign mul_ln55_28_fu_510_p1 = zext_ln55_9_fu_1477_p1;

assign mul_ln55_29_fu_514_p0 = zext_ln55_22_fu_1738_p1;

assign mul_ln55_29_fu_514_p1 = zext_ln55_12_fu_1524_p1;

assign mul_ln55_2_fu_406_p0 = zext_ln55_8_fu_1461_p1;

assign mul_ln55_2_fu_406_p1 = zext_ln55_6_fu_1442_p1;

assign mul_ln55_30_fu_518_p0 = zext_ln55_16_fu_1615_p1;

assign mul_ln55_30_fu_518_p1 = zext_ln55_fu_1364_p1;

assign mul_ln55_31_fu_522_p0 = zext_ln55_19_fu_1692_p1;

assign mul_ln55_31_fu_522_p1 = zext_ln55_3_fu_1397_p1;

assign mul_ln55_32_fu_526_p0 = zext_ln55_18_fu_1656_p1;

assign mul_ln55_32_fu_526_p1 = zext_ln55_fu_1364_p1;

assign mul_ln55_33_fu_530_p0 = zext_ln55_20_fu_1697_p1;

assign mul_ln55_33_fu_530_p1 = zext_ln55_6_fu_1442_p1;

assign mul_ln55_34_fu_534_p0 = zext_ln55_21_fu_1703_p1;

assign mul_ln55_34_fu_534_p1 = zext_ln55_3_fu_1397_p1;

assign mul_ln55_35_fu_538_p0 = zext_ln55_23_fu_1774_p1;

assign mul_ln55_35_fu_538_p1 = zext_ln55_9_fu_1477_p1;

assign mul_ln55_36_fu_542_p0 = zext_ln55_22_fu_1738_p1;

assign mul_ln55_36_fu_542_p1 = zext_ln55_6_fu_1442_p1;

assign mul_ln55_37_fu_558_p0 = zext_ln55_20_fu_1697_p1;

assign mul_ln55_37_fu_558_p1 = zext_ln55_fu_1364_p1;

assign mul_ln55_38_fu_562_p0 = zext_ln55_23_fu_1774_p1;

assign mul_ln55_38_fu_562_p1 = zext_ln55_3_fu_1397_p1;

assign mul_ln55_39_fu_566_p0 = zext_ln55_22_fu_1738_p1;

assign mul_ln55_39_fu_566_p1 = zext_ln55_fu_1364_p1;

assign mul_ln55_3_fu_410_p0 = mul_ln55_3_fu_410_p00;

assign mul_ln55_3_fu_410_p00 = $unsigned(select_ln55_reg_2205);

assign mul_ln55_3_fu_410_p1 = zext_ln55_fu_1364_p1;

assign mul_ln55_4_fu_414_p0 = mul_ln55_4_fu_414_p00;

assign mul_ln55_4_fu_414_p00 = $unsigned(tmp_1_reg_2195);

assign mul_ln55_4_fu_414_p1 = zext_ln55_fu_1364_p1;

assign mul_ln55_5_fu_418_p0 = zext_ln55_3_fu_1397_p1;

assign mul_ln55_5_fu_418_p1 = mul_ln55_5_fu_418_p10;

assign mul_ln55_5_fu_418_p10 = $unsigned(tmp_2_reg_2200);

assign mul_ln55_6_fu_422_p0 = zext_ln55_9_fu_1477_p1;

assign mul_ln55_6_fu_422_p1 = zext_ln55_10_fu_1491_p1;

assign mul_ln55_7_fu_426_p0 = zext_ln55_12_fu_1524_p1;

assign mul_ln55_7_fu_426_p1 = zext_ln55_13_fu_1538_p1;

assign mul_ln55_8_fu_430_p0 = zext_ln55_6_fu_1442_p1;

assign mul_ln55_8_fu_430_p1 = zext_ln55_7_fu_1456_p1;

assign mul_ln55_9_fu_434_p0 = zext_ln55_8_fu_1461_p1;

assign mul_ln55_9_fu_434_p1 = zext_ln55_fu_1364_p1;

assign mul_ln55_fu_398_p0 = zext_ln55_11_fu_1507_p1;

assign mul_ln55_fu_398_p1 = zext_ln55_9_fu_1477_p1;

assign p_out = empty_29_fu_178;

assign p_out1 = empty_28_fu_174;

assign p_out2 = empty_27_fu_170;

assign p_out3 = empty_26_fu_166;

assign p_out4 = empty_25_fu_162;

assign p_out5 = empty_24_fu_158;

assign p_out6 = empty_23_fu_154;

assign p_out7 = empty_22_fu_150;

assign p_out8 = empty_fu_146;

assign select_ln49_1_fu_980_p3 = ((icmp_ln49_fu_919_p2[0:0] == 1'b1) ? mul_ln51_1_fu_606_p2 : tmp_s_fu_942_p7);

assign select_ln49_2_fu_1046_p3 = ((icmp_ln49_1_fu_994_p2[0:0] == 1'b1) ? mul_ln51_2_fu_381_p2 : select_ln55_5_fu_1038_p3);

assign select_ln49_3_fu_1054_p3 = ((icmp_ln49_1_fu_994_p2[0:0] == 1'b1) ? mul_ln51_3_fu_612_p2 : tmp_10_fu_1018_p6);

assign select_ln49_4_fu_1140_p3 = ((icmp_ln49_2_fu_1068_p2[0:0] == 1'b1) ? mul_ln51_4_fu_386_p2 : select_ln55_6_fu_1132_p3);

assign select_ln49_5_fu_1148_p3 = ((icmp_ln49_2_fu_1068_p2[0:0] == 1'b1) ? mul_ln51_5_fu_618_p2 : tmp_12_fu_1114_p5);

assign select_ln49_6_fu_1232_p3 = ((icmp_ln49_3_fu_1162_p2[0:0] == 1'b1) ? mul_ln51_6_fu_390_p2 : select_ln55_7_fu_1224_p3);

assign select_ln49_7_fu_1240_p3 = ((icmp_ln49_3_fu_1162_p2[0:0] == 1'b1) ? mul_ln51_7_fu_623_p2 : tmp_14_fu_1208_p4);

assign select_ln49_8_fu_1302_p3 = ((icmp_ln49_4_fu_1248_p2[0:0] == 1'b1) ? mul_ln51_8_fu_394_p2 : select_ln55_8_fu_1294_p3);

assign select_ln49_9_fu_1310_p3 = ((icmp_ln49_4_fu_1248_p2[0:0] == 1'b1) ? mul_ln51_9_fu_628_p2 : arg2_r_reload);

assign select_ln49_fu_972_p3 = ((icmp_ln49_fu_919_p2[0:0] == 1'b1) ? mul_ln51_fu_376_p2 : select_ln55_4_fu_964_p3);

assign select_ln51_1_fu_1000_p3 = ((trunc_ln35_fu_722_p1[0:0] == 1'b1) ? 32'd19 : 32'd38);

assign select_ln51_fu_925_p3 = ((trunc_ln35_fu_722_p1[0:0] == 1'b1) ? 32'd38 : 32'd19);

assign select_ln55_1_fu_1420_p3 = ((trunc_ln35_reg_2180[0:0] == 1'b1) ? tmp_4_reg_2210 : shl_ln55_1_fu_1415_p2);

assign select_ln55_2_fu_880_p3 = ((trunc_ln35_fu_722_p1[0:0] == 1'b1) ? shl_ln55_2_fu_874_p2 : tmp_6_fu_854_p9);

assign select_ln55_3_fu_1501_p3 = ((trunc_ln35_reg_2180[0:0] == 1'b1) ? tmp_8_reg_2227 : shl_ln55_3_fu_1496_p2);

assign select_ln55_4_fu_964_p3 = ((trunc_ln35_fu_722_p1[0:0] == 1'b1) ? shl_ln55_4_fu_958_p2 : tmp_s_fu_942_p7);

assign select_ln55_5_fu_1038_p3 = ((trunc_ln35_fu_722_p1[0:0] == 1'b1) ? tmp_10_fu_1018_p6 : shl_ln55_5_fu_1032_p2);

assign select_ln55_6_fu_1132_p3 = ((trunc_ln35_fu_722_p1[0:0] == 1'b1) ? shl_ln55_6_fu_1126_p2 : tmp_12_fu_1114_p5);

assign select_ln55_7_fu_1224_p3 = ((trunc_ln35_fu_722_p1[0:0] == 1'b1) ? tmp_14_fu_1208_p4 : shl_ln55_7_fu_1218_p2);

assign select_ln55_8_fu_1294_p3 = ((trunc_ln35_fu_722_p1[0:0] == 1'b1) ? shl_ln55_8_fu_1288_p2 : arg2_r_reload);

assign select_ln55_fu_809_p3 = ((trunc_ln35_fu_722_p1[0:0] == 1'b1) ? shl_ln55_fu_803_p2 : tmp_2_fu_778_p11);

assign shl_ln55_1_fu_1415_p2 = tmp_4_reg_2210 << 32'd1;

assign shl_ln55_2_fu_874_p2 = tmp_6_fu_854_p9 << 32'd1;

assign shl_ln55_3_fu_1496_p2 = tmp_8_reg_2227 << 32'd1;

assign shl_ln55_4_fu_958_p2 = tmp_s_fu_942_p7 << 32'd1;

assign shl_ln55_5_fu_1032_p2 = tmp_10_fu_1018_p6 << 32'd1;

assign shl_ln55_6_fu_1126_p2 = tmp_12_fu_1114_p5 << 32'd1;

assign shl_ln55_7_fu_1218_p2 = tmp_14_fu_1208_p4 << 32'd1;

assign shl_ln55_8_fu_1288_p2 = arg2_r_reload << 32'd1;

assign shl_ln55_fu_803_p2 = tmp_2_fu_778_p11 << 32'd1;

assign tmp_10_fu_1018_p5 = (trunc_ln35_1_fu_730_p1 ^ 2'd3);

assign tmp_11_fu_1080_p11 = ($signed(4'd12) - $signed(ap_sig_allocacmp_i1_2));

assign tmp_12_fu_1114_p4 = ($signed(2'd2) - $signed(trunc_ln35_1_fu_730_p1));

assign tmp_13_fu_1174_p11 = ($signed(4'd11) - $signed(ap_sig_allocacmp_i1_2));

assign tmp_14_fu_1208_p3 = (trunc_ln35_fu_722_p1 ^ 1'd1);

assign tmp_15_fu_1260_p11 = ($signed(4'd10) - $signed(ap_sig_allocacmp_i1_2));

assign tmp_1_fu_744_p11 = ($signed(4'd9) - $signed(ap_sig_allocacmp_i1_2));

assign tmp_2_fu_778_p10 = ($signed(4'd8) - $signed(ap_sig_allocacmp_i1_2));

assign tmp_4_fu_824_p9 = (trunc_ln35_2_fu_734_p1 ^ 3'd7);

assign tmp_6_fu_854_p8 = ($signed(3'd6) - $signed(trunc_ln35_2_fu_734_p1));

assign tmp_8_fu_895_p7 = ($signed(3'd5) - $signed(trunc_ln35_2_fu_734_p1));

assign tmp_s_fu_942_p6 = ($signed(3'd4) - $signed(trunc_ln35_2_fu_734_p1));

assign trunc_ln35_1_fu_730_p1 = ap_sig_allocacmp_i1_2[1:0];

assign trunc_ln35_2_fu_734_p1 = ap_sig_allocacmp_i1_2[2:0];

assign trunc_ln35_fu_722_p1 = ap_sig_allocacmp_i1_2[0:0];

assign zext_ln35_fu_726_p1 = ap_sig_allocacmp_i1_2;

assign zext_ln51_1_fu_1784_p1 = mul_ln51_11_reg_2289;

assign zext_ln51_2_fu_1819_p1 = mul_ln51_13_reg_2294;

assign zext_ln51_fu_1779_p1 = mul_ln51_10_reg_2284;

assign zext_ln55_10_fu_1491_p1 = tmp_6_reg_2217;

assign zext_ln55_11_fu_1507_p1 = select_ln55_3_fu_1501_p3;

assign zext_ln55_12_fu_1524_p1 = tmp_9_fu_1513_p8;

assign zext_ln55_13_fu_1538_p1 = tmp_8_reg_2227;

assign zext_ln55_14_fu_1574_p1 = select_ln49_reg_2234;

assign zext_ln55_15_fu_1580_p1 = select_ln49_1_reg_2239;

assign zext_ln55_16_fu_1615_p1 = select_ln49_3_reg_2249;

assign zext_ln55_17_fu_1621_p1 = select_ln49_2_reg_2244;

assign zext_ln55_18_fu_1656_p1 = select_ln49_4_reg_2254;

assign zext_ln55_19_fu_1692_p1 = select_ln49_5_reg_2259;

assign zext_ln55_20_fu_1697_p1 = select_ln49_7_reg_2269;

assign zext_ln55_21_fu_1703_p1 = select_ln49_6_reg_2264;

assign zext_ln55_22_fu_1738_p1 = select_ln49_8_reg_2274;

assign zext_ln55_23_fu_1774_p1 = select_ln49_9_reg_2279;

assign zext_ln55_3_fu_1397_p1 = tmp_3_fu_1386_p8;

assign zext_ln55_6_fu_1442_p1 = tmp_5_fu_1431_p8;

assign zext_ln55_7_fu_1456_p1 = $unsigned(tmp_4_reg_2210);

assign zext_ln55_8_fu_1461_p1 = $unsigned(select_ln55_2_reg_2222);

assign zext_ln55_9_fu_1477_p1 = tmp_7_fu_1466_p8;

assign zext_ln55_fu_1364_p1 = tmp_fu_1353_p8;

endmodule //fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1
