Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date             : Tue Apr  9 14:18:57 2019
| Host             : elsa running 64-bit Antergos Linux
| Command          : report_power -file block_diagram_wrapper_power_routed.rpt -pb block_diagram_wrapper_power_summary_routed.pb -rpx block_diagram_wrapper_power_routed.rpx
| Design           : block_diagram_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.669        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.531        |
| Device Static (W)        | 0.138        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.8         |
| Junction Temperature (C) | 44.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |        3 |       --- |             --- |
| Slice Logic              |    <0.001 |     3422 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      932 |     53200 |            1.75 |
|   Register               |    <0.001 |     1152 |    106400 |            1.08 |
|   CARRY4                 |    <0.001 |       25 |     13300 |            0.19 |
|   LUT as Shift Register  |    <0.001 |       62 |     17400 |            0.36 |
|   Others                 |     0.000 |      217 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |      704 |     17400 |            4.05 |
|   F7/F8 Muxes            |     0.000 |       96 |     53200 |            0.18 |
| Signals                  |     0.001 |     2558 |       --- |             --- |
| Block RAM                |     0.000 |        1 |       140 |            0.71 |
| DSPs                     |     0.000 |        3 |       220 |            1.36 |
| I/O                      |    <0.001 |       13 |       200 |            6.50 |
| PS7                      |     1.526 |        1 |       --- |             --- |
| Static Power             |     0.138 |          |           |                 |
| Total                    |     1.669 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.020 |       0.005 |      0.015 |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.752 |       0.722 |      0.030 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                           | Constraint (ns) |
+------------+------------------------------------------------------------------+-----------------+
| clk_fpga_0 | block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
+------------+------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------+-----------+
| Name                                                                        | Power (W) |
+-----------------------------------------------------------------------------+-----------+
| block_diagram_wrapper                                                       |     1.531 |
|   block_diagram_i                                                           |     1.531 |
|     btns_5bit                                                               |    <0.001 |
|       U0                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|         gpio_core_1                                                         |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                       |    <0.001 |
|     processing_system7_0                                                    |     1.526 |
|       inst                                                                  |     1.526 |
|     ps7_0_axi_periph                                                        |     0.003 |
|       s00_couplers                                                          |     0.002 |
|         auto_pc                                                             |     0.002 |
|           inst                                                              |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.002 |
|               RD.ar_channel_0                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               RD.r_channel_0                                                |    <0.001 |
|                 rd_data_fifo_0                                              |    <0.001 |
|                 transaction_fifo_0                                          |    <0.001 |
|               SI_REG                                                        |    <0.001 |
|                 ar.ar_pipe                                                  |    <0.001 |
|                 aw.aw_pipe                                                  |    <0.001 |
|                 b.b_pipe                                                    |    <0.001 |
|                 r.r_pipe                                                    |    <0.001 |
|               WR.aw_channel_0                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               WR.b_channel_0                                                |    <0.001 |
|                 bid_fifo_0                                                  |    <0.001 |
|                 bresp_fifo_0                                                |    <0.001 |
|       xbar                                                                  |    <0.001 |
|         inst                                                                |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                          |    <0.001 |
|             addr_arbiter_inst                                               |    <0.001 |
|             gen_decerr.decerr_slave_inst                                    |    <0.001 |
|             reg_slice_r                                                     |    <0.001 |
|             splitter_ar                                                     |    <0.001 |
|             splitter_aw                                                     |    <0.001 |
|     rst_ps7_0_100M                                                          |    <0.001 |
|       U0                                                                    |    <0.001 |
|         EXT_LPF                                                             |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                         |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                         |    <0.001 |
|         SEQ                                                                 |    <0.001 |
|           SEQ_COUNTER                                                       |    <0.001 |
|     sw_8bit                                                                 |    <0.001 |
|       U0                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|         gpio_core_1                                                         |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                       |    <0.001 |
|     xmult_ip_0                                                              |     0.002 |
|       inst                                                                  |     0.002 |
|         xmult_ip_v1_0_S_AXI_inst                                            |     0.002 |
|           memX_reg_0_63_0_2                                                 |    <0.001 |
|           memX_reg_0_63_12_14                                               |    <0.001 |
|           memX_reg_0_63_15_17                                               |    <0.001 |
|           memX_reg_0_63_18_20                                               |    <0.001 |
|           memX_reg_0_63_21_23                                               |    <0.001 |
|           memX_reg_0_63_24_26                                               |    <0.001 |
|           memX_reg_0_63_27_29                                               |    <0.001 |
|           memX_reg_0_63_30_30                                               |    <0.001 |
|           memX_reg_0_63_31_31                                               |    <0.001 |
|           memX_reg_0_63_3_5                                                 |    <0.001 |
|           memX_reg_0_63_6_8                                                 |    <0.001 |
|           memX_reg_0_63_9_11                                                |    <0.001 |
|           memX_reg_128_191_0_2                                              |    <0.001 |
|           memX_reg_128_191_12_14                                            |    <0.001 |
|           memX_reg_128_191_15_17                                            |    <0.001 |
|           memX_reg_128_191_18_20                                            |    <0.001 |
|           memX_reg_128_191_21_23                                            |    <0.001 |
|           memX_reg_128_191_24_26                                            |    <0.001 |
|           memX_reg_128_191_27_29                                            |    <0.001 |
|           memX_reg_128_191_30_30                                            |    <0.001 |
|           memX_reg_128_191_31_31                                            |    <0.001 |
|           memX_reg_128_191_3_5                                              |    <0.001 |
|           memX_reg_128_191_6_8                                              |    <0.001 |
|           memX_reg_128_191_9_11                                             |    <0.001 |
|           memX_reg_192_255_0_2                                              |    <0.001 |
|           memX_reg_192_255_12_14                                            |    <0.001 |
|           memX_reg_192_255_15_17                                            |    <0.001 |
|           memX_reg_192_255_18_20                                            |    <0.001 |
|           memX_reg_192_255_21_23                                            |    <0.001 |
|           memX_reg_192_255_24_26                                            |    <0.001 |
|           memX_reg_192_255_27_29                                            |    <0.001 |
|           memX_reg_192_255_30_30                                            |    <0.001 |
|           memX_reg_192_255_31_31                                            |    <0.001 |
|           memX_reg_192_255_3_5                                              |    <0.001 |
|           memX_reg_192_255_6_8                                              |    <0.001 |
|           memX_reg_192_255_9_11                                             |    <0.001 |
|           memX_reg_256_319_0_2                                              |    <0.001 |
|           memX_reg_256_319_12_14                                            |    <0.001 |
|           memX_reg_256_319_15_17                                            |    <0.001 |
|           memX_reg_256_319_18_20                                            |    <0.001 |
|           memX_reg_256_319_21_23                                            |    <0.001 |
|           memX_reg_256_319_24_26                                            |    <0.001 |
|           memX_reg_256_319_27_29                                            |    <0.001 |
|           memX_reg_256_319_30_30                                            |    <0.001 |
|           memX_reg_256_319_31_31                                            |    <0.001 |
|           memX_reg_256_319_3_5                                              |    <0.001 |
|           memX_reg_256_319_6_8                                              |    <0.001 |
|           memX_reg_256_319_9_11                                             |    <0.001 |
|           memX_reg_320_383_0_2                                              |    <0.001 |
|           memX_reg_320_383_12_14                                            |    <0.001 |
|           memX_reg_320_383_15_17                                            |    <0.001 |
|           memX_reg_320_383_18_20                                            |    <0.001 |
|           memX_reg_320_383_21_23                                            |    <0.001 |
|           memX_reg_320_383_24_26                                            |    <0.001 |
|           memX_reg_320_383_27_29                                            |    <0.001 |
|           memX_reg_320_383_30_30                                            |    <0.001 |
|           memX_reg_320_383_31_31                                            |    <0.001 |
|           memX_reg_320_383_3_5                                              |    <0.001 |
|           memX_reg_320_383_6_8                                              |    <0.001 |
|           memX_reg_320_383_9_11                                             |    <0.001 |
|           memX_reg_384_447_0_2                                              |    <0.001 |
|           memX_reg_384_447_12_14                                            |    <0.001 |
|           memX_reg_384_447_15_17                                            |    <0.001 |
|           memX_reg_384_447_18_20                                            |    <0.001 |
|           memX_reg_384_447_21_23                                            |    <0.001 |
|           memX_reg_384_447_24_26                                            |    <0.001 |
|           memX_reg_384_447_27_29                                            |    <0.001 |
|           memX_reg_384_447_30_30                                            |    <0.001 |
|           memX_reg_384_447_31_31                                            |    <0.001 |
|           memX_reg_384_447_3_5                                              |    <0.001 |
|           memX_reg_384_447_6_8                                              |    <0.001 |
|           memX_reg_384_447_9_11                                             |    <0.001 |
|           memX_reg_448_511_0_2                                              |    <0.001 |
|           memX_reg_448_511_12_14                                            |    <0.001 |
|           memX_reg_448_511_15_17                                            |    <0.001 |
|           memX_reg_448_511_18_20                                            |    <0.001 |
|           memX_reg_448_511_21_23                                            |    <0.001 |
|           memX_reg_448_511_24_26                                            |    <0.001 |
|           memX_reg_448_511_27_29                                            |    <0.001 |
|           memX_reg_448_511_30_30                                            |    <0.001 |
|           memX_reg_448_511_31_31                                            |    <0.001 |
|           memX_reg_448_511_3_5                                              |    <0.001 |
|           memX_reg_448_511_6_8                                              |    <0.001 |
|           memX_reg_448_511_9_11                                             |    <0.001 |
|           memX_reg_512_575_0_2                                              |    <0.001 |
|           memX_reg_512_575_12_14                                            |    <0.001 |
|           memX_reg_512_575_15_17                                            |    <0.001 |
|           memX_reg_512_575_18_20                                            |    <0.001 |
|           memX_reg_512_575_21_23                                            |    <0.001 |
|           memX_reg_512_575_24_26                                            |    <0.001 |
|           memX_reg_512_575_27_29                                            |    <0.001 |
|           memX_reg_512_575_30_30                                            |    <0.001 |
|           memX_reg_512_575_31_31                                            |    <0.001 |
|           memX_reg_512_575_3_5                                              |    <0.001 |
|           memX_reg_512_575_6_8                                              |    <0.001 |
|           memX_reg_512_575_9_11                                             |    <0.001 |
|           memX_reg_576_639_0_2                                              |    <0.001 |
|           memX_reg_576_639_12_14                                            |    <0.001 |
|           memX_reg_576_639_15_17                                            |    <0.001 |
|           memX_reg_576_639_18_20                                            |    <0.001 |
|           memX_reg_576_639_21_23                                            |    <0.001 |
|           memX_reg_576_639_24_26                                            |    <0.001 |
|           memX_reg_576_639_27_29                                            |    <0.001 |
|           memX_reg_576_639_30_30                                            |    <0.001 |
|           memX_reg_576_639_31_31                                            |    <0.001 |
|           memX_reg_576_639_3_5                                              |    <0.001 |
|           memX_reg_576_639_6_8                                              |    <0.001 |
|           memX_reg_576_639_9_11                                             |    <0.001 |
|           memX_reg_640_703_0_2                                              |    <0.001 |
|           memX_reg_640_703_12_14                                            |    <0.001 |
|           memX_reg_640_703_15_17                                            |    <0.001 |
|           memX_reg_640_703_18_20                                            |    <0.001 |
|           memX_reg_640_703_21_23                                            |    <0.001 |
|           memX_reg_640_703_24_26                                            |    <0.001 |
|           memX_reg_640_703_27_29                                            |    <0.001 |
|           memX_reg_640_703_30_30                                            |    <0.001 |
|           memX_reg_640_703_31_31                                            |    <0.001 |
|           memX_reg_640_703_3_5                                              |    <0.001 |
|           memX_reg_640_703_6_8                                              |    <0.001 |
|           memX_reg_640_703_9_11                                             |    <0.001 |
|           memX_reg_64_127_0_2                                               |    <0.001 |
|           memX_reg_64_127_12_14                                             |    <0.001 |
|           memX_reg_64_127_15_17                                             |    <0.001 |
|           memX_reg_64_127_18_20                                             |    <0.001 |
|           memX_reg_64_127_21_23                                             |    <0.001 |
|           memX_reg_64_127_24_26                                             |    <0.001 |
|           memX_reg_64_127_27_29                                             |    <0.001 |
|           memX_reg_64_127_30_30                                             |    <0.001 |
|           memX_reg_64_127_31_31                                             |    <0.001 |
|           memX_reg_64_127_3_5                                               |    <0.001 |
|           memX_reg_64_127_6_8                                               |    <0.001 |
|           memX_reg_64_127_9_11                                              |    <0.001 |
|           memX_reg_704_767_0_2                                              |    <0.001 |
|           memX_reg_704_767_12_14                                            |    <0.001 |
|           memX_reg_704_767_15_17                                            |    <0.001 |
|           memX_reg_704_767_18_20                                            |    <0.001 |
|           memX_reg_704_767_21_23                                            |    <0.001 |
|           memX_reg_704_767_24_26                                            |    <0.001 |
|           memX_reg_704_767_27_29                                            |    <0.001 |
|           memX_reg_704_767_30_30                                            |    <0.001 |
|           memX_reg_704_767_31_31                                            |    <0.001 |
|           memX_reg_704_767_3_5                                              |    <0.001 |
|           memX_reg_704_767_6_8                                              |    <0.001 |
|           memX_reg_704_767_9_11                                             |    <0.001 |
|           memX_reg_768_831_0_2                                              |    <0.001 |
|           memX_reg_768_831_12_14                                            |    <0.001 |
|           memX_reg_768_831_15_17                                            |    <0.001 |
|           memX_reg_768_831_18_20                                            |    <0.001 |
|           memX_reg_768_831_21_23                                            |    <0.001 |
|           memX_reg_768_831_24_26                                            |    <0.001 |
|           memX_reg_768_831_27_29                                            |    <0.001 |
|           memX_reg_768_831_30_30                                            |    <0.001 |
|           memX_reg_768_831_31_31                                            |    <0.001 |
|           memX_reg_768_831_3_5                                              |    <0.001 |
|           memX_reg_768_831_6_8                                              |    <0.001 |
|           memX_reg_768_831_9_11                                             |    <0.001 |
|           memX_reg_832_895_0_2                                              |    <0.001 |
|           memX_reg_832_895_12_14                                            |    <0.001 |
|           memX_reg_832_895_15_17                                            |    <0.001 |
|           memX_reg_832_895_18_20                                            |    <0.001 |
|           memX_reg_832_895_21_23                                            |    <0.001 |
|           memX_reg_832_895_24_26                                            |    <0.001 |
|           memX_reg_832_895_27_29                                            |    <0.001 |
|           memX_reg_832_895_30_30                                            |    <0.001 |
|           memX_reg_832_895_31_31                                            |    <0.001 |
|           memX_reg_832_895_3_5                                              |    <0.001 |
|           memX_reg_832_895_6_8                                              |    <0.001 |
|           memX_reg_832_895_9_11                                             |    <0.001 |
|           memX_reg_896_959_0_2                                              |    <0.001 |
|           memX_reg_896_959_12_14                                            |    <0.001 |
|           memX_reg_896_959_15_17                                            |    <0.001 |
|           memX_reg_896_959_18_20                                            |    <0.001 |
|           memX_reg_896_959_21_23                                            |    <0.001 |
|           memX_reg_896_959_24_26                                            |    <0.001 |
|           memX_reg_896_959_27_29                                            |    <0.001 |
|           memX_reg_896_959_30_30                                            |    <0.001 |
|           memX_reg_896_959_31_31                                            |    <0.001 |
|           memX_reg_896_959_3_5                                              |    <0.001 |
|           memX_reg_896_959_6_8                                              |    <0.001 |
|           memX_reg_896_959_9_11                                             |    <0.001 |
|           memX_reg_960_1023_0_2                                             |    <0.001 |
|           memX_reg_960_1023_12_14                                           |    <0.001 |
|           memX_reg_960_1023_15_17                                           |    <0.001 |
|           memX_reg_960_1023_18_20                                           |    <0.001 |
|           memX_reg_960_1023_21_23                                           |    <0.001 |
|           memX_reg_960_1023_24_26                                           |    <0.001 |
|           memX_reg_960_1023_27_29                                           |    <0.001 |
|           memX_reg_960_1023_30_30                                           |    <0.001 |
|           memX_reg_960_1023_31_31                                           |    <0.001 |
|           memX_reg_960_1023_3_5                                             |    <0.001 |
|           memX_reg_960_1023_6_8                                             |    <0.001 |
|           memX_reg_960_1023_9_11                                            |    <0.001 |
+-----------------------------------------------------------------------------+-----------+


