// Seed: 4257601564
module module_0;
  reg id_1, id_2;
  assign module_1.id_1 = 0;
  wire id_3, id_4, id_5, id_6;
  always @(*)
    while (-1) begin : LABEL_0
      id_2 = id_5;
    end
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1
);
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    output wand id_1,
    input supply0 id_2,
    input wand id_3,
    output tri0 id_4,
    output tri id_5,
    inout tri0 id_6,
    input wor id_7,
    input wire id_8,
    output tri1 id_9,
    input wand id_10,
    output supply1 id_11,
    input wire id_12,
    input tri1 id_13,
    output supply0 id_14,
    input tri id_15
    , id_22,
    output wand id_16,
    input wire id_17,
    input uwire id_18,
    output logic id_19,
    output tri id_20
);
  always @(posedge -1) #1;
  wire id_23;
  initial id_19 = #1 -1 + id_23;
  module_0 modCall_1 ();
endmodule
