

================================================================
== Vivado HLS Report for 'polyveck_reduce'
================================================================
* Date:           Tue Apr  4 23:39:29 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 us | 11.302 ns |   1.25 us  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026| 10.260 ms | 10.260 ms |  1026|  1026|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+-------------+---------+---------+----------+----------+-----+-----+----------+
        |                       |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |        Instance       |    Module   |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------+-------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_poly_reduce_fu_42  |poly_reduce  |      255|      255| 2.550 ms | 2.550 ms |  256|  256| function |
        +-----------------------+-------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1024|     1024|       257|        256|          1|     4|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      23|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      2|    8899|    7492|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|    1208|    -|
|Register         |        -|      -|     268|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      2|    9167|    8723|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |       3|       6|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------+---------+-------+------+------+-----+
    |        Instance       |    Module   | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------+-------------+---------+-------+------+------+-----+
    |grp_poly_reduce_fu_42  |poly_reduce  |        0|      2|  8899|  7492|    0|
    +-----------------------+-------------+---------+-------+------+------+-----+
    |Total                  |             |        0|      2|  8899|  7492|    0|
    +-----------------------+-------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_56_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln191_fu_50_p2  |   icmp   |      0|  0|   9|           3|           4|
    |ap_enable_pp0        |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  23|           7|           7|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+------+-----------+-----+-----------+
    |             Name            |  LUT | Input Size| Bits| Total Bits|
    +-----------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                    |  1181|        259|    1|        259|
    |ap_enable_reg_pp0_iter1      |     9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_34_p4  |     9|          2|    3|          6|
    |i_0_reg_30                   |     9|          2|    3|          6|
    +-----------------------------+------+-----------+-----+-----------+
    |Total                        |  1208|        265|    8|        273|
    +-----------------------------+------+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                           |  258|   0|  258|          0|
    |ap_enable_reg_pp0_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |grp_poly_reduce_fu_42_ap_start_reg  |    1|   0|    1|          0|
    |i_0_reg_30                          |    3|   0|    3|          0|
    |i_reg_66                            |    3|   0|    3|          0|
    |icmp_ln191_reg_62                   |    1|   0|    1|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               |  268|   0|  268|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | polyveck_reduce | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | polyveck_reduce | return value |
|ap_start               |  in |    1| ap_ctrl_hs | polyveck_reduce | return value |
|ap_done                | out |    1| ap_ctrl_hs | polyveck_reduce | return value |
|ap_idle                | out |    1| ap_ctrl_hs | polyveck_reduce | return value |
|ap_ready               | out |    1| ap_ctrl_hs | polyveck_reduce | return value |
|v_vec_coeffs_address0  | out |   10|  ap_memory |   v_vec_coeffs  |     array    |
|v_vec_coeffs_ce0       | out |    1|  ap_memory |   v_vec_coeffs  |     array    |
|v_vec_coeffs_we0       | out |    1|  ap_memory |   v_vec_coeffs  |     array    |
|v_vec_coeffs_d0        | out |   32|  ap_memory |   v_vec_coeffs  |     array    |
|v_vec_coeffs_q0        |  in |   32|  ap_memory |   v_vec_coeffs  |     array    |
|v_vec_coeffs_address1  | out |   10|  ap_memory |   v_vec_coeffs  |     array    |
|v_vec_coeffs_ce1       | out |    1|  ap_memory |   v_vec_coeffs  |     array    |
|v_vec_coeffs_we1       | out |    1|  ap_memory |   v_vec_coeffs  |     array    |
|v_vec_coeffs_d1        | out |   32|  ap_memory |   v_vec_coeffs  |     array    |
|v_vec_coeffs_q1        |  in |   32|  ap_memory |   v_vec_coeffs  |     array    |
+-----------------------+-----+-----+------------+-----------------+--------------+

