
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Mon Oct 23 15:31:09 2023
| Design       : top_lcd_touch
| Device       : PGL50G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                             
********************************************************************************************************************************************
                                                                         Clock   Non-clock                                                  
 Clock                    Period       Waveform            Type          Loads       Loads  Sources                                         
--------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                  20.0000      {0.0000 10.0000}    Declared       1756           1  {sys_clk}                                       
 DebugCore_JCLK           50.0000      {0.0000 25.0000}    Declared        490           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE        100.0000     {25.0000 75.0000}   Declared         22           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
============================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz     98.4737 MHz        20.0000        10.1550          9.845
 DebugCore_JCLK             20.0000 MHz     97.7040 MHz        50.0000        10.2350         39.765
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      9.845       0.000              0           4351
 DebugCore_JCLK         DebugCore_JCLK              23.702       0.000              0           2378
 DebugCore_CAPTURE      DebugCore_JCLK              20.672       0.000              0            232
 DebugCore_JCLK         DebugCore_CAPTURE           45.698       0.000              0             32
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.312       0.000              0           4351
 DebugCore_JCLK         DebugCore_JCLK               0.314       0.000              0           2378
 DebugCore_CAPTURE      DebugCore_JCLK              22.637       0.000              0            232
 DebugCore_JCLK         DebugCore_CAPTURE            2.097       0.000              0             32
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.619       0.000              0           1128
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.489       0.000              0           1128
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0           1756
 DebugCore_JCLK                                     24.102       0.000              0            490
 DebugCore_CAPTURE                                  49.380       0.000              0             22
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.321       0.000              0           4351
 DebugCore_JCLK         DebugCore_JCLK              24.070       0.000              0           2378
 DebugCore_CAPTURE      DebugCore_JCLK              21.803       0.000              0            232
 DebugCore_JCLK         DebugCore_CAPTURE           47.132       0.000              0             32
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.251       0.000              0           4351
 DebugCore_JCLK         DebugCore_JCLK               0.252       0.000              0           2378
 DebugCore_CAPTURE      DebugCore_JCLK              23.746       0.000              0            232
 DebugCore_JCLK         DebugCore_CAPTURE            1.495       0.000              0             32
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.549       0.000              0           1128
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.385       0.000              0           1128
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.282       0.000              0           1756
 DebugCore_JCLK                                     24.282       0.000              0            490
 DebugCore_CAPTURE                                  49.504       0.000              0             22
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_driver/data_req/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.915  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.323
  Launch Clock Delay      :  5.445
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.860         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     1.585       5.445         ntclkbufg_0      
 CLMS_46_201/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_201/Q3                    tco                   0.288       5.733 r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.592       6.325         lcd_id[1]        
 CLMA_46_212/Y2                    td                    0.487       6.812 r       u_lcd_rgb_char/u_clk_div/N39_11/gateop_perm/Z
                                   net (fanout=1)        0.588       7.400         u_lcd_rgb_char/u_clk_div/_N11866
 CLMA_46_200/Y1                    td                    0.212       7.612 r       u_lcd_rgb_char/u_clk_div/N39_13/gateop_perm/Z
                                   net (fanout=31)       0.426       8.038         u_lcd_rgb_char/u_lcd_driver/h_back [2]
 CLMS_50_205/Y3                    td                    0.468       8.506 r       u_touch_top/u_touch_dri/N113_1/gateop_perm/Z
                                   net (fanout=9)        0.415       8.921         u_lcd_rgb_char/u_lcd_driver/v_sync [0]
 CLMA_50_200/Y2                    td                    0.210       9.131 r       u_lcd_rgb_char/u_clk_div/N19/gateop_perm/Z
                                   net (fanout=14)       0.597       9.728         u_lcd_rgb_char/u_clk_div/N19
 CLMA_58_208/COUT                  td                    0.344      10.072 r       u_lcd_rgb_char/u_lcd_driver/N98_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.072         u_lcd_rgb_char/u_lcd_driver/_N670
 CLMA_58_212/Y0                    td                    0.269      10.341 r       u_lcd_rgb_char/u_lcd_driver/N98_1_5/gateop_A2/Y0
                                   net (fanout=4)        0.623      10.964         u_lcd_rgb_char/u_lcd_driver/N98 [5]
 CLMS_46_213/COUT                  td                    0.507      11.471 r       u_lcd_rgb_char/u_lcd_driver/N106_2_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.471         u_lcd_rgb_char/u_lcd_driver/_N679
 CLMS_46_217/Y1                    td                    0.498      11.969 r       u_lcd_rgb_char/u_lcd_driver/N106_2_5/gateop_A2/Y1
                                   net (fanout=1)        0.771      12.740         u_lcd_rgb_char/u_lcd_driver/N106 [7]
 CLMS_46_197/COUT                  td                    0.507      13.247 r       u_lcd_rgb_char/u_lcd_driver/N107.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.247         u_lcd_rgb_char/u_lcd_driver/N107.co [6]
 CLMS_46_201/Y1                    td                    0.498      13.745 r       u_lcd_rgb_char/u_lcd_driver/N107.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.693      14.438         u_lcd_rgb_char/u_lcd_driver/N107
 CLMA_50_212/D0                                                            r       u_lcd_rgb_char/u_lcd_driver/data_req/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  14.438         Logic Levels: 10 
                                                                                   Logic: 4.288ns(47.682%), Route: 4.705ns(52.318%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/RX_DATA_DD              td                    0.082      21.129 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.451      23.580         nt_sys_clk       
 CLMA_58_197/Y1                    td                    0.219      23.799 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.524      24.323         nt_lcd_clk       
 CLMA_50_212/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/data_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.207      24.530                          
 clock uncertainty                                      -0.050      24.480                          

 Setup time                                             -0.197      24.283                          

 Data required time                                                 24.283                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.283                          
 Data arrival time                                                  14.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.845                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_driver/data_req/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.915  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.323
  Launch Clock Delay      :  5.445
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.860         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     1.585       5.445         ntclkbufg_0      
 CLMS_46_201/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_201/Q3                    tco                   0.288       5.733 r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.592       6.325         lcd_id[1]        
 CLMA_46_212/Y2                    td                    0.487       6.812 r       u_lcd_rgb_char/u_clk_div/N39_11/gateop_perm/Z
                                   net (fanout=1)        0.588       7.400         u_lcd_rgb_char/u_clk_div/_N11866
 CLMA_46_200/Y1                    td                    0.212       7.612 r       u_lcd_rgb_char/u_clk_div/N39_13/gateop_perm/Z
                                   net (fanout=31)       0.426       8.038         u_lcd_rgb_char/u_lcd_driver/h_back [2]
 CLMS_50_205/Y3                    td                    0.468       8.506 r       u_touch_top/u_touch_dri/N113_1/gateop_perm/Z
                                   net (fanout=9)        0.415       8.921         u_lcd_rgb_char/u_lcd_driver/v_sync [0]
 CLMA_50_200/Y2                    td                    0.210       9.131 r       u_lcd_rgb_char/u_clk_div/N19/gateop_perm/Z
                                   net (fanout=14)       0.597       9.728         u_lcd_rgb_char/u_clk_div/N19
 CLMA_58_208/COUT                  td                    0.344      10.072 r       u_lcd_rgb_char/u_lcd_driver/N98_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.072         u_lcd_rgb_char/u_lcd_driver/_N670
 CLMA_58_212/Y0                    td                    0.269      10.341 r       u_lcd_rgb_char/u_lcd_driver/N98_1_5/gateop_A2/Y0
                                   net (fanout=4)        0.674      11.015         u_lcd_rgb_char/u_lcd_driver/N98 [5]
 CLMS_46_205/COUT                  td                    0.348      11.363 r       u_lcd_rgb_char/u_lcd_driver/N100_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.363         u_lcd_rgb_char/u_lcd_driver/N100_1.co [4]
 CLMS_46_209/Y1                    td                    0.498      11.861 r       u_lcd_rgb_char/u_lcd_driver/N100_1.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.403      12.264         u_lcd_rgb_char/u_lcd_driver/N100 [7]
 CLMA_46_204/COUT                  td                    0.507      12.771 r       u_lcd_rgb_char/u_lcd_driver/N101.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.771         u_lcd_rgb_char/u_lcd_driver/N101.co [6]
 CLMA_46_208/Y1                    td                    0.498      13.269 r       u_lcd_rgb_char/u_lcd_driver/N101.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.406      13.675         u_lcd_rgb_char/u_lcd_driver/N101
 CLMA_50_212/D4                                                            r       u_lcd_rgb_char/u_lcd_driver/data_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.675         Logic Levels: 10 
                                                                                   Logic: 4.129ns(50.170%), Route: 4.101ns(49.830%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/RX_DATA_DD              td                    0.082      21.129 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.451      23.580         nt_sys_clk       
 CLMA_58_197/Y1                    td                    0.219      23.799 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.524      24.323         nt_lcd_clk       
 CLMA_50_212/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/data_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.207      24.530                          
 clock uncertainty                                      -0.050      24.480                          

 Setup time                                             -0.120      24.360                          

 Data required time                                                 24.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.360                          
 Data arrival time                                                  13.675                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.685                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.650  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.588
  Launch Clock Delay      :  5.445
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.860         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     1.585       5.445         ntclkbufg_0      
 CLMS_42_209/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_42_209/Q1                    tco                   0.291       5.736 r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.453       6.189         u_lcd_rgb_char/lcd_id [4]
 CLMA_46_200/Y2                    td                    0.322       6.511 r       u_lcd_rgb_char/u_clk_div/N38_2/gateop_perm/Z
                                   net (fanout=2)        0.401       6.912         u_lcd_rgb_char/u_clk_div/_N10627
 CLMS_42_205/Y3                    td                    0.210       7.122 r       u_lcd_rgb_char/u_clk_div/N42_14/gateop_perm/Z
                                   net (fanout=1)        0.411       7.533         u_lcd_rgb_char/u_clk_div/_N11861
 CLMA_50_200/Y3                    td                    0.287       7.820 r       u_lcd_rgb_char/u_clk_div/N42_15/gateop_perm/Z
                                   net (fanout=28)       0.845       8.665         u_lcd_rgb_char/u_lcd_driver/h_sync [1]
                                   td                    0.477       9.142 f       u_lcd_rgb_char/u_lcd_driver/N12_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.142         u_lcd_rgb_char/u_lcd_driver/_N651
 CLMS_62_213/COUT                  td                    0.058       9.200 r       u_lcd_rgb_char/u_lcd_driver/N12_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.200         u_lcd_rgb_char/u_lcd_driver/_N653
 CLMS_62_217/Y1                    td                    0.498       9.698 r       u_lcd_rgb_char/u_lcd_driver/N12_1_5/gateop_A2/Y1
                                   net (fanout=4)        0.418      10.116         u_lcd_rgb_char/u_lcd_driver/N12 [5]
 CLMA_58_213/COUT                  td                    0.502      10.618 r       u_lcd_rgb_char/u_lcd_driver/N13.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.618         u_lcd_rgb_char/u_lcd_driver/N13.co [6]
 CLMA_58_217/Y1                    td                    0.498      11.116 r       u_lcd_rgb_char/u_lcd_driver/N13.lt_4/gateop_A2/Y1
                                   net (fanout=12)       0.579      11.695         u_lcd_rgb_char/u_lcd_driver/N13
                                   td                    0.477      12.172 f       u_lcd_rgb_char/u_lcd_driver/N25.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.172         u_lcd_rgb_char/u_lcd_driver/N25.co [1]
 CLMS_62_201/Y3                    td                    0.501      12.673 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_2/gateop_A2/Y1
                                   net (fanout=1)        0.857      13.530         u_lcd_rgb_char/u_lcd_driver/_N12269
 CLMA_90_213/C2                                                            r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  13.530         Logic Levels: 8  
                                                                                   Logic: 4.121ns(50.971%), Route: 3.964ns(49.029%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/RX_DATA_DD              td                    0.082      21.129 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.451      23.580         nt_sys_clk       
 CLMA_58_197/Y1                    td                    0.219      23.799 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.789      24.588         nt_lcd_clk       
 CLMA_90_213/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.207      24.795                          
 clock uncertainty                                      -0.050      24.745                          

 Setup time                                             -0.391      24.354                          

 Data required time                                                 24.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.354                          
 Data arrival time                                                  13.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.824                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[3][15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][15]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.445
  Launch Clock Delay      :  5.112
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.581         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       3.581 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     1.531       5.112         ntclkbufg_0      
 CLMS_118_125/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][15]/opit_0_inv_L5Q_perm/CLK

 CLMS_118_125/Q0                   tco                   0.222       5.334 f       u_CORES/u_debug_core_0/data_pipe[3][15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084       5.418         u_CORES/u_debug_core_0/data_pipe[3] [15]
 CLMA_118_124/B4                                                           f       u_CORES/u_debug_core_0/data_pipe[4][15]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.418         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.860         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     1.585       5.445         ntclkbufg_0      
 CLMA_118_124/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[4][15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.141                          
 clock uncertainty                                       0.000       5.141                          

 Hold time                                              -0.035       5.106                          

 Data required time                                                  5.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.106                          
 Data arrival time                                                   5.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[3][19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.445
  Launch Clock Delay      :  5.112
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.581         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       3.581 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     1.531       5.112         ntclkbufg_0      
 CLMA_134_116/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][19]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_116/Q0                   tco                   0.222       5.334 f       u_CORES/u_debug_core_0/data_pipe[3][19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084       5.418         u_CORES/u_debug_core_0/data_pipe[3] [19]
 CLMS_134_117/B4                                                           f       u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.418         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.860         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     1.585       5.445         ntclkbufg_0      
 CLMS_134_117/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.141                          
 clock uncertainty                                       0.000       5.141                          

 Hold time                                              -0.035       5.106                          

 Data required time                                                  5.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.106                          
 Data arrival time                                                   5.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/data_pipe[2][31]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/data_pipe[3][31]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.445
  Launch Clock Delay      :  5.112
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.581         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       3.581 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     1.531       5.112         ntclkbufg_0      
 CLMA_130_176/CLK                                                          r       u_CORES/u_debug_core_1/data_pipe[2][31]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_176/Q0                   tco                   0.222       5.334 f       u_CORES/u_debug_core_1/data_pipe[2][31]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084       5.418         u_CORES/u_debug_core_1/data_pipe[2] [31]
 CLMS_130_177/B4                                                           f       u_CORES/u_debug_core_1/data_pipe[3][31]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.418         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.860         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     1.585       5.445         ntclkbufg_0      
 CLMS_130_177/CLK                                                          r       u_CORES/u_debug_core_1/data_pipe[3][31]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.141                          
 clock uncertainty                                       0.000       5.141                          

 Hold time                                              -0.035       5.106                          

 Data required time                                                  5.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.106                          
 Data arrival time                                                   5.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.276
  Launch Clock Delay      :  5.565
  Clock Pessimism Removal :  0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.980       3.980         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.980 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      1.585       5.565         ntclkbufg_1      
 CLMS_170_169/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMS_170_169/Q0                   tco                   0.289       5.854 r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.606       6.460         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_170_172/A2                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.460         Logic Levels: 0  
                                                                                   Logic: 0.289ns(32.291%), Route: 0.606ns(67.709%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.724      28.724         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      28.724 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      1.552      30.276         ntclkbufg_1      
 CLMA_170_172/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.284      30.560                          
 clock uncertainty                                      -0.050      30.510                          

 Setup time                                             -0.348      30.162                          

 Data required time                                                 30.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.162                          
 Data arrival time                                                   6.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.702                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.276
  Launch Clock Delay      :  5.565
  Clock Pessimism Removal :  0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.980       3.980         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.980 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      1.585       5.565         ntclkbufg_1      
 CLMA_170_184/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_170_184/Q0                   tco                   0.287       5.852 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.707       6.559         u_CORES/u_jtag_hub/data_ctrl
 CLMA_170_164/C1                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.559         Logic Levels: 0  
                                                                                   Logic: 0.287ns(28.873%), Route: 0.707ns(71.127%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.724      28.724         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      28.724 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      1.552      30.276         ntclkbufg_1      
 CLMA_170_164/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.284      30.560                          
 clock uncertainty                                      -0.050      30.510                          

 Setup time                                             -0.221      30.289                          

 Data required time                                                 30.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.289                          
 Data arrival time                                                   6.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.730                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.276
  Launch Clock Delay      :  5.565
  Clock Pessimism Removal :  0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.980       3.980         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.980 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      1.585       5.565         ntclkbufg_1      
 CLMA_170_184/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_170_184/Q0                   tco                   0.289       5.854 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.738       6.592         u_CORES/u_jtag_hub/data_ctrl
 CLMA_170_172/D0                                                           r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.592         Logic Levels: 0  
                                                                                   Logic: 0.289ns(28.140%), Route: 0.738ns(71.860%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.724      28.724         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      28.724 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      1.552      30.276         ntclkbufg_1      
 CLMA_170_172/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.284      30.560                          
 clock uncertainty                                      -0.050      30.510                          

 Setup time                                             -0.157      30.353                          

 Data required time                                                 30.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.353                          
 Data arrival time                                                   6.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.761                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.565
  Launch Clock Delay      :  5.073
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.542       3.542         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.542 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      1.531       5.073         ntclkbufg_1      
 CLMS_162_217/CLK                                                          r       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_217/Q0                   tco                   0.222       5.295 f       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.381         u_CORES/u_debug_core_1/u0_trig_unit/conf_reg_buf [49]
 CLMA_162_216/B4                                                           f       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.381         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.980       3.980         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.980 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      1.585       5.565         ntclkbufg_1      
 CLMA_162_216/CLK                                                          r       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       5.102                          
 clock uncertainty                                       0.000       5.102                          

 Hold time                                              -0.035       5.067                          

 Data required time                                                  5.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.067                          
 Data arrival time                                                   5.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.565
  Launch Clock Delay      :  5.073
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.542       3.542         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.542 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      1.531       5.073         ntclkbufg_1      
 CLMS_162_217/CLK                                                          r       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_217/Q1                   tco                   0.224       5.297 f       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.383         u_CORES/u_debug_core_1/u0_trig_unit/conf_reg_buf [20]
 CLMA_162_216/C4                                                           f       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.383         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.980       3.980         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.980 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      1.585       5.565         ntclkbufg_1      
 CLMA_162_216/CLK                                                          r       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       5.102                          
 clock uncertainty                                       0.000       5.102                          

 Hold time                                              -0.034       5.068                          

 Data required time                                                  5.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.068                          
 Data arrival time                                                   5.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.565
  Launch Clock Delay      :  5.073
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.542       3.542         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.542 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      1.531       5.073         ntclkbufg_1      
 CLMA_158_136/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_158_136/Q2                   tco                   0.224       5.297 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.088       5.385         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [7]
 CLMS_158_137/A4                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.385         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.795%), Route: 0.088ns(28.205%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.980       3.980         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.980 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      1.585       5.565         ntclkbufg_1      
 CLMS_158_137/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       5.102                          
 clock uncertainty                                       0.000       5.102                          

 Hold time                                              -0.035       5.067                          

 Data required time                                                  5.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.067                          
 Data arrival time                                                   5.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.602  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.073
  Launch Clock Delay      :  3.471
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       3.471      28.471         u_CORES/capt_o   
 CLMA_170_176/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_170_176/Y0                   tco                   0.375      28.846 r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.803      29.649         u_CORES/u_debug_core_1/conf_id_o [4]
 CLMA_174_184/Y2                   td                    0.478      30.127 r       u_CORES/u_debug_core_1/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.123      30.250         u_CORES/u_debug_core_1/_N5265
 CLMS_174_185/Y3                   td                    0.287      30.537 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.129      30.666         u_CORES/u_debug_core_1/u_rd_addr_gen/N501
 CLMS_174_185/Y2                   td                    0.322      30.988 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N503/gateop_perm/Z
                                   net (fanout=2)        0.630      31.618         u_CORES/u_debug_core_1/u_rd_addr_gen/N503
 CLMS_174_201/Y3                   td                    0.287      31.905 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.412      32.317         u_CORES/u_debug_core_1/u_rd_addr_gen/_N491
 CLMS_170_193/Y3                   td                    0.465      32.782 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.574      33.356         u_CORES/u_debug_core_1/u_rd_addr_gen/_N497
 CLMA_174_208/Y0                   td                    0.285      33.641 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.590      34.231         u_CORES/u_debug_core_1/u_rd_addr_gen/_N1482
 CLMS_170_197/D4                                                           r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  34.231         Logic Levels: 6  
                                                                                   Logic: 2.499ns(43.385%), Route: 3.261ns(56.615%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.542      53.542         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      53.542 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      1.531      55.073         ntclkbufg_1      
 CLMS_170_197/CLK                                                          r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.073                          
 clock uncertainty                                      -0.050      55.023                          

 Setup time                                             -0.120      54.903                          

 Data required time                                                 54.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.903                          
 Data arrival time                                                  34.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.672                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.602  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.073
  Launch Clock Delay      :  3.471
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       3.471      28.471         u_CORES/capt_o   
 CLMA_170_176/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_170_176/Y0                   tco                   0.375      28.846 r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.803      29.649         u_CORES/u_debug_core_1/conf_id_o [4]
 CLMA_174_184/Y2                   td                    0.478      30.127 r       u_CORES/u_debug_core_1/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.123      30.250         u_CORES/u_debug_core_1/_N5265
 CLMS_174_185/Y3                   td                    0.287      30.537 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.129      30.666         u_CORES/u_debug_core_1/u_rd_addr_gen/N501
 CLMS_174_185/Y2                   td                    0.322      30.988 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N503/gateop_perm/Z
                                   net (fanout=2)        0.630      31.618         u_CORES/u_debug_core_1/u_rd_addr_gen/N503
 CLMS_174_201/Y3                   td                    0.287      31.905 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.412      32.317         u_CORES/u_debug_core_1/u_rd_addr_gen/_N491
 CLMS_170_193/Y3                   td                    0.459      32.776 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.598      33.374         u_CORES/u_debug_core_1/u_rd_addr_gen/_N497
 CLMS_166_201/Y3                   td                    0.210      33.584 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.403      33.987         u_CORES/u_debug_core_1/u_rd_addr_gen/_N1480
 CLMS_170_197/A4                                                           r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  33.987         Logic Levels: 6  
                                                                                   Logic: 2.418ns(43.836%), Route: 3.098ns(56.164%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.542      53.542         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      53.542 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      1.531      55.073         ntclkbufg_1      
 CLMS_170_197/CLK                                                          r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.073                          
 clock uncertainty                                      -0.050      55.023                          

 Setup time                                             -0.121      54.902                          

 Data required time                                                 54.902                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.902                          
 Data arrival time                                                  33.987                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.915                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.602  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.073
  Launch Clock Delay      :  3.471
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       3.471      28.471         u_CORES/capt_o   
 CLMA_170_176/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_170_176/Y0                   tco                   0.375      28.846 r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.803      29.649         u_CORES/u_debug_core_1/conf_id_o [4]
 CLMA_174_184/Y2                   td                    0.478      30.127 r       u_CORES/u_debug_core_1/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.123      30.250         u_CORES/u_debug_core_1/_N5265
 CLMS_174_185/Y3                   td                    0.287      30.537 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.129      30.666         u_CORES/u_debug_core_1/u_rd_addr_gen/N501
 CLMS_174_185/Y2                   td                    0.322      30.988 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N503/gateop_perm/Z
                                   net (fanout=2)        0.630      31.618         u_CORES/u_debug_core_1/u_rd_addr_gen/N503
 CLMS_174_201/Y3                   td                    0.287      31.905 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.412      32.317         u_CORES/u_debug_core_1/u_rd_addr_gen/_N491
 CLMS_170_193/Y3                   td                    0.459      32.776 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.266      33.042         u_CORES/u_debug_core_1/u_rd_addr_gen/_N497
 CLMA_170_192/Y2                   td                    0.210      33.252 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_16[4]/gateop_perm/Z
                                   net (fanout=1)        0.259      33.511         u_CORES/u_debug_core_1/u_rd_addr_gen/_N1479
 CLMS_170_193/B0                                                           r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  33.511         Logic Levels: 6  
                                                                                   Logic: 2.418ns(47.976%), Route: 2.622ns(52.024%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.542      53.542         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      53.542 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      1.531      55.073         ntclkbufg_1      
 CLMS_170_193/CLK                                                          r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.073                          
 clock uncertainty                                      -0.050      55.023                          

 Setup time                                             -0.198      54.825                          

 Data required time                                                 54.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.825                          
 Data arrival time                                                  33.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.777  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.565
  Launch Clock Delay      :  2.788
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.788      27.788         u_CORES/capt_o   
 CLMA_170_156/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_170_156/Q3                   tco                   0.226      28.014 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=8)        0.224      28.238         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_166_152/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  28.238         Logic Levels: 0  
                                                                                   Logic: 0.226ns(50.222%), Route: 0.224ns(49.778%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.980       3.980         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.980 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      1.585       5.565         ntclkbufg_1      
 CLMA_166_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.565                          
 clock uncertainty                                       0.050       5.615                          

 Hold time                                              -0.014       5.601                          

 Data required time                                                  5.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.601                          
 Data arrival time                                                  28.238                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.777  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.565
  Launch Clock Delay      :  2.788
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.788      27.788         u_CORES/capt_o   
 CLMA_170_156/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_170_156/Q0                   tco                   0.226      28.014 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.228      28.242         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_166_152/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  28.242         Logic Levels: 0  
                                                                                   Logic: 0.226ns(49.780%), Route: 0.228ns(50.220%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.980       3.980         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.980 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      1.585       5.565         ntclkbufg_1      
 CLMA_166_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.565                          
 clock uncertainty                                       0.050       5.615                          

 Hold time                                              -0.014       5.601                          

 Data required time                                                  5.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.601                          
 Data arrival time                                                  28.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.641                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.628  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.565
  Launch Clock Delay      :  2.937
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.937      27.937         u_CORES/capt_o   
 CLMA_170_176/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_170_176/Q0                   tco                   0.226      28.163 r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=9)        0.223      28.386         u_CORES/u_debug_core_1/conf_id_o [3]
 CLMA_170_180/M0                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  28.386         Logic Levels: 0  
                                                                                   Logic: 0.226ns(50.334%), Route: 0.223ns(49.666%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.980       3.980         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.980 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      1.585       5.565         ntclkbufg_1      
 CLMA_170_180/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.565                          
 clock uncertainty                                       0.050       5.615                          

 Hold time                                              -0.014       5.601                          

 Data required time                                                  5.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.601                          
 Data arrival time                                                  28.386                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.785                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.937  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.788
  Launch Clock Delay      :  5.725
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.115      79.115         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      79.115 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      1.610      80.725         ntclkbufg_1      
 CLMA_170_164/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_170_164/Q1                   tco                   0.289      81.014 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.409      81.423         u_CORES/conf_sel [0]
 CLMA_170_156/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.423         Logic Levels: 0  
                                                                                   Logic: 0.289ns(41.404%), Route: 0.409ns(58.596%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.788     127.788         u_CORES/capt_o   
 CLMA_170_156/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.788                          
 clock uncertainty                                      -0.050     127.738                          

 Setup time                                             -0.617     127.121                          

 Data required time                                                127.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.121                          
 Data arrival time                                                  81.423                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.937  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.788
  Launch Clock Delay      :  5.725
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.115      79.115         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      79.115 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      1.610      80.725         ntclkbufg_1      
 CLMA_170_164/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_170_164/Q1                   tco                   0.289      81.014 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.409      81.423         u_CORES/conf_sel [0]
 CLMA_170_156/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.423         Logic Levels: 0  
                                                                                   Logic: 0.289ns(41.404%), Route: 0.409ns(58.596%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.788     127.788         u_CORES/capt_o   
 CLMA_170_156/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.788                          
 clock uncertainty                                      -0.050     127.738                          

 Setup time                                             -0.617     127.121                          

 Data required time                                                127.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.121                          
 Data arrival time                                                  81.423                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.937  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.788
  Launch Clock Delay      :  5.725
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.115      79.115         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      79.115 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      1.610      80.725         ntclkbufg_1      
 CLMA_170_164/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_170_164/Q1                   tco                   0.289      81.014 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.409      81.423         u_CORES/conf_sel [0]
 CLMA_170_156/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.423         Logic Levels: 0  
                                                                                   Logic: 0.289ns(41.404%), Route: 0.409ns(58.596%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.788     127.788         u_CORES/capt_o   
 CLMA_170_156/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.788                          
 clock uncertainty                                      -0.050     127.738                          

 Setup time                                             -0.617     127.121                          

 Data required time                                                127.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.121                          
 Data arrival time                                                  81.423                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.664  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.612
  Launch Clock Delay      :  5.276
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.724     128.724         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     128.724 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      1.552     130.276         ntclkbufg_1      
 CLMA_170_172/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_170_172/Q3                   tco                   0.250     130.526 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.219     130.745         u_CORES/id_o [3] 
 CLMS_166_177/M3                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 130.745         Logic Levels: 0  
                                                                                   Logic: 0.250ns(53.305%), Route: 0.219ns(46.695%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       3.612     128.612         u_CORES/capt_o   
 CLMS_166_177/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.612                          
 clock uncertainty                                       0.050     128.662                          

 Hold time                                              -0.014     128.648                          

 Data required time                                                128.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.648                          
 Data arrival time                                                 130.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.097                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.664  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.612
  Launch Clock Delay      :  5.276
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.724     128.724         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     128.724 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      1.552     130.276         ntclkbufg_1      
 CLMA_170_164/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_170_164/Q0                   tco                   0.222     130.498 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.470     130.968         u_CORES/id_o [2] 
 CLMS_166_177/CD                                                           f       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 130.968         Logic Levels: 0  
                                                                                   Logic: 0.222ns(32.081%), Route: 0.470ns(67.919%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       3.612     128.612         u_CORES/capt_o   
 CLMS_166_177/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.612                          
 clock uncertainty                                       0.050     128.662                          

 Hold time                                               0.053     128.715                          

 Data required time                                                128.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.715                          
 Data arrival time                                                 130.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.805  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.471
  Launch Clock Delay      :  5.276
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.724     128.724         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     128.724 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      1.552     130.276         ntclkbufg_1      
 CLMA_170_172/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_170_172/Q1                   tco                   0.224     130.500 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.328     130.828         u_CORES/id_o [4] 
 CLMA_170_176/AD                                                           f       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 130.828         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.580%), Route: 0.328ns(59.420%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       3.471     128.471         u_CORES/capt_o   
 CLMA_170_176/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.471                          
 clock uncertainty                                       0.050     128.521                          

 Hold time                                               0.053     128.574                          

 Data required time                                                128.574                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.574                          
 Data arrival time                                                 130.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/TRIG0_ff[0][30]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  5.445
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.860         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     1.585       5.445         ntclkbufg_0      
 CLMA_154_237/CLK                                                          r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_154_237/Q2                   tco                   0.290       5.735 r       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=300)      1.958       7.693         u_CORES/u_debug_core_1/resetn
 CLMA_182_161/RSCO                 td                    0.147       7.840 f       u_CORES/u_debug_core_1/status[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.840         ntR229           
 CLMA_182_165/RSCO                 td                    0.147       7.987 f       u_CORES/u_debug_core_1/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.987         ntR228           
 CLMA_182_169/RSCO                 td                    0.147       8.134 f       u_CORES/u_debug_core_1/status[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.134         ntR227           
 CLMA_182_173/RSCO                 td                    0.147       8.281 f       u_CORES/u_debug_core_1/status[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.281         ntR226           
 CLMA_182_177/RSCO                 td                    0.147       8.428 f       u_CORES/u_debug_core_1/u_Storage_Condition/conf_reg[17]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.428         ntR225           
 CLMA_182_181/RSCO                 td                    0.147       8.575 f       u_CORES/u_debug_core_1/u_Storage_Condition/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.575         ntR224           
 CLMA_182_185/RSCO                 td                    0.147       8.722 f       u_CORES/u_debug_core_1/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.722         ntR223           
 CLMA_182_193/RSCI                                                         f       u_CORES/u_debug_core_1/TRIG0_ff[0][30]/opit_0_inv/RS

 Data arrival time                                                   8.722         Logic Levels: 7  
                                                                                   Logic: 1.319ns(40.250%), Route: 1.958ns(59.750%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      23.581         _N6              
 USCM_84_108/CLK_USCM              td                    0.000      23.581 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     1.531      25.112         ntclkbufg_0      
 CLMA_182_193/CLK                                                          r       u_CORES/u_debug_core_1/TRIG0_ff[0][30]/opit_0_inv/CLK
 clock pessimism                                         0.279      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                   8.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/data_start/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  5.445
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.860         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     1.585       5.445         ntclkbufg_0      
 CLMA_154_237/CLK                                                          r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_154_237/Q2                   tco                   0.290       5.735 r       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=300)      1.958       7.693         u_CORES/u_debug_core_1/resetn
 CLMA_182_161/RSCO                 td                    0.147       7.840 f       u_CORES/u_debug_core_1/status[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.840         ntR229           
 CLMA_182_165/RSCO                 td                    0.147       7.987 f       u_CORES/u_debug_core_1/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.987         ntR228           
 CLMA_182_169/RSCO                 td                    0.147       8.134 f       u_CORES/u_debug_core_1/status[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.134         ntR227           
 CLMA_182_173/RSCO                 td                    0.147       8.281 f       u_CORES/u_debug_core_1/status[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.281         ntR226           
 CLMA_182_177/RSCO                 td                    0.147       8.428 f       u_CORES/u_debug_core_1/u_Storage_Condition/conf_reg[17]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.428         ntR225           
 CLMA_182_181/RSCO                 td                    0.147       8.575 f       u_CORES/u_debug_core_1/u_Storage_Condition/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.575         ntR224           
 CLMA_182_185/RSCO                 td                    0.147       8.722 f       u_CORES/u_debug_core_1/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.722         ntR223           
 CLMA_182_193/RSCI                                                         f       u_CORES/u_debug_core_1/data_start/opit_0_inv/RS

 Data arrival time                                                   8.722         Logic Levels: 7  
                                                                                   Logic: 1.319ns(40.250%), Route: 1.958ns(59.750%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      23.581         _N6              
 USCM_84_108/CLK_USCM              td                    0.000      23.581 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     1.531      25.112         ntclkbufg_0      
 CLMA_182_193/CLK                                                          r       u_CORES/u_debug_core_1/data_start/opit_0_inv/CLK
 clock pessimism                                         0.279      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                   8.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[6]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  5.445
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.860         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     1.585       5.445         ntclkbufg_0      
 CLMA_154_237/CLK                                                          r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_154_237/Q2                   tco                   0.290       5.735 r       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=300)      1.958       7.693         u_CORES/u_debug_core_1/resetn
 CLMA_182_161/RSCO                 td                    0.147       7.840 f       u_CORES/u_debug_core_1/status[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.840         ntR229           
 CLMA_182_165/RSCO                 td                    0.147       7.987 f       u_CORES/u_debug_core_1/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.987         ntR228           
 CLMA_182_169/RSCO                 td                    0.147       8.134 f       u_CORES/u_debug_core_1/status[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.134         ntR227           
 CLMA_182_173/RSCO                 td                    0.147       8.281 f       u_CORES/u_debug_core_1/status[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.281         ntR226           
 CLMA_182_177/RSCO                 td                    0.147       8.428 f       u_CORES/u_debug_core_1/u_Storage_Condition/conf_reg[17]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.428         ntR225           
 CLMA_182_181/RSCO                 td                    0.147       8.575 f       u_CORES/u_debug_core_1/u_Storage_Condition/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.575         ntR224           
 CLMA_182_185/RSCO                 td                    0.147       8.722 f       u_CORES/u_debug_core_1/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.722         ntR223           
 CLMA_182_193/RSCI                                                         f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[6]/opit_0_inv/RS

 Data arrival time                                                   8.722         Logic Levels: 7  
                                                                                   Logic: 1.319ns(40.250%), Route: 1.958ns(59.750%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      23.581         _N6              
 USCM_84_108/CLK_USCM              td                    0.000      23.581 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     1.531      25.112         ntclkbufg_0      
 CLMA_182_193/CLK                                                          r       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[6]/opit_0_inv/CLK
 clock pessimism                                         0.279      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                   8.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/data_pipe[1][41]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.445
  Launch Clock Delay      :  5.112
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.581         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       3.581 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     1.531       5.112         ntclkbufg_0      
 CLMA_154_237/CLK                                                          r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_154_237/Q2                   tco                   0.224       5.336 f       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=300)      0.189       5.525         u_CORES/u_debug_core_1/resetn
 CLMA_154_236/RSCO                 td                    0.105       5.630 r       u_CORES/u_debug_core_1/data_pipe[1][45]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.630         ntR275           
 CLMA_154_240/RSCI                                                         r       u_CORES/u_debug_core_1/data_pipe[1][41]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.630         Logic Levels: 1  
                                                                                   Logic: 0.329ns(63.514%), Route: 0.189ns(36.486%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.860         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     1.585       5.445         ntclkbufg_0      
 CLMA_154_240/CLK                                                          r       u_CORES/u_debug_core_1/data_pipe[1][41]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.141                          
 clock uncertainty                                       0.000       5.141                          

 Removal time                                            0.000       5.141                          

 Data required time                                                  5.141                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.141                          
 Data arrival time                                                   5.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.489                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/data_pipe[2][41]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.445
  Launch Clock Delay      :  5.112
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.581         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       3.581 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     1.531       5.112         ntclkbufg_0      
 CLMA_154_237/CLK                                                          r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_154_237/Q2                   tco                   0.224       5.336 f       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=300)      0.189       5.525         u_CORES/u_debug_core_1/resetn
 CLMA_154_236/RSCO                 td                    0.105       5.630 r       u_CORES/u_debug_core_1/data_pipe[1][45]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.630         ntR275           
 CLMA_154_240/RSCO                 td                    0.105       5.735 r       u_CORES/u_debug_core_1/data_pipe[1][41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.735         ntR274           
 CLMA_154_244/RSCI                                                         r       u_CORES/u_debug_core_1/data_pipe[2][41]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.735         Logic Levels: 2  
                                                                                   Logic: 0.434ns(69.663%), Route: 0.189ns(30.337%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.860         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     1.585       5.445         ntclkbufg_0      
 CLMA_154_244/CLK                                                          r       u_CORES/u_debug_core_1/data_pipe[2][41]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.141                          
 clock uncertainty                                       0.000       5.141                          

 Removal time                                            0.000       5.141                          

 Data required time                                                  5.141                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.141                          
 Data arrival time                                                   5.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.594                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/data_pipe[2][43]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.445
  Launch Clock Delay      :  5.112
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.581         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       3.581 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     1.531       5.112         ntclkbufg_0      
 CLMA_154_237/CLK                                                          r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_154_237/Q2                   tco                   0.224       5.336 f       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=300)      0.189       5.525         u_CORES/u_debug_core_1/resetn
 CLMA_154_236/RSCO                 td                    0.105       5.630 r       u_CORES/u_debug_core_1/data_pipe[1][45]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.630         ntR275           
 CLMA_154_240/RSCO                 td                    0.105       5.735 r       u_CORES/u_debug_core_1/data_pipe[1][41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.735         ntR274           
 CLMA_154_244/RSCI                                                         r       u_CORES/u_debug_core_1/data_pipe[2][43]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.735         Logic Levels: 2  
                                                                                   Logic: 0.434ns(69.663%), Route: 0.189ns(30.337%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.860         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     1.585       5.445         ntclkbufg_0      
 CLMA_154_244/CLK                                                          r       u_CORES/u_debug_core_1/data_pipe[2][43]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.141                          
 clock uncertainty                                       0.000       5.141                          

 Removal time                                            0.000       5.141                          

 Data required time                                                  5.141                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.141                          
 Data arrival time                                                   5.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.594                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : lcd_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.860         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     1.585       5.445         ntclkbufg_0      
 CLMS_46_201/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_201/Q3                    tco                   0.288       5.733 r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.592       6.325         lcd_id[1]        
 CLMA_46_212/Y2                    td                    0.487       6.812 r       u_lcd_rgb_char/u_clk_div/N39_11/gateop_perm/Z
                                   net (fanout=1)        0.588       7.400         u_lcd_rgb_char/u_clk_div/_N11866
 CLMA_46_200/Y1                    td                    0.212       7.612 r       u_lcd_rgb_char/u_clk_div/N39_13/gateop_perm/Z
                                   net (fanout=31)       0.426       8.038         u_lcd_rgb_char/u_lcd_driver/h_back [2]
 CLMS_50_205/Y3                    td                    0.468       8.506 r       u_touch_top/u_touch_dri/N113_1/gateop_perm/Z
                                   net (fanout=9)        0.595       9.101         u_lcd_rgb_char/u_lcd_driver/v_sync [0]
 CLMA_58_197/Y1                    td                    0.288       9.389 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       1.047      10.436         nt_lcd_clk       
 IOL_7_213/DO                      td                    0.145      10.581 r       lcd_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.581         lcd_clk_obuf/ntO 
 IOBS_LR_0_212/PAD                 td                    3.917      14.498 r       lcd_clk_obuf/opit_0/O
                                   net (fanout=1)        0.000      14.498         lcd_clk          
 L5                                                                        r       lcd_clk (port)   

 Data arrival time                                                  14.498         Logic Levels: 6  
                                                                                   Logic: 5.805ns(64.122%), Route: 3.248ns(35.878%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK
Endpoint    : lcd_rgb[4] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/RX_DATA_DD              td                    0.126       1.380 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.896       4.276         nt_sys_clk       
 CLMA_58_197/Y1                    td                    0.304       4.580 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.651       5.231         nt_lcd_clk       
 CLMA_42_208/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK

 CLMA_42_208/Q0                    tco                   0.289       5.520 r       u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/Q
                                   net (fanout=3)        1.246       6.766         nt_lcd_de        
 CLMA_10_236/Y0                    td                    0.210       6.976 r       u_lcd_rgb_char/u_lcd_driver/lcd_de_inv/gateop_perm/Z
                                   net (fanout=24)       1.166       8.142         nt_lcd_de_inv    
 IOL_7_174/TO                      td                    0.147       8.289 r       u_lcd_rgb_char.lcd_rgb_tri[4]/opit_1/T
                                   net (fanout=1)        0.000       8.289         u_lcd_rgb_char.lcd_rgb_tri[4]/ntT
 IOBS_LR_0_173/PAD                 tse                   3.962      12.251 f       u_lcd_rgb_char.lcd_rgb_tri[4]/opit_0/O
                                   net (fanout=1)        0.000      12.251         nt_lcd_rgb[4]    
 K1                                                                        f       lcd_rgb[4] (port)

 Data arrival time                                                  12.251         Logic Levels: 3  
                                                                                   Logic: 4.608ns(65.641%), Route: 2.412ns(34.359%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK
Endpoint    : lcd_rgb[11] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/RX_DATA_DD              td                    0.126       1.380 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.896       4.276         nt_sys_clk       
 CLMA_58_197/Y1                    td                    0.304       4.580 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.651       5.231         nt_lcd_clk       
 CLMA_42_208/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK

 CLMA_42_208/Q0                    tco                   0.289       5.520 r       u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/Q
                                   net (fanout=3)        1.246       6.766         nt_lcd_de        
 CLMA_10_236/Y0                    td                    0.210       6.976 r       u_lcd_rgb_char/u_lcd_driver/lcd_de_inv/gateop_perm/Z
                                   net (fanout=24)       1.125       8.101         nt_lcd_de_inv    
 IOL_7_177/TO                      td                    0.147       8.248 r       u_lcd_rgb_char.lcd_rgb_tri[11]/opit_1/T
                                   net (fanout=1)        0.000       8.248         u_lcd_rgb_char.lcd_rgb_tri[11]/ntT
 IOBS_LR_0_176/PAD                 tse                   3.962      12.210 f       u_lcd_rgb_char.lcd_rgb_tri[11]/opit_0/O
                                   net (fanout=1)        0.000      12.210         nt_lcd_rgb[11]   
 L4                                                                        f       lcd_rgb[11] (port)

 Data arrival time                                                  12.210         Logic Levels: 3  
                                                                                   Logic: 4.608ns(66.027%), Route: 2.371ns(33.973%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K5                                                      0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.000       0.000         nt_lcd_rgb[7]    
 IOBS_LR_0_213/DIN                 td                    1.047       1.047 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_0/O
                                   net (fanout=1)        0.000       1.047         u_lcd_rgb_char.lcd_rgb_tri[7]/ntI
 IOL_7_214/RX_DATA_DD              td                    0.082       1.129 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_1/OUT
                                   net (fanout=9)        0.758       1.887         _N0              
 CLMA_46_212/B0                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.887         Logic Levels: 2  
                                                                                   Logic: 1.129ns(59.830%), Route: 0.758ns(40.170%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K5                                                      0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.000       0.000         nt_lcd_rgb[7]    
 IOBS_LR_0_213/DIN                 td                    1.047       1.047 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_0/O
                                   net (fanout=1)        0.000       1.047         u_lcd_rgb_char.lcd_rgb_tri[7]/ntI
 IOL_7_214/RX_DATA_DD              td                    0.082       1.129 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_1/OUT
                                   net (fanout=9)        0.764       1.893         _N0              
 CLMS_42_209/B0                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.893         Logic Levels: 2  
                                                                                   Logic: 1.129ns(59.641%), Route: 0.764ns(40.359%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K5                                                      0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.000       0.000         nt_lcd_rgb[7]    
 IOBS_LR_0_213/DIN                 td                    1.047       1.047 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_0/O
                                   net (fanout=1)        0.000       1.047         u_lcd_rgb_char.lcd_rgb_tri[7]/ntI
 IOL_7_214/RX_DATA_DD              td                    0.082       1.129 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_1/OUT
                                   net (fanout=9)        0.764       1.893         _N0              
 CLMS_42_209/C1                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.893         Logic Levels: 2  
                                                                                   Logic: 1.129ns(59.641%), Route: 0.764ns(40.359%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_234_68/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_234_68/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_234_44/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_234_68/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_234_68/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_234_44/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width  CLMS_166_157/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_166_157/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_166_157/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_driver/data_req/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.257  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.916
  Launch Clock Delay      :  3.299
  Clock Pessimism Removal :  0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.374         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     0.925       3.299         ntclkbufg_0      
 CLMS_46_201/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_201/Q3                    tco                   0.220       3.519 f       u_lcd_rgb_char/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.372       3.891         lcd_id[1]        
 CLMA_46_212/Y2                    td                    0.381       4.272 f       u_lcd_rgb_char/u_clk_div/N39_11/gateop_perm/Z
                                   net (fanout=1)        0.366       4.638         u_lcd_rgb_char/u_clk_div/_N11866
 CLMA_46_200/Y1                    td                    0.151       4.789 f       u_lcd_rgb_char/u_clk_div/N39_13/gateop_perm/Z
                                   net (fanout=31)       0.277       5.066         u_lcd_rgb_char/u_lcd_driver/h_back [2]
 CLMS_50_205/Y3                    td                    0.360       5.426 f       u_touch_top/u_touch_dri/N113_1/gateop_perm/Z
                                   net (fanout=9)        0.258       5.684         u_lcd_rgb_char/u_lcd_driver/v_sync [0]
 CLMA_50_200/Y2                    td                    0.150       5.834 f       u_lcd_rgb_char/u_clk_div/N19/gateop_perm/Z
                                   net (fanout=14)       0.386       6.220         u_lcd_rgb_char/u_clk_div/N19
 CLMA_58_208/COUT                  td                    0.265       6.485 r       u_lcd_rgb_char/u_lcd_driver/N98_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.485         u_lcd_rgb_char/u_lcd_driver/_N670
 CLMA_58_212/Y0                    td                    0.206       6.691 f       u_lcd_rgb_char/u_lcd_driver/N98_1_5/gateop_A2/Y0
                                   net (fanout=4)        0.383       7.074         u_lcd_rgb_char/u_lcd_driver/N98 [5]
 CLMS_46_213/COUT                  td                    0.391       7.465 r       u_lcd_rgb_char/u_lcd_driver/N106_2_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.465         u_lcd_rgb_char/u_lcd_driver/_N679
 CLMS_46_217/Y1                    td                    0.383       7.848 r       u_lcd_rgb_char/u_lcd_driver/N106_2_5/gateop_A2/Y1
                                   net (fanout=1)        0.466       8.314         u_lcd_rgb_char/u_lcd_driver/N106 [7]
 CLMS_46_197/COUT                  td                    0.391       8.705 r       u_lcd_rgb_char/u_lcd_driver/N107.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.705         u_lcd_rgb_char/u_lcd_driver/N107.co [6]
 CLMS_46_201/Y1                    td                    0.366       9.071 f       u_lcd_rgb_char/u_lcd_driver/N107.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.452       9.523         u_lcd_rgb_char/u_lcd_driver/N107
 CLMA_50_212/D0                                                            f       u_lcd_rgb_char/u_lcd_driver/data_req/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   9.523         Logic Levels: 10 
                                                                                   Logic: 3.264ns(52.442%), Route: 2.960ns(47.558%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/RX_DATA_DD              td                    0.066      20.801 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.605      22.406         nt_sys_clk       
 CLMA_58_197/Y1                    td                    0.177      22.583 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.333      22.916         nt_lcd_clk       
 CLMA_50_212/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/data_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.126      23.042                          
 clock uncertainty                                      -0.050      22.992                          

 Setup time                                             -0.148      22.844                          

 Data required time                                                 22.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.844                          
 Data arrival time                                                   9.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_driver/data_req/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.257  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.916
  Launch Clock Delay      :  3.299
  Clock Pessimism Removal :  0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.374         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     0.925       3.299         ntclkbufg_0      
 CLMS_46_201/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_201/Q3                    tco                   0.220       3.519 f       u_lcd_rgb_char/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.372       3.891         lcd_id[1]        
 CLMA_46_212/Y2                    td                    0.381       4.272 f       u_lcd_rgb_char/u_clk_div/N39_11/gateop_perm/Z
                                   net (fanout=1)        0.366       4.638         u_lcd_rgb_char/u_clk_div/_N11866
 CLMA_46_200/Y1                    td                    0.151       4.789 f       u_lcd_rgb_char/u_clk_div/N39_13/gateop_perm/Z
                                   net (fanout=31)       0.277       5.066         u_lcd_rgb_char/u_lcd_driver/h_back [2]
 CLMS_50_205/Y3                    td                    0.360       5.426 f       u_touch_top/u_touch_dri/N113_1/gateop_perm/Z
                                   net (fanout=9)        0.258       5.684         u_lcd_rgb_char/u_lcd_driver/v_sync [0]
 CLMA_50_200/Y2                    td                    0.150       5.834 f       u_lcd_rgb_char/u_clk_div/N19/gateop_perm/Z
                                   net (fanout=14)       0.386       6.220         u_lcd_rgb_char/u_clk_div/N19
 CLMA_58_208/COUT                  td                    0.265       6.485 r       u_lcd_rgb_char/u_lcd_driver/N98_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.485         u_lcd_rgb_char/u_lcd_driver/_N670
 CLMA_58_212/Y0                    td                    0.206       6.691 r       u_lcd_rgb_char/u_lcd_driver/N98_1_5/gateop_A2/Y0
                                   net (fanout=4)        0.414       7.105         u_lcd_rgb_char/u_lcd_driver/N98 [5]
 CLMS_46_205/COUT                  td                    0.268       7.373 r       u_lcd_rgb_char/u_lcd_driver/N100_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.373         u_lcd_rgb_char/u_lcd_driver/N100_1.co [4]
 CLMS_46_209/Y1                    td                    0.366       7.739 f       u_lcd_rgb_char/u_lcd_driver/N100_1.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.258       7.997         u_lcd_rgb_char/u_lcd_driver/N100 [7]
 CLMA_46_204/COUT                  td                    0.391       8.388 r       u_lcd_rgb_char/u_lcd_driver/N101.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.388         u_lcd_rgb_char/u_lcd_driver/N101.co [6]
 CLMA_46_208/Y1                    td                    0.383       8.771 r       u_lcd_rgb_char/u_lcd_driver/N101.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.240       9.011         u_lcd_rgb_char/u_lcd_driver/N101
 CLMA_50_212/D4                                                            r       u_lcd_rgb_char/u_lcd_driver/data_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.011         Logic Levels: 10 
                                                                                   Logic: 3.141ns(54.989%), Route: 2.571ns(45.011%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/RX_DATA_DD              td                    0.066      20.801 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.605      22.406         nt_sys_clk       
 CLMA_58_197/Y1                    td                    0.177      22.583 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.333      22.916         nt_lcd_clk       
 CLMA_50_212/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/data_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.126      23.042                          
 clock uncertainty                                      -0.050      22.992                          

 Setup time                                             -0.092      22.900                          

 Data required time                                                 22.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.900                          
 Data arrival time                                                   9.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.889                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.097  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.076
  Launch Clock Delay      :  3.299
  Clock Pessimism Removal :  0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.374         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     0.925       3.299         ntclkbufg_0      
 CLMS_42_209/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_42_209/Q1                    tco                   0.223       3.522 f       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.281       3.803         u_lcd_rgb_char/lcd_id [4]
 CLMA_46_200/Y2                    td                    0.264       4.067 f       u_lcd_rgb_char/u_clk_div/N38_2/gateop_perm/Z
                                   net (fanout=2)        0.254       4.321         u_lcd_rgb_char/u_clk_div/_N10627
 CLMS_42_205/Y3                    td                    0.151       4.472 f       u_lcd_rgb_char/u_clk_div/N42_14/gateop_perm/Z
                                   net (fanout=1)        0.266       4.738         u_lcd_rgb_char/u_clk_div/_N11861
 CLMA_50_200/Y3                    td                    0.222       4.960 f       u_lcd_rgb_char/u_clk_div/N42_15/gateop_perm/Z
                                   net (fanout=28)       0.528       5.488         u_lcd_rgb_char/u_lcd_driver/h_sync [1]
                                   td                    0.368       5.856 f       u_lcd_rgb_char/u_lcd_driver/N12_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.856         u_lcd_rgb_char/u_lcd_driver/_N651
 CLMS_62_213/COUT                  td                    0.044       5.900 r       u_lcd_rgb_char/u_lcd_driver/N12_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.900         u_lcd_rgb_char/u_lcd_driver/_N653
 CLMS_62_217/Y1                    td                    0.383       6.283 r       u_lcd_rgb_char/u_lcd_driver/N12_1_5/gateop_A2/Y1
                                   net (fanout=4)        0.250       6.533         u_lcd_rgb_char/u_lcd_driver/N12 [5]
 CLMA_58_213/COUT                  td                    0.387       6.920 r       u_lcd_rgb_char/u_lcd_driver/N13.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.920         u_lcd_rgb_char/u_lcd_driver/N13.co [6]
 CLMA_58_217/Y1                    td                    0.366       7.286 f       u_lcd_rgb_char/u_lcd_driver/N13.lt_4/gateop_A2/Y1
                                   net (fanout=12)       0.396       7.682         u_lcd_rgb_char/u_lcd_driver/N13
                                   td                    0.368       8.050 f       u_lcd_rgb_char/u_lcd_driver/N25.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.050         u_lcd_rgb_char/u_lcd_driver/N25.co [1]
 CLMS_62_201/Y3                    td                    0.387       8.437 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_2/gateop_A2/Y1
                                   net (fanout=1)        0.522       8.959         u_lcd_rgb_char/u_lcd_driver/_N12269
 CLMA_90_213/C2                                                            r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   8.959         Logic Levels: 8  
                                                                                   Logic: 3.163ns(55.883%), Route: 2.497ns(44.117%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/RX_DATA_DD              td                    0.066      20.801 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.605      22.406         nt_sys_clk       
 CLMA_58_197/Y1                    td                    0.177      22.583 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.493      23.076         nt_lcd_clk       
 CLMA_90_213/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.126      23.202                          
 clock uncertainty                                      -0.050      23.152                          

 Setup time                                             -0.301      22.851                          

 Data required time                                                 22.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.851                          
 Data arrival time                                                   8.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[3][10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][10]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.299
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.201         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       2.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     0.895       3.096         ntclkbufg_0      
 CLMA_138_132/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][10]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_132/Q1                   tco                   0.180       3.276 f       u_CORES/u_debug_core_0/data_pipe[3][10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.334         u_CORES/u_debug_core_0/data_pipe[3] [10]
 CLMA_138_133/C4                                                           f       u_CORES/u_debug_core_0/data_pipe[4][10]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.334         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.374         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     0.925       3.299         ntclkbufg_0      
 CLMA_138_133/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[4][10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.188       3.111                          
 clock uncertainty                                       0.000       3.111                          

 Hold time                                              -0.028       3.083                          

 Data required time                                                  3.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.083                          
 Data arrival time                                                   3.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[3][15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][15]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.299
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.201         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       2.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     0.895       3.096         ntclkbufg_0      
 CLMS_118_125/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][15]/opit_0_inv_L5Q_perm/CLK

 CLMS_118_125/Q0                   tco                   0.179       3.275 f       u_CORES/u_debug_core_0/data_pipe[3][15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.333         u_CORES/u_debug_core_0/data_pipe[3] [15]
 CLMA_118_124/B4                                                           f       u_CORES/u_debug_core_0/data_pipe[4][15]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.333         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.374         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     0.925       3.299         ntclkbufg_0      
 CLMA_118_124/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[4][15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.188       3.111                          
 clock uncertainty                                       0.000       3.111                          

 Hold time                                              -0.029       3.082                          

 Data required time                                                  3.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.082                          
 Data arrival time                                                   3.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[3][19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.299
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.201         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       2.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     0.895       3.096         ntclkbufg_0      
 CLMA_134_116/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][19]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_116/Q0                   tco                   0.179       3.275 f       u_CORES/u_debug_core_0/data_pipe[3][19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.333         u_CORES/u_debug_core_0/data_pipe[3] [19]
 CLMS_134_117/B4                                                           f       u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.333         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.374         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     0.925       3.299         ntclkbufg_0      
 CLMS_134_117/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.188       3.111                          
 clock uncertainty                                       0.000       3.111                          

 Hold time                                              -0.029       3.082                          

 Data required time                                                  3.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.082                          
 Data arrival time                                                   3.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.457
  Launch Clock Delay      :  3.372
  Clock Pessimism Removal :  -0.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.447       2.447         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.447 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      0.925       3.372         ntclkbufg_1      
 CLMS_170_169/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMS_170_169/Q0                   tco                   0.221       3.593 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.387       3.980         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_170_172/A2                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.980         Logic Levels: 0  
                                                                                   Logic: 0.221ns(36.349%), Route: 0.387ns(63.651%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.539      27.539         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      27.539 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      0.918      28.457         ntclkbufg_1      
 CLMA_170_172/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.071      28.386                          
 clock uncertainty                                      -0.050      28.336                          

 Setup time                                             -0.286      28.050                          

 Data required time                                                 28.050                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.050                          
 Data arrival time                                                   3.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.070                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.457
  Launch Clock Delay      :  3.372
  Clock Pessimism Removal :  -0.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.447       2.447         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.447 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      0.925       3.372         ntclkbufg_1      
 CLMA_170_184/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_170_184/Q0                   tco                   0.221       3.593 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.472       4.065         u_CORES/u_jtag_hub/data_ctrl
 CLMA_170_164/C1                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.065         Logic Levels: 0  
                                                                                   Logic: 0.221ns(31.890%), Route: 0.472ns(68.110%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.539      27.539         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      27.539 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      0.918      28.457         ntclkbufg_1      
 CLMA_170_164/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.071      28.386                          
 clock uncertainty                                      -0.050      28.336                          

 Setup time                                             -0.170      28.166                          

 Data required time                                                 28.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.166                          
 Data arrival time                                                   4.065                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.101                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.457
  Launch Clock Delay      :  3.372
  Clock Pessimism Removal :  -0.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.447       2.447         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.447 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      0.925       3.372         ntclkbufg_1      
 CLMA_170_184/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_170_184/Q0                   tco                   0.221       3.593 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.472       4.065         u_CORES/u_jtag_hub/data_ctrl
 CLMA_170_164/B0                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.065         Logic Levels: 0  
                                                                                   Logic: 0.221ns(31.890%), Route: 0.472ns(68.110%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.539      27.539         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      27.539 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      0.918      28.457         ntclkbufg_1      
 CLMA_170_164/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.071      28.386                          
 clock uncertainty                                      -0.050      28.336                          

 Setup time                                             -0.129      28.207                          

 Data required time                                                 28.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.207                          
 Data arrival time                                                   4.065                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.142                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.372
  Launch Clock Delay      :  3.140
  Clock Pessimism Removal :  -0.217

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.245       2.245         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.245 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      0.895       3.140         ntclkbufg_1      
 CLMS_162_217/CLK                                                          r       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_217/Q0                   tco                   0.179       3.319 f       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.378         u_CORES/u_debug_core_1/u0_trig_unit/conf_reg_buf [49]
 CLMA_162_216/B4                                                           f       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.378         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.447       2.447         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.447 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      0.925       3.372         ntclkbufg_1      
 CLMA_162_216/CLK                                                          r       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.217       3.155                          
 clock uncertainty                                       0.000       3.155                          

 Hold time                                              -0.029       3.126                          

 Data required time                                                  3.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.126                          
 Data arrival time                                                   3.378                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.372
  Launch Clock Delay      :  3.140
  Clock Pessimism Removal :  -0.217

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.245       2.245         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.245 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      0.895       3.140         ntclkbufg_1      
 CLMS_162_217/CLK                                                          r       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_217/Q1                   tco                   0.180       3.320 f       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.061       3.381         u_CORES/u_debug_core_1/u0_trig_unit/conf_reg_buf [20]
 CLMA_162_216/C4                                                           f       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.381         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.447       2.447         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.447 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      0.925       3.372         ntclkbufg_1      
 CLMA_162_216/CLK                                                          r       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.217       3.155                          
 clock uncertainty                                       0.000       3.155                          

 Hold time                                              -0.028       3.127                          

 Data required time                                                  3.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.127                          
 Data arrival time                                                   3.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.372
  Launch Clock Delay      :  3.140
  Clock Pessimism Removal :  -0.217

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.245       2.245         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.245 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      0.895       3.140         ntclkbufg_1      
 CLMA_158_136/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_158_136/Q2                   tco                   0.180       3.320 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.062       3.382         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [7]
 CLMS_158_137/A4                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.382         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.380%), Route: 0.062ns(25.620%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.447       2.447         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.447 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      0.925       3.372         ntclkbufg_1      
 CLMS_158_137/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.217       3.155                          
 clock uncertainty                                       0.000       3.155                          

 Hold time                                              -0.029       3.126                          

 Data required time                                                  3.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.126                          
 Data arrival time                                                   3.382                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.960  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.140
  Launch Clock Delay      :  2.180
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.180      27.180         u_CORES/capt_o   
 CLMA_170_176/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_170_176/Y0                   tco                   0.283      27.463 f       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.502      27.965         u_CORES/u_debug_core_1/conf_id_o [4]
 CLMA_174_184/Y2                   td                    0.379      28.344 f       u_CORES/u_debug_core_1/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.068      28.412         u_CORES/u_debug_core_1/_N5265
 CLMS_174_185/Y3                   td                    0.221      28.633 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.078      28.711         u_CORES/u_debug_core_1/u_rd_addr_gen/N501
 CLMS_174_185/Y2                   td                    0.264      28.975 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N503/gateop_perm/Z
                                   net (fanout=2)        0.396      29.371         u_CORES/u_debug_core_1/u_rd_addr_gen/N503
 CLMS_174_201/Y3                   td                    0.222      29.593 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.269      29.862         u_CORES/u_debug_core_1/u_rd_addr_gen/_N491
 CLMS_170_193/Y3                   td                    0.358      30.220 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.396      30.616         u_CORES/u_debug_core_1/u_rd_addr_gen/_N497
 CLMA_174_208/Y0                   td                    0.226      30.842 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.367      31.209         u_CORES/u_debug_core_1/u_rd_addr_gen/_N1482
 CLMS_170_197/D4                                                           f       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  31.209         Logic Levels: 6  
                                                                                   Logic: 1.953ns(48.474%), Route: 2.076ns(51.526%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.245      52.245         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      52.245 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      0.895      53.140         ntclkbufg_1      
 CLMS_170_197/CLK                                                          r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.140                          
 clock uncertainty                                      -0.050      53.090                          

 Setup time                                             -0.078      53.012                          

 Data required time                                                 53.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.012                          
 Data arrival time                                                  31.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.803                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.960  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.140
  Launch Clock Delay      :  2.180
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.180      27.180         u_CORES/capt_o   
 CLMA_170_176/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_170_176/Y0                   tco                   0.283      27.463 f       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.502      27.965         u_CORES/u_debug_core_1/conf_id_o [4]
 CLMA_174_184/Y2                   td                    0.379      28.344 f       u_CORES/u_debug_core_1/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.068      28.412         u_CORES/u_debug_core_1/_N5265
 CLMS_174_185/Y3                   td                    0.221      28.633 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.078      28.711         u_CORES/u_debug_core_1/u_rd_addr_gen/N501
 CLMS_174_185/Y2                   td                    0.264      28.975 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N503/gateop_perm/Z
                                   net (fanout=2)        0.396      29.371         u_CORES/u_debug_core_1/u_rd_addr_gen/N503
 CLMS_174_201/Y3                   td                    0.222      29.593 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.269      29.862         u_CORES/u_debug_core_1/u_rd_addr_gen/_N491
 CLMS_170_193/Y3                   td                    0.358      30.220 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.379      30.599         u_CORES/u_debug_core_1/u_rd_addr_gen/_N497
 CLMS_166_201/Y3                   td                    0.162      30.761 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.238      30.999         u_CORES/u_debug_core_1/u_rd_addr_gen/_N1480
 CLMS_170_197/A4                                                           r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.999         Logic Levels: 6  
                                                                                   Logic: 1.889ns(49.463%), Route: 1.930ns(50.537%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.245      52.245         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      52.245 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      0.895      53.140         ntclkbufg_1      
 CLMS_170_197/CLK                                                          r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.140                          
 clock uncertainty                                      -0.050      53.090                          

 Setup time                                             -0.093      52.997                          

 Data required time                                                 52.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.997                          
 Data arrival time                                                  30.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.998                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.960  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.140
  Launch Clock Delay      :  2.180
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.180      27.180         u_CORES/capt_o   
 CLMA_170_176/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_170_176/Y0                   tco                   0.283      27.463 f       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.502      27.965         u_CORES/u_debug_core_1/conf_id_o [4]
 CLMA_174_184/Y2                   td                    0.379      28.344 f       u_CORES/u_debug_core_1/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.068      28.412         u_CORES/u_debug_core_1/_N5265
 CLMS_174_185/Y3                   td                    0.221      28.633 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.078      28.711         u_CORES/u_debug_core_1/u_rd_addr_gen/N501
 CLMS_174_185/Y2                   td                    0.264      28.975 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N503/gateop_perm/Z
                                   net (fanout=2)        0.396      29.371         u_CORES/u_debug_core_1/u_rd_addr_gen/N503
 CLMS_174_201/Y3                   td                    0.222      29.593 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.269      29.862         u_CORES/u_debug_core_1/u_rd_addr_gen/_N491
 CLMS_170_193/Y3                   td                    0.358      30.220 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.163      30.383         u_CORES/u_debug_core_1/u_rd_addr_gen/_N497
 CLMA_170_192/Y2                   td                    0.162      30.545 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_16[4]/gateop_perm/Z
                                   net (fanout=1)        0.152      30.697         u_CORES/u_debug_core_1/u_rd_addr_gen/_N1479
 CLMS_170_193/B0                                                           r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  30.697         Logic Levels: 6  
                                                                                   Logic: 1.889ns(53.711%), Route: 1.628ns(46.289%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.245      52.245         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      52.245 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      0.895      53.140         ntclkbufg_1      
 CLMS_170_193/CLK                                                          r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.140                          
 clock uncertainty                                      -0.050      53.090                          

 Setup time                                             -0.152      52.938                          

 Data required time                                                 52.938                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.938                          
 Data arrival time                                                  30.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.541  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.372
  Launch Clock Delay      :  1.831
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.831      26.831         u_CORES/capt_o   
 CLMA_170_156/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_170_156/Q3                   tco                   0.182      27.013 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=8)        0.144      27.157         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_166_152/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  27.157         Logic Levels: 0  
                                                                                   Logic: 0.182ns(55.828%), Route: 0.144ns(44.172%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.447       2.447         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.447 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      0.925       3.372         ntclkbufg_1      
 CLMA_166_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.372                          
 clock uncertainty                                       0.050       3.422                          

 Hold time                                              -0.011       3.411                          

 Data required time                                                  3.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.411                          
 Data arrival time                                                  27.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.746                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.541  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.372
  Launch Clock Delay      :  1.831
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.831      26.831         u_CORES/capt_o   
 CLMA_170_156/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_170_156/Q0                   tco                   0.182      27.013 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.148      27.161         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_166_152/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  27.161         Logic Levels: 0  
                                                                                   Logic: 0.182ns(55.152%), Route: 0.148ns(44.848%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.447       2.447         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.447 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      0.925       3.372         ntclkbufg_1      
 CLMA_166_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.372                          
 clock uncertainty                                       0.050       3.422                          

 Hold time                                              -0.011       3.411                          

 Data required time                                                  3.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.411                          
 Data arrival time                                                  27.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.750                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.445  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.372
  Launch Clock Delay      :  1.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.927      26.927         u_CORES/capt_o   
 CLMA_170_176/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_170_176/Q0                   tco                   0.182      27.109 r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=9)        0.144      27.253         u_CORES/u_debug_core_1/conf_id_o [3]
 CLMA_170_180/M0                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  27.253         Logic Levels: 0  
                                                                                   Logic: 0.182ns(55.828%), Route: 0.144ns(44.172%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.447       2.447         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.447 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      0.925       3.372         ntclkbufg_1      
 CLMA_170_180/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.372                          
 clock uncertainty                                       0.050       3.422                          

 Hold time                                              -0.011       3.411                          

 Data required time                                                  3.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.411                          
 Data arrival time                                                  27.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.848  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.831
  Launch Clock Delay      :  3.679
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.729      77.729         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      77.729 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      0.950      78.679         ntclkbufg_1      
 CLMA_170_164/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_170_164/Q1                   tco                   0.223      78.902 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.271      79.173         u_CORES/conf_sel [0]
 CLMA_170_156/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.173         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.142%), Route: 0.271ns(54.858%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.831     126.831         u_CORES/capt_o   
 CLMA_170_156/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.831                          
 clock uncertainty                                      -0.050     126.781                          

 Setup time                                             -0.476     126.305                          

 Data required time                                                126.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.305                          
 Data arrival time                                                  79.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.848  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.831
  Launch Clock Delay      :  3.679
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.729      77.729         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      77.729 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      0.950      78.679         ntclkbufg_1      
 CLMA_170_164/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_170_164/Q1                   tco                   0.223      78.902 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.271      79.173         u_CORES/conf_sel [0]
 CLMA_170_156/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.173         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.142%), Route: 0.271ns(54.858%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.831     126.831         u_CORES/capt_o   
 CLMA_170_156/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.831                          
 clock uncertainty                                      -0.050     126.781                          

 Setup time                                             -0.476     126.305                          

 Data required time                                                126.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.305                          
 Data arrival time                                                  79.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.848  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.831
  Launch Clock Delay      :  3.679
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.729      77.729         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      77.729 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      0.950      78.679         ntclkbufg_1      
 CLMA_170_164/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_170_164/Q1                   tco                   0.223      78.902 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.271      79.173         u_CORES/conf_sel [0]
 CLMA_170_156/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.173         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.142%), Route: 0.271ns(54.858%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.831     126.831         u_CORES/capt_o   
 CLMA_170_156/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.831                          
 clock uncertainty                                      -0.050     126.781                          

 Setup time                                             -0.476     126.305                          

 Data required time                                                126.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.305                          
 Data arrival time                                                  79.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.191  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.266
  Launch Clock Delay      :  3.457
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.539     127.539         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     127.539 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      0.918     128.457         ntclkbufg_1      
 CLMA_170_172/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_170_172/Q3                   tco                   0.201     128.658 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.142     128.800         u_CORES/id_o [3] 
 CLMS_166_177/M3                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 128.800         Logic Levels: 0  
                                                                                   Logic: 0.201ns(58.601%), Route: 0.142ns(41.399%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.266     127.266         u_CORES/capt_o   
 CLMS_166_177/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.266                          
 clock uncertainty                                       0.050     127.316                          

 Hold time                                              -0.011     127.305                          

 Data required time                                                127.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.305                          
 Data arrival time                                                 128.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.495                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.277  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.180
  Launch Clock Delay      :  3.457
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.539     127.539         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     127.539 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      0.918     128.457         ntclkbufg_1      
 CLMA_170_172/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_170_172/Q1                   tco                   0.180     128.637 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.228     128.865         u_CORES/id_o [4] 
 CLMA_170_176/AD                                                           f       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 128.865         Logic Levels: 0  
                                                                                   Logic: 0.180ns(44.118%), Route: 0.228ns(55.882%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.180     127.180         u_CORES/capt_o   
 CLMA_170_176/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.180                          
 clock uncertainty                                       0.050     127.230                          

 Hold time                                               0.040     127.270                          

 Data required time                                                127.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.270                          
 Data arrival time                                                 128.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.595                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.191  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.266
  Launch Clock Delay      :  3.457
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.539     127.539         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     127.539 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=490)      0.918     128.457         ntclkbufg_1      
 CLMA_170_164/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_170_164/Q0                   tco                   0.179     128.636 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.322     128.958         u_CORES/id_o [2] 
 CLMS_166_177/CD                                                           f       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 128.958         Logic Levels: 0  
                                                                                   Logic: 0.179ns(35.729%), Route: 0.322ns(64.271%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.266     127.266         u_CORES/capt_o   
 CLMS_166_177/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.266                          
 clock uncertainty                                       0.050     127.316                          

 Hold time                                               0.040     127.356                          

 Data required time                                                127.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.356                          
 Data arrival time                                                 128.958                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.602                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  3.299
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.374         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     0.925       3.299         ntclkbufg_0      
 CLMA_154_136/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_136/Q3                   tco                   0.220       3.519 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=330)      1.675       5.194         u_CORES/u_debug_core_0/resetn
 CLMA_282_204/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.194         Logic Levels: 0  
                                                                                   Logic: 0.220ns(11.609%), Route: 1.675ns(88.391%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      22.201         _N6              
 USCM_84_108/CLK_USCM              td                    0.000      22.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     0.895      23.096         ntclkbufg_0      
 CLMA_282_204/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.173      23.269                          
 clock uncertainty                                      -0.050      23.219                          

 Recovery time                                          -0.476      22.743                          

 Data required time                                                 22.743                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.743                          
 Data arrival time                                                   5.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  3.299
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.374         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     0.925       3.299         ntclkbufg_0      
 CLMA_154_136/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_136/Q3                   tco                   0.220       3.519 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=330)      1.675       5.194         u_CORES/u_debug_core_0/resetn
 CLMA_282_204/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.194         Logic Levels: 0  
                                                                                   Logic: 0.220ns(11.609%), Route: 1.675ns(88.391%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      22.201         _N6              
 USCM_84_108/CLK_USCM              td                    0.000      22.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     0.895      23.096         ntclkbufg_0      
 CLMA_282_204/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.173      23.269                          
 clock uncertainty                                      -0.050      23.219                          

 Recovery time                                          -0.476      22.743                          

 Data required time                                                 22.743                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.743                          
 Data arrival time                                                   5.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/TRIG0_ff[0][30]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  3.299
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.374         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     0.925       3.299         ntclkbufg_0      
 CLMA_154_237/CLK                                                          r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_154_237/Q2                   tco                   0.223       3.522 f       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=300)      1.379       4.901         u_CORES/u_debug_core_1/resetn
 CLMA_182_161/RSCO                 td                    0.105       5.006 r       u_CORES/u_debug_core_1/status[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.006         ntR229           
 CLMA_182_165/RSCO                 td                    0.105       5.111 r       u_CORES/u_debug_core_1/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.111         ntR228           
 CLMA_182_169/RSCO                 td                    0.105       5.216 r       u_CORES/u_debug_core_1/status[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.216         ntR227           
 CLMA_182_173/RSCO                 td                    0.105       5.321 r       u_CORES/u_debug_core_1/status[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.321         ntR226           
 CLMA_182_177/RSCO                 td                    0.105       5.426 r       u_CORES/u_debug_core_1/u_Storage_Condition/conf_reg[17]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.426         ntR225           
 CLMA_182_181/RSCO                 td                    0.105       5.531 r       u_CORES/u_debug_core_1/u_Storage_Condition/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.531         ntR224           
 CLMA_182_185/RSCO                 td                    0.105       5.636 r       u_CORES/u_debug_core_1/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.636         ntR223           
 CLMA_182_193/RSCI                                                         r       u_CORES/u_debug_core_1/TRIG0_ff[0][30]/opit_0_inv/RS

 Data arrival time                                                   5.636         Logic Levels: 7  
                                                                                   Logic: 0.958ns(40.993%), Route: 1.379ns(59.007%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      22.201         _N6              
 USCM_84_108/CLK_USCM              td                    0.000      22.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     0.895      23.096         ntclkbufg_0      
 CLMA_182_193/CLK                                                          r       u_CORES/u_debug_core_1/TRIG0_ff[0][30]/opit_0_inv/CLK
 clock pessimism                                         0.173      23.269                          
 clock uncertainty                                      -0.050      23.219                          

 Recovery time                                           0.000      23.219                          

 Data required time                                                 23.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.219                          
 Data arrival time                                                   5.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.583                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/data_pipe[1][41]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.299
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.201         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       2.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     0.895       3.096         ntclkbufg_0      
 CLMA_154_237/CLK                                                          r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_154_237/Q2                   tco                   0.180       3.276 f       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=300)      0.135       3.411         u_CORES/u_debug_core_1/resetn
 CLMA_154_236/RSCO                 td                    0.085       3.496 r       u_CORES/u_debug_core_1/data_pipe[1][45]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       3.496         ntR275           
 CLMA_154_240/RSCI                                                         r       u_CORES/u_debug_core_1/data_pipe[1][41]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.496         Logic Levels: 1  
                                                                                   Logic: 0.265ns(66.250%), Route: 0.135ns(33.750%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.374         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     0.925       3.299         ntclkbufg_0      
 CLMA_154_240/CLK                                                          r       u_CORES/u_debug_core_1/data_pipe[1][41]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.188       3.111                          
 clock uncertainty                                       0.000       3.111                          

 Removal time                                            0.000       3.111                          

 Data required time                                                  3.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.111                          
 Data arrival time                                                   3.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.385                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/data_pipe[0][40]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.411
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  -0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.201         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       2.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     0.895       3.096         ntclkbufg_0      
 CLMA_154_237/CLK                                                          r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_154_237/Q2                   tco                   0.180       3.276 f       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=300)      0.236       3.512         u_CORES/u_debug_core_1/resetn
 CLMA_154_245/RSCO                 td                    0.085       3.597 r       u_CORES/u_debug_core_1/data_pipe[3][45]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       3.597         ntR264           
 CLMA_154_249/RSCO                 td                    0.085       3.682 r       u_CORES/u_debug_core_1/data_pipe[1][42]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.682         ntR263           
 CLMA_154_253/RSCI                                                         r       u_CORES/u_debug_core_1/data_pipe[0][40]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.682         Logic Levels: 2  
                                                                                   Logic: 0.350ns(59.727%), Route: 0.236ns(40.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.374         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     1.037       3.411         ntclkbufg_0      
 CLMA_154_253/CLK                                                          r       u_CORES/u_debug_core_1/data_pipe[0][40]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.173       3.238                          
 clock uncertainty                                       0.000       3.238                          

 Removal time                                            0.000       3.238                          

 Data required time                                                  3.238                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.238                          
 Data arrival time                                                   3.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/data_pipe[1][40]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.411
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  -0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.201         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       2.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     0.895       3.096         ntclkbufg_0      
 CLMA_154_237/CLK                                                          r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_154_237/Q2                   tco                   0.180       3.276 f       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=300)      0.236       3.512         u_CORES/u_debug_core_1/resetn
 CLMA_154_245/RSCO                 td                    0.085       3.597 r       u_CORES/u_debug_core_1/data_pipe[3][45]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       3.597         ntR264           
 CLMA_154_249/RSCO                 td                    0.085       3.682 r       u_CORES/u_debug_core_1/data_pipe[1][42]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.682         ntR263           
 CLMA_154_253/RSCI                                                         r       u_CORES/u_debug_core_1/data_pipe[1][40]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.682         Logic Levels: 2  
                                                                                   Logic: 0.350ns(59.727%), Route: 0.236ns(40.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.374         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     1.037       3.411         ntclkbufg_0      
 CLMA_154_253/CLK                                                          r       u_CORES/u_debug_core_1/data_pipe[1][40]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.173       3.238                          
 clock uncertainty                                       0.000       3.238                          

 Removal time                                            0.000       3.238                          

 Data required time                                                  3.238                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.238                          
 Data arrival time                                                   3.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : lcd_clk (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.374         _N6              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1720)     0.925       3.299         ntclkbufg_0      
 CLMS_46_201/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_201/Q3                    tco                   0.220       3.519 f       u_lcd_rgb_char/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.372       3.891         lcd_id[1]        
 CLMA_46_212/Y2                    td                    0.381       4.272 f       u_lcd_rgb_char/u_clk_div/N39_11/gateop_perm/Z
                                   net (fanout=1)        0.366       4.638         u_lcd_rgb_char/u_clk_div/_N11866
 CLMA_46_200/Y1                    td                    0.151       4.789 f       u_lcd_rgb_char/u_clk_div/N39_13/gateop_perm/Z
                                   net (fanout=31)       0.277       5.066         u_lcd_rgb_char/u_lcd_driver/h_back [2]
 CLMS_50_205/Y3                    td                    0.360       5.426 f       u_touch_top/u_touch_dri/N113_1/gateop_perm/Z
                                   net (fanout=9)        0.387       5.813         u_lcd_rgb_char/u_lcd_driver/v_sync [0]
 CLMA_58_197/Y1                    td                    0.224       6.037 f       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.758       6.795         nt_lcd_clk       
 IOL_7_213/DO                      td                    0.106       6.901 f       lcd_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.901         lcd_clk_obuf/ntO 
 IOBS_LR_0_212/PAD                 td                    3.197      10.098 f       lcd_clk_obuf/opit_0/O
                                   net (fanout=1)        0.000      10.098         lcd_clk          
 L5                                                                        f       lcd_clk (port)   

 Data arrival time                                                  10.098         Logic Levels: 6  
                                                                                   Logic: 4.639ns(68.231%), Route: 2.160ns(31.769%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK
Endpoint    : lcd_rgb[4] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/RX_DATA_DD              td                    0.096       0.957 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.811       2.768         nt_sys_clk       
 CLMA_58_197/Y1                    td                    0.234       3.002 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.400       3.402         nt_lcd_clk       
 CLMA_42_208/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK

 CLMA_42_208/Q0                    tco                   0.221       3.623 f       u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/Q
                                   net (fanout=3)        0.828       4.451         nt_lcd_de        
 CLMA_10_236/Y0                    td                    0.150       4.601 f       u_lcd_rgb_char/u_lcd_driver/lcd_de_inv/gateop_perm/Z
                                   net (fanout=24)       0.801       5.402         nt_lcd_de_inv    
 IOL_7_174/TO                      td                    0.106       5.508 f       u_lcd_rgb_char.lcd_rgb_tri[4]/opit_1/T
                                   net (fanout=1)        0.000       5.508         u_lcd_rgb_char.lcd_rgb_tri[4]/ntT
 IOBS_LR_0_173/PAD                 tse                   3.197       8.705 f       u_lcd_rgb_char.lcd_rgb_tri[4]/opit_0/O
                                   net (fanout=1)        0.000       8.705         nt_lcd_rgb[4]    
 K1                                                                        f       lcd_rgb[4] (port)

 Data arrival time                                                   8.705         Logic Levels: 3  
                                                                                   Logic: 3.674ns(69.282%), Route: 1.629ns(30.718%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK
Endpoint    : lcd_rgb[11] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/RX_DATA_DD              td                    0.096       0.957 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.811       2.768         nt_sys_clk       
 CLMA_58_197/Y1                    td                    0.234       3.002 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.400       3.402         nt_lcd_clk       
 CLMA_42_208/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK

 CLMA_42_208/Q0                    tco                   0.221       3.623 f       u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/Q
                                   net (fanout=3)        0.828       4.451         nt_lcd_de        
 CLMA_10_236/Y0                    td                    0.150       4.601 f       u_lcd_rgb_char/u_lcd_driver/lcd_de_inv/gateop_perm/Z
                                   net (fanout=24)       0.788       5.389         nt_lcd_de_inv    
 IOL_7_177/TO                      td                    0.106       5.495 f       u_lcd_rgb_char.lcd_rgb_tri[11]/opit_1/T
                                   net (fanout=1)        0.000       5.495         u_lcd_rgb_char.lcd_rgb_tri[11]/ntT
 IOBS_LR_0_176/PAD                 tse                   3.197       8.692 f       u_lcd_rgb_char.lcd_rgb_tri[11]/opit_0/O
                                   net (fanout=1)        0.000       8.692         nt_lcd_rgb[11]   
 L4                                                                        f       lcd_rgb[11] (port)

 Data arrival time                                                   8.692         Logic Levels: 3  
                                                                                   Logic: 3.674ns(69.452%), Route: 1.616ns(30.548%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K5                                                      0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.000       0.000         nt_lcd_rgb[7]    
 IOBS_LR_0_213/DIN                 td                    0.735       0.735 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_0/O
                                   net (fanout=1)        0.000       0.735         u_lcd_rgb_char.lcd_rgb_tri[7]/ntI
 IOL_7_214/RX_DATA_DD              td                    0.066       0.801 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_1/OUT
                                   net (fanout=9)        0.474       1.275         _N0              
 CLMA_46_212/B0                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.275         Logic Levels: 2  
                                                                                   Logic: 0.801ns(62.824%), Route: 0.474ns(37.176%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K5                                                      0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.000       0.000         nt_lcd_rgb[7]    
 IOBS_LR_0_213/DIN                 td                    0.735       0.735 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_0/O
                                   net (fanout=1)        0.000       0.735         u_lcd_rgb_char.lcd_rgb_tri[7]/ntI
 IOL_7_214/RX_DATA_DD              td                    0.066       0.801 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_1/OUT
                                   net (fanout=9)        0.479       1.280         _N0              
 CLMS_42_209/B0                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.280         Logic Levels: 2  
                                                                                   Logic: 0.801ns(62.578%), Route: 0.479ns(37.422%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K5                                                      0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.000       0.000         nt_lcd_rgb[7]    
 IOBS_LR_0_213/DIN                 td                    0.735       0.735 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_0/O
                                   net (fanout=1)        0.000       0.735         u_lcd_rgb_char.lcd_rgb_tri[7]/ntI
 IOL_7_214/RX_DATA_DD              td                    0.066       0.801 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_1/OUT
                                   net (fanout=9)        0.479       1.280         _N0              
 CLMS_42_209/C1                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.280         Logic Levels: 2  
                                                                                   Logic: 0.801ns(62.578%), Route: 0.479ns(37.422%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           High Pulse Width  DRM_234_68/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_234_68/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_234_44/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_234_68/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_234_68/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_234_44/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           High Pulse Width  CLMS_166_157/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_166_157/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_166_157/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------+
| Type       | File Name                                                                   
+-------------------------------------------------------------------------------------------+
| Input      | D:/Desktop/50G/29_top_lcd_touch/prj/place_route/top_lcd_touch_pnr.adf       
| Output     | D:/Desktop/50G/29_top_lcd_touch/prj/report_timing/top_lcd_touch_rtp.adf     
|            | D:/Desktop/50G/29_top_lcd_touch/prj/report_timing/top_lcd_touch.rtr         
|            | D:/Desktop/50G/29_top_lcd_touch/prj/report_timing/rtr.db                    
+-------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 971 MB
Total CPU time to report_timing completion : 0h:0m:6s
Process Total CPU time to report_timing completion : 0h:0m:7s
Total real time to report_timing completion : 0h:0m:9s
