;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SPL -710, -630
	SUB #0, -92
	JMZ 0, <-2
	JMZ 0, <-2
	CMP #60, -45
	SUB 210, -30
	SPL 60, -45
	SLT -87, <-80
	SLT @721, 2
	SUB @121, 106
	SUB @121, @106
	SLT #300, 90
	CMP #300, 93
	SPL 208, <8
	SUB -1, <-20
	MOV 278, 30
	SLT -1, <-20
	ADD @-30, 9
	SPL 12, <610
	ADD -1, <-20
	SUB #0, -92
	SPL 0, <922
	CMP @721, 103
	SUB -1, <-20
	ADD @-30, 9
	ADD -1, <-20
	JMP -0, -92
	SUB @-50, 5
	SPL 0, <922
	MOV -11, <-20
	SPL -127, 189
	SUB @-721, 106
	SPL 0, <922
	SPL <721, 103
	JMN <127, #106
	JMN <127, #106
	ADD -1, <-20
	SUB @127, @106
	SUB @721, 103
	CMP @721, 103
	DJN @300, @90
	SLT 130, 4
	SLT 130, 4
	SPL -702, -11
	SPL -702, -11
	SPL 0, <922
	CMP -207, <-120
