(S (NP (PRP We)) (VP (VBP propose) (NP (NP (DT an) (NN implementation)) (PP (IN of) (NP (DT an) (JJ interior-point-based) (JJ nonlinear) (JJ predictive) (NN controller))) (PP (IN on) (NP (DT a) (JJ heterogeneous) (NN processor))))) (. .))
(S (NP (DT The) (NN workload)) (VP (MD can) (VP (VB be) (VP (VBN split) (PP (IN between) (NP (NP (DT a) (JJ general-purpose) (NNP CPU)) (CC and) (NP (DT a) (JJ field-programmable) (NN gate) (NN array)))) (S (VP (TO to) (VP (VB trade) (PRT (RP off)) (NP (NP (DT the) (VBG contradicting) (NN design) (NNS objectives)) (PP (IN of) (NP (NP (NN control) (NN performance)) (CC and) (NP (JJ computational) (NN resource) (NN usage))))))))))) (. .))
(S (NP (NP (DT A) (JJ new) (NN way)) (PP (IN of) (S (VP (VBG exploiting) (NP (NP (DT the) (NN structure)) (PP (IN of) (NP (DT the) (NNP KKT) (NN matrix)))))))) (VP (NNS yields) (NP (JJ significant) (JJ memory) (NNS savings))) (. .))
(S (NP (PRP We)) (VP (VBP report) (NP (NP (NP (DT an) (CD 18x) (NN memory) (NN saving)) (, ,) (PP (VBN compared) (PP (TO to) (NP (VBG existing) (NNS approaches)))) (, ,)) (CC and) (NP (NP (DT a) (CD 36x) (NN speedup)) (PP (IN over) (NP (NP (DT a) (NN software) (NN implementation)) (PP (IN with) (NP (DT an) (NNP ARM) (NNP Cortex-A9) (NN processor)))))))) (. .))
(S (NP (PRP We)) (ADVP (RB also)) (VP (VBP introduce) (NP (NP (DT a) (JJ new) (NN release)) (PP (IN of) (NP (NP (NNP Protoip)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VP (VBZ abstracts) (NP (NP (NN low-level) (NNS details)) (PP (IN of) (NP (JJ heterogeneous) (NN programming))))) (CC and) (VP (VBZ allows) (NP (JJ processor-in-the-loop) (NN verification)))))))))) (. .))
