#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov 10 23:27:21 2025
# Process ID: 1828839
# Current directory: /mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.runs/synth_1
# Command line: vivado -log nn_classifier_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source nn_classifier_wrapper.tcl
# Log file: /mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.runs/synth_1/nn_classifier_wrapper.vds
# Journal file: /mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.runs/synth_1/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source nn_classifier_wrapper.tcl -notrace
Command: synth_design -top nn_classifier_wrapper -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1828925
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
ERROR: [Synth 8-2716] syntax error near 'signed' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:24]
ERROR: [Synth 8-10307] Verilog 2000 keyword 'signed' used in incorrect context [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:24]
INFO: [Synth 8-11241] undeclared symbol 'reduce_layer00', assumed default net type 'wire' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:25]
ERROR: [Synth 8-2716] syntax error near 'signed' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:26]
ERROR: [Synth 8-10307] Verilog 2000 keyword 'signed' used in incorrect context [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:26]
INFO: [Synth 8-11241] undeclared symbol 'reduce_layer01', assumed default net type 'wire' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:27]
ERROR: [Synth 8-2716] syntax error near 'signed' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:28]
ERROR: [Synth 8-10307] Verilog 2000 keyword 'signed' used in incorrect context [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:28]
INFO: [Synth 8-11241] undeclared symbol 'reduce_layer02', assumed default net type 'wire' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:29]
ERROR: [Synth 8-2716] syntax error near 'signed' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:30]
ERROR: [Synth 8-10307] Verilog 2000 keyword 'signed' used in incorrect context [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:30]
INFO: [Synth 8-11241] undeclared symbol 'reduce_layer03', assumed default net type 'wire' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:31]
ERROR: [Synth 8-2716] syntax error near 'signed' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:32]
ERROR: [Synth 8-10307] Verilog 2000 keyword 'signed' used in incorrect context [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:32]
INFO: [Synth 8-11241] undeclared symbol 'reduce_layer04', assumed default net type 'wire' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:33]
ERROR: [Synth 8-2716] syntax error near 'signed' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:34]
ERROR: [Synth 8-10307] Verilog 2000 keyword 'signed' used in incorrect context [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:34]
INFO: [Synth 8-11241] undeclared symbol 'reduce_layer05', assumed default net type 'wire' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:35]
ERROR: [Synth 8-2716] syntax error near 'signed' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:36]
ERROR: [Synth 8-10307] Verilog 2000 keyword 'signed' used in incorrect context [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:36]
INFO: [Synth 8-11241] undeclared symbol 'reduce_layer06', assumed default net type 'wire' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:37]
ERROR: [Synth 8-2716] syntax error near 'signed' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:38]
ERROR: [Synth 8-10307] Verilog 2000 keyword 'signed' used in incorrect context [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:38]
INFO: [Synth 8-11241] undeclared symbol 'reduce_layer07', assumed default net type 'wire' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:39]
ERROR: [Synth 8-2716] syntax error near 'signed' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:40]
ERROR: [Synth 8-10307] Verilog 2000 keyword 'signed' used in incorrect context [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:40]
INFO: [Synth 8-11241] undeclared symbol 'reduce_layer08', assumed default net type 'wire' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:41]
ERROR: [Synth 8-2716] syntax error near 'signed' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:42]
Failed to read verilog '/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv'
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 0 Warnings, 0 Critical Warnings and 20 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Nov 10 23:27:37 2025...
