// Seed: 1696389788
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  id_8(
      .id_0(-1),
      .id_1(id_6),
      .id_2(1),
      .id_3(id_2),
      .id_4(-1),
      .id_5(1'b0),
      .id_6(id_5),
      .id_7(id_3),
      .id_8(-1'b0),
      .id_9(id_2),
      .id_10(id_3),
      .id_11(id_4),
      .id_12(-1),
      .id_13(-1),
      .id_14(-1 ? -1 : id_3 && 1)
  );
  assign module_1.id_41 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8#(
        .id_9 (-1),
        .id_10(id_11 - -1 ==? 1),
        .id_12(id_13),
        .id_14(1 != -1),
        .id_15(1'h0),
        .id_16(-1),
        .id_17(id_18),
        .id_19((1)),
        .id_20(-1'b0),
        .id_21(id_22)
    ),
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43
);
  input wire id_29;
  input wire id_28;
  output wire id_27;
  inout wire id_26;
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_44;
  id_45(
      -1'b0
  );
  wire id_46, id_47;
  module_0 modCall_1 (
      id_4,
      id_24,
      id_47,
      id_26,
      id_39,
      id_43
  );
  assign id_41 = -1;
  wire id_48;
endmodule
