## Just some stuff that I found iteresting to code in SystemVerilog
