
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//uuidparse_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004019c0 <.init>:
  4019c0:	stp	x29, x30, [sp, #-16]!
  4019c4:	mov	x29, sp
  4019c8:	bl	401f00 <ferror@plt+0x60>
  4019cc:	ldp	x29, x30, [sp], #16
  4019d0:	ret

Disassembly of section .plt:

00000000004019e0 <memcpy@plt-0x20>:
  4019e0:	stp	x16, x30, [sp, #-16]!
  4019e4:	adrp	x16, 417000 <ferror@plt+0x15160>
  4019e8:	ldr	x17, [x16, #4088]
  4019ec:	add	x16, x16, #0xff8
  4019f0:	br	x17
  4019f4:	nop
  4019f8:	nop
  4019fc:	nop

0000000000401a00 <memcpy@plt>:
  401a00:	adrp	x16, 418000 <ferror@plt+0x16160>
  401a04:	ldr	x17, [x16]
  401a08:	add	x16, x16, #0x0
  401a0c:	br	x17

0000000000401a10 <_exit@plt>:
  401a10:	adrp	x16, 418000 <ferror@plt+0x16160>
  401a14:	ldr	x17, [x16, #8]
  401a18:	add	x16, x16, #0x8
  401a1c:	br	x17

0000000000401a20 <strtoul@plt>:
  401a20:	adrp	x16, 418000 <ferror@plt+0x16160>
  401a24:	ldr	x17, [x16, #16]
  401a28:	add	x16, x16, #0x10
  401a2c:	br	x17

0000000000401a30 <strlen@plt>:
  401a30:	adrp	x16, 418000 <ferror@plt+0x16160>
  401a34:	ldr	x17, [x16, #24]
  401a38:	add	x16, x16, #0x18
  401a3c:	br	x17

0000000000401a40 <fputs@plt>:
  401a40:	adrp	x16, 418000 <ferror@plt+0x16160>
  401a44:	ldr	x17, [x16, #32]
  401a48:	add	x16, x16, #0x20
  401a4c:	br	x17

0000000000401a50 <exit@plt>:
  401a50:	adrp	x16, 418000 <ferror@plt+0x16160>
  401a54:	ldr	x17, [x16, #40]
  401a58:	add	x16, x16, #0x28
  401a5c:	br	x17

0000000000401a60 <dup@plt>:
  401a60:	adrp	x16, 418000 <ferror@plt+0x16160>
  401a64:	ldr	x17, [x16, #48]
  401a68:	add	x16, x16, #0x30
  401a6c:	br	x17

0000000000401a70 <scols_line_refer_data@plt>:
  401a70:	adrp	x16, 418000 <ferror@plt+0x16160>
  401a74:	ldr	x17, [x16, #56]
  401a78:	add	x16, x16, #0x38
  401a7c:	br	x17

0000000000401a80 <strtoll@plt>:
  401a80:	adrp	x16, 418000 <ferror@plt+0x16160>
  401a84:	ldr	x17, [x16, #64]
  401a88:	add	x16, x16, #0x40
  401a8c:	br	x17

0000000000401a90 <scols_table_set_name@plt>:
  401a90:	adrp	x16, 418000 <ferror@plt+0x16160>
  401a94:	ldr	x17, [x16, #72]
  401a98:	add	x16, x16, #0x48
  401a9c:	br	x17

0000000000401aa0 <strtod@plt>:
  401aa0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401aa4:	ldr	x17, [x16, #80]
  401aa8:	add	x16, x16, #0x50
  401aac:	br	x17

0000000000401ab0 <scols_table_enable_noheadings@plt>:
  401ab0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401ab4:	ldr	x17, [x16, #88]
  401ab8:	add	x16, x16, #0x58
  401abc:	br	x17

0000000000401ac0 <scols_table_new_column@plt>:
  401ac0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401ac4:	ldr	x17, [x16, #96]
  401ac8:	add	x16, x16, #0x60
  401acc:	br	x17

0000000000401ad0 <localtime_r@plt>:
  401ad0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401ad4:	ldr	x17, [x16, #104]
  401ad8:	add	x16, x16, #0x68
  401adc:	br	x17

0000000000401ae0 <strftime@plt>:
  401ae0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401ae4:	ldr	x17, [x16, #112]
  401ae8:	add	x16, x16, #0x70
  401aec:	br	x17

0000000000401af0 <__cxa_atexit@plt>:
  401af0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401af4:	ldr	x17, [x16, #120]
  401af8:	add	x16, x16, #0x78
  401afc:	br	x17

0000000000401b00 <fputc@plt>:
  401b00:	adrp	x16, 418000 <ferror@plt+0x16160>
  401b04:	ldr	x17, [x16, #128]
  401b08:	add	x16, x16, #0x80
  401b0c:	br	x17

0000000000401b10 <scols_table_enable_raw@plt>:
  401b10:	adrp	x16, 418000 <ferror@plt+0x16160>
  401b14:	ldr	x17, [x16, #136]
  401b18:	add	x16, x16, #0x88
  401b1c:	br	x17

0000000000401b20 <strptime@plt>:
  401b20:	adrp	x16, 418000 <ferror@plt+0x16160>
  401b24:	ldr	x17, [x16, #144]
  401b28:	add	x16, x16, #0x90
  401b2c:	br	x17

0000000000401b30 <snprintf@plt>:
  401b30:	adrp	x16, 418000 <ferror@plt+0x16160>
  401b34:	ldr	x17, [x16, #152]
  401b38:	add	x16, x16, #0x98
  401b3c:	br	x17

0000000000401b40 <localeconv@plt>:
  401b40:	adrp	x16, 418000 <ferror@plt+0x16160>
  401b44:	ldr	x17, [x16, #160]
  401b48:	add	x16, x16, #0xa0
  401b4c:	br	x17

0000000000401b50 <fileno@plt>:
  401b50:	adrp	x16, 418000 <ferror@plt+0x16160>
  401b54:	ldr	x17, [x16, #168]
  401b58:	add	x16, x16, #0xa8
  401b5c:	br	x17

0000000000401b60 <time@plt>:
  401b60:	adrp	x16, 418000 <ferror@plt+0x16160>
  401b64:	ldr	x17, [x16, #176]
  401b68:	add	x16, x16, #0xb0
  401b6c:	br	x17

0000000000401b70 <malloc@plt>:
  401b70:	adrp	x16, 418000 <ferror@plt+0x16160>
  401b74:	ldr	x17, [x16, #184]
  401b78:	add	x16, x16, #0xb8
  401b7c:	br	x17

0000000000401b80 <__strtol_internal@plt>:
  401b80:	adrp	x16, 418000 <ferror@plt+0x16160>
  401b84:	ldr	x17, [x16, #192]
  401b88:	add	x16, x16, #0xc0
  401b8c:	br	x17

0000000000401b90 <strncmp@plt>:
  401b90:	adrp	x16, 418000 <ferror@plt+0x16160>
  401b94:	ldr	x17, [x16, #200]
  401b98:	add	x16, x16, #0xc8
  401b9c:	br	x17

0000000000401ba0 <bindtextdomain@plt>:
  401ba0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401ba4:	ldr	x17, [x16, #208]
  401ba8:	add	x16, x16, #0xd0
  401bac:	br	x17

0000000000401bb0 <__libc_start_main@plt>:
  401bb0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401bb4:	ldr	x17, [x16, #216]
  401bb8:	add	x16, x16, #0xd8
  401bbc:	br	x17

0000000000401bc0 <fgetc@plt>:
  401bc0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401bc4:	ldr	x17, [x16, #224]
  401bc8:	add	x16, x16, #0xe0
  401bcc:	br	x17

0000000000401bd0 <gettimeofday@plt>:
  401bd0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401bd4:	ldr	x17, [x16, #232]
  401bd8:	add	x16, x16, #0xe8
  401bdc:	br	x17

0000000000401be0 <gmtime_r@plt>:
  401be0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401be4:	ldr	x17, [x16, #240]
  401be8:	add	x16, x16, #0xf0
  401bec:	br	x17

0000000000401bf0 <scols_new_table@plt>:
  401bf0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401bf4:	ldr	x17, [x16, #248]
  401bf8:	add	x16, x16, #0xf8
  401bfc:	br	x17

0000000000401c00 <__strtoul_internal@plt>:
  401c00:	adrp	x16, 418000 <ferror@plt+0x16160>
  401c04:	ldr	x17, [x16, #256]
  401c08:	add	x16, x16, #0x100
  401c0c:	br	x17

0000000000401c10 <uuid_variant@plt>:
  401c10:	adrp	x16, 418000 <ferror@plt+0x16160>
  401c14:	ldr	x17, [x16, #264]
  401c18:	add	x16, x16, #0x108
  401c1c:	br	x17

0000000000401c20 <strdup@plt>:
  401c20:	adrp	x16, 418000 <ferror@plt+0x16160>
  401c24:	ldr	x17, [x16, #272]
  401c28:	add	x16, x16, #0x110
  401c2c:	br	x17

0000000000401c30 <scols_table_new_line@plt>:
  401c30:	adrp	x16, 418000 <ferror@plt+0x16160>
  401c34:	ldr	x17, [x16, #280]
  401c38:	add	x16, x16, #0x118
  401c3c:	br	x17

0000000000401c40 <scols_unref_table@plt>:
  401c40:	adrp	x16, 418000 <ferror@plt+0x16160>
  401c44:	ldr	x17, [x16, #288]
  401c48:	add	x16, x16, #0x120
  401c4c:	br	x17

0000000000401c50 <close@plt>:
  401c50:	adrp	x16, 418000 <ferror@plt+0x16160>
  401c54:	ldr	x17, [x16, #296]
  401c58:	add	x16, x16, #0x128
  401c5c:	br	x17

0000000000401c60 <__gmon_start__@plt>:
  401c60:	adrp	x16, 418000 <ferror@plt+0x16160>
  401c64:	ldr	x17, [x16, #304]
  401c68:	add	x16, x16, #0x130
  401c6c:	br	x17

0000000000401c70 <mktime@plt>:
  401c70:	adrp	x16, 418000 <ferror@plt+0x16160>
  401c74:	ldr	x17, [x16, #312]
  401c78:	add	x16, x16, #0x138
  401c7c:	br	x17

0000000000401c80 <abort@plt>:
  401c80:	adrp	x16, 418000 <ferror@plt+0x16160>
  401c84:	ldr	x17, [x16, #320]
  401c88:	add	x16, x16, #0x140
  401c8c:	br	x17

0000000000401c90 <feof@plt>:
  401c90:	adrp	x16, 418000 <ferror@plt+0x16160>
  401c94:	ldr	x17, [x16, #328]
  401c98:	add	x16, x16, #0x148
  401c9c:	br	x17

0000000000401ca0 <puts@plt>:
  401ca0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401ca4:	ldr	x17, [x16, #336]
  401ca8:	add	x16, x16, #0x150
  401cac:	br	x17

0000000000401cb0 <memcmp@plt>:
  401cb0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401cb4:	ldr	x17, [x16, #344]
  401cb8:	add	x16, x16, #0x158
  401cbc:	br	x17

0000000000401cc0 <textdomain@plt>:
  401cc0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401cc4:	ldr	x17, [x16, #352]
  401cc8:	add	x16, x16, #0x160
  401ccc:	br	x17

0000000000401cd0 <getopt_long@plt>:
  401cd0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401cd4:	ldr	x17, [x16, #360]
  401cd8:	add	x16, x16, #0x168
  401cdc:	br	x17

0000000000401ce0 <strcmp@plt>:
  401ce0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401ce4:	ldr	x17, [x16, #368]
  401ce8:	add	x16, x16, #0x170
  401cec:	br	x17

0000000000401cf0 <warn@plt>:
  401cf0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401cf4:	ldr	x17, [x16, #376]
  401cf8:	add	x16, x16, #0x178
  401cfc:	br	x17

0000000000401d00 <__ctype_b_loc@plt>:
  401d00:	adrp	x16, 418000 <ferror@plt+0x16160>
  401d04:	ldr	x17, [x16, #384]
  401d08:	add	x16, x16, #0x180
  401d0c:	br	x17

0000000000401d10 <strtol@plt>:
  401d10:	adrp	x16, 418000 <ferror@plt+0x16160>
  401d14:	ldr	x17, [x16, #392]
  401d18:	add	x16, x16, #0x188
  401d1c:	br	x17

0000000000401d20 <free@plt>:
  401d20:	adrp	x16, 418000 <ferror@plt+0x16160>
  401d24:	ldr	x17, [x16, #400]
  401d28:	add	x16, x16, #0x190
  401d2c:	br	x17

0000000000401d30 <scols_table_enable_json@plt>:
  401d30:	adrp	x16, 418000 <ferror@plt+0x16160>
  401d34:	ldr	x17, [x16, #408]
  401d38:	add	x16, x16, #0x198
  401d3c:	br	x17

0000000000401d40 <strncasecmp@plt>:
  401d40:	adrp	x16, 418000 <ferror@plt+0x16160>
  401d44:	ldr	x17, [x16, #416]
  401d48:	add	x16, x16, #0x1a0
  401d4c:	br	x17

0000000000401d50 <vasprintf@plt>:
  401d50:	adrp	x16, 418000 <ferror@plt+0x16160>
  401d54:	ldr	x17, [x16, #424]
  401d58:	add	x16, x16, #0x1a8
  401d5c:	br	x17

0000000000401d60 <strndup@plt>:
  401d60:	adrp	x16, 418000 <ferror@plt+0x16160>
  401d64:	ldr	x17, [x16, #432]
  401d68:	add	x16, x16, #0x1b0
  401d6c:	br	x17

0000000000401d70 <strspn@plt>:
  401d70:	adrp	x16, 418000 <ferror@plt+0x16160>
  401d74:	ldr	x17, [x16, #440]
  401d78:	add	x16, x16, #0x1b8
  401d7c:	br	x17

0000000000401d80 <strchr@plt>:
  401d80:	adrp	x16, 418000 <ferror@plt+0x16160>
  401d84:	ldr	x17, [x16, #448]
  401d88:	add	x16, x16, #0x1c0
  401d8c:	br	x17

0000000000401d90 <uuid_time@plt>:
  401d90:	adrp	x16, 418000 <ferror@plt+0x16160>
  401d94:	ldr	x17, [x16, #456]
  401d98:	add	x16, x16, #0x1c8
  401d9c:	br	x17

0000000000401da0 <uuid_type@plt>:
  401da0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401da4:	ldr	x17, [x16, #464]
  401da8:	add	x16, x16, #0x1d0
  401dac:	br	x17

0000000000401db0 <__isoc99_scanf@plt>:
  401db0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401db4:	ldr	x17, [x16, #472]
  401db8:	add	x16, x16, #0x1d8
  401dbc:	br	x17

0000000000401dc0 <fflush@plt>:
  401dc0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401dc4:	ldr	x17, [x16, #480]
  401dc8:	add	x16, x16, #0x1e0
  401dcc:	br	x17

0000000000401dd0 <scols_print_table@plt>:
  401dd0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401dd4:	ldr	x17, [x16, #488]
  401dd8:	add	x16, x16, #0x1e8
  401ddc:	br	x17

0000000000401de0 <warnx@plt>:
  401de0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401de4:	ldr	x17, [x16, #496]
  401de8:	add	x16, x16, #0x1f0
  401dec:	br	x17

0000000000401df0 <uuid_parse@plt>:
  401df0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401df4:	ldr	x17, [x16, #504]
  401df8:	add	x16, x16, #0x1f8
  401dfc:	br	x17

0000000000401e00 <dcgettext@plt>:
  401e00:	adrp	x16, 418000 <ferror@plt+0x16160>
  401e04:	ldr	x17, [x16, #512]
  401e08:	add	x16, x16, #0x200
  401e0c:	br	x17

0000000000401e10 <errx@plt>:
  401e10:	adrp	x16, 418000 <ferror@plt+0x16160>
  401e14:	ldr	x17, [x16, #520]
  401e18:	add	x16, x16, #0x208
  401e1c:	br	x17

0000000000401e20 <strcspn@plt>:
  401e20:	adrp	x16, 418000 <ferror@plt+0x16160>
  401e24:	ldr	x17, [x16, #528]
  401e28:	add	x16, x16, #0x210
  401e2c:	br	x17

0000000000401e30 <printf@plt>:
  401e30:	adrp	x16, 418000 <ferror@plt+0x16160>
  401e34:	ldr	x17, [x16, #536]
  401e38:	add	x16, x16, #0x218
  401e3c:	br	x17

0000000000401e40 <__assert_fail@plt>:
  401e40:	adrp	x16, 418000 <ferror@plt+0x16160>
  401e44:	ldr	x17, [x16, #544]
  401e48:	add	x16, x16, #0x220
  401e4c:	br	x17

0000000000401e50 <__errno_location@plt>:
  401e50:	adrp	x16, 418000 <ferror@plt+0x16160>
  401e54:	ldr	x17, [x16, #552]
  401e58:	add	x16, x16, #0x228
  401e5c:	br	x17

0000000000401e60 <fprintf@plt>:
  401e60:	adrp	x16, 418000 <ferror@plt+0x16160>
  401e64:	ldr	x17, [x16, #560]
  401e68:	add	x16, x16, #0x230
  401e6c:	br	x17

0000000000401e70 <scols_init_debug@plt>:
  401e70:	adrp	x16, 418000 <ferror@plt+0x16160>
  401e74:	ldr	x17, [x16, #568]
  401e78:	add	x16, x16, #0x238
  401e7c:	br	x17

0000000000401e80 <err@plt>:
  401e80:	adrp	x16, 418000 <ferror@plt+0x16160>
  401e84:	ldr	x17, [x16, #576]
  401e88:	add	x16, x16, #0x240
  401e8c:	br	x17

0000000000401e90 <setlocale@plt>:
  401e90:	adrp	x16, 418000 <ferror@plt+0x16160>
  401e94:	ldr	x17, [x16, #584]
  401e98:	add	x16, x16, #0x248
  401e9c:	br	x17

0000000000401ea0 <ferror@plt>:
  401ea0:	adrp	x16, 418000 <ferror@plt+0x16160>
  401ea4:	ldr	x17, [x16, #592]
  401ea8:	add	x16, x16, #0x250
  401eac:	br	x17

Disassembly of section .text:

0000000000401eb0 <.text>:
  401eb0:	mov	x29, #0x0                   	// #0
  401eb4:	mov	x30, #0x0                   	// #0
  401eb8:	mov	x5, x0
  401ebc:	ldr	x1, [sp]
  401ec0:	add	x2, sp, #0x8
  401ec4:	mov	x6, sp
  401ec8:	movz	x0, #0x0, lsl #48
  401ecc:	movk	x0, #0x0, lsl #32
  401ed0:	movk	x0, #0x40, lsl #16
  401ed4:	movk	x0, #0x291c
  401ed8:	movz	x3, #0x0, lsl #48
  401edc:	movk	x3, #0x0, lsl #32
  401ee0:	movk	x3, #0x40, lsl #16
  401ee4:	movk	x3, #0x5900
  401ee8:	movz	x4, #0x0, lsl #48
  401eec:	movk	x4, #0x0, lsl #32
  401ef0:	movk	x4, #0x40, lsl #16
  401ef4:	movk	x4, #0x5980
  401ef8:	bl	401bb0 <__libc_start_main@plt>
  401efc:	bl	401c80 <abort@plt>
  401f00:	adrp	x0, 417000 <ferror@plt+0x15160>
  401f04:	ldr	x0, [x0, #4064]
  401f08:	cbz	x0, 401f10 <ferror@plt+0x70>
  401f0c:	b	401c60 <__gmon_start__@plt>
  401f10:	ret
  401f14:	adrp	x0, 418000 <ferror@plt+0x16160>
  401f18:	add	x0, x0, #0x270
  401f1c:	adrp	x1, 418000 <ferror@plt+0x16160>
  401f20:	add	x1, x1, #0x270
  401f24:	cmp	x0, x1
  401f28:	b.eq	401f5c <ferror@plt+0xbc>  // b.none
  401f2c:	stp	x29, x30, [sp, #-32]!
  401f30:	mov	x29, sp
  401f34:	adrp	x0, 405000 <ferror@plt+0x3160>
  401f38:	ldr	x0, [x0, #2480]
  401f3c:	str	x0, [sp, #24]
  401f40:	mov	x1, x0
  401f44:	cbz	x1, 401f54 <ferror@plt+0xb4>
  401f48:	adrp	x0, 418000 <ferror@plt+0x16160>
  401f4c:	add	x0, x0, #0x270
  401f50:	blr	x1
  401f54:	ldp	x29, x30, [sp], #32
  401f58:	ret
  401f5c:	ret
  401f60:	adrp	x0, 418000 <ferror@plt+0x16160>
  401f64:	add	x0, x0, #0x270
  401f68:	adrp	x1, 418000 <ferror@plt+0x16160>
  401f6c:	add	x1, x1, #0x270
  401f70:	sub	x0, x0, x1
  401f74:	lsr	x1, x0, #63
  401f78:	add	x0, x1, x0, asr #3
  401f7c:	cmp	xzr, x0, asr #1
  401f80:	b.eq	401fb8 <ferror@plt+0x118>  // b.none
  401f84:	stp	x29, x30, [sp, #-32]!
  401f88:	mov	x29, sp
  401f8c:	asr	x1, x0, #1
  401f90:	adrp	x0, 405000 <ferror@plt+0x3160>
  401f94:	ldr	x0, [x0, #2488]
  401f98:	str	x0, [sp, #24]
  401f9c:	mov	x2, x0
  401fa0:	cbz	x2, 401fb0 <ferror@plt+0x110>
  401fa4:	adrp	x0, 418000 <ferror@plt+0x16160>
  401fa8:	add	x0, x0, #0x270
  401fac:	blr	x2
  401fb0:	ldp	x29, x30, [sp], #32
  401fb4:	ret
  401fb8:	ret
  401fbc:	adrp	x0, 418000 <ferror@plt+0x16160>
  401fc0:	ldrb	w0, [x0, #672]
  401fc4:	cbnz	w0, 401fe8 <ferror@plt+0x148>
  401fc8:	stp	x29, x30, [sp, #-16]!
  401fcc:	mov	x29, sp
  401fd0:	bl	401f14 <ferror@plt+0x74>
  401fd4:	adrp	x0, 418000 <ferror@plt+0x16160>
  401fd8:	mov	w1, #0x1                   	// #1
  401fdc:	strb	w1, [x0, #672]
  401fe0:	ldp	x29, x30, [sp], #16
  401fe4:	ret
  401fe8:	ret
  401fec:	stp	x29, x30, [sp, #-16]!
  401ff0:	mov	x29, sp
  401ff4:	bl	401f60 <ferror@plt+0xc0>
  401ff8:	ldp	x29, x30, [sp], #16
  401ffc:	ret
  402000:	stp	x29, x30, [sp, #-16]!
  402004:	mov	x29, sp
  402008:	adrp	x1, 418000 <ferror@plt+0x16160>
  40200c:	ldr	x1, [x1, #680]
  402010:	cmp	x1, x0
  402014:	b.ls	402038 <ferror@plt+0x198>  // b.plast
  402018:	adrp	x1, 418000 <ferror@plt+0x16160>
  40201c:	add	x1, x1, #0x2a8
  402020:	add	x1, x1, #0x8
  402024:	ldr	w0, [x1, x0, lsl #2]
  402028:	cmp	w0, #0x3
  40202c:	b.gt	402058 <ferror@plt+0x1b8>
  402030:	ldp	x29, x30, [sp], #16
  402034:	ret
  402038:	adrp	x3, 405000 <ferror@plt+0x3160>
  40203c:	add	x3, x3, #0xec0
  402040:	mov	w2, #0x83                  	// #131
  402044:	adrp	x1, 405000 <ferror@plt+0x3160>
  402048:	add	x1, x1, #0x9c0
  40204c:	adrp	x0, 405000 <ferror@plt+0x3160>
  402050:	add	x0, x0, #0x9d8
  402054:	bl	401e40 <__assert_fail@plt>
  402058:	adrp	x3, 405000 <ferror@plt+0x3160>
  40205c:	add	x3, x3, #0xec0
  402060:	mov	w2, #0x84                  	// #132
  402064:	adrp	x1, 405000 <ferror@plt+0x3160>
  402068:	add	x1, x1, #0x9c0
  40206c:	adrp	x0, 405000 <ferror@plt+0x3160>
  402070:	add	x0, x0, #0x9e8
  402074:	bl	401e40 <__assert_fail@plt>
  402078:	stp	x29, x30, [sp, #-64]!
  40207c:	mov	x29, sp
  402080:	stp	x19, x20, [sp, #16]
  402084:	stp	x21, x22, [sp, #32]
  402088:	str	x23, [sp, #48]
  40208c:	cbz	x0, 4020ac <ferror@plt+0x20c>
  402090:	mov	x22, x0
  402094:	mov	x23, x1
  402098:	mov	x19, #0x0                   	// #0
  40209c:	adrp	x21, 405000 <ferror@plt+0x3160>
  4020a0:	add	x21, x21, #0xec0
  4020a4:	add	x21, x21, #0x28
  4020a8:	b	4020dc <ferror@plt+0x23c>
  4020ac:	adrp	x3, 405000 <ferror@plt+0x3160>
  4020b0:	add	x3, x3, #0xec0
  4020b4:	add	x3, x3, #0x10
  4020b8:	mov	w2, #0x76                  	// #118
  4020bc:	adrp	x1, 405000 <ferror@plt+0x3160>
  4020c0:	add	x1, x1, #0x9c0
  4020c4:	adrp	x0, 405000 <ferror@plt+0x3160>
  4020c8:	add	x0, x0, #0xe88
  4020cc:	bl	401e40 <__assert_fail@plt>
  4020d0:	add	x19, x19, #0x1
  4020d4:	cmp	x19, #0x4
  4020d8:	b.eq	402108 <ferror@plt+0x268>  // b.none
  4020dc:	lsl	x0, x19, #5
  4020e0:	ldr	x20, [x0, x21]
  4020e4:	mov	x2, x23
  4020e8:	mov	x1, x20
  4020ec:	mov	x0, x22
  4020f0:	bl	401d40 <strncasecmp@plt>
  4020f4:	cbnz	w0, 4020d0 <ferror@plt+0x230>
  4020f8:	ldrsb	w0, [x20, x23]
  4020fc:	cbnz	w0, 4020d0 <ferror@plt+0x230>
  402100:	mov	w0, w19
  402104:	b	402128 <ferror@plt+0x288>
  402108:	mov	w2, #0x5                   	// #5
  40210c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402110:	add	x1, x1, #0xa10
  402114:	mov	x0, #0x0                   	// #0
  402118:	bl	401e00 <dcgettext@plt>
  40211c:	mov	x1, x22
  402120:	bl	401de0 <warnx@plt>
  402124:	mov	w0, #0xffffffff            	// #-1
  402128:	ldp	x19, x20, [sp, #16]
  40212c:	ldp	x21, x22, [sp, #32]
  402130:	ldr	x23, [sp, #48]
  402134:	ldp	x29, x30, [sp], #64
  402138:	ret
  40213c:	stp	x29, x30, [sp, #-32]!
  402140:	mov	x29, sp
  402144:	stp	x19, x20, [sp, #16]
  402148:	adrp	x0, 418000 <ferror@plt+0x16160>
  40214c:	ldr	x20, [x0, #648]
  402150:	bl	401e50 <__errno_location@plt>
  402154:	mov	x19, x0
  402158:	str	wzr, [x0]
  40215c:	mov	x0, x20
  402160:	bl	401ea0 <ferror@plt>
  402164:	cbz	w0, 4021ac <ferror@plt+0x30c>
  402168:	ldr	w0, [x19]
  40216c:	cmp	w0, #0x9
  402170:	b.eq	40217c <ferror@plt+0x2dc>  // b.none
  402174:	cmp	w0, #0x20
  402178:	b.ne	4021d8 <ferror@plt+0x338>  // b.any
  40217c:	adrp	x0, 418000 <ferror@plt+0x16160>
  402180:	ldr	x20, [x0, #624]
  402184:	str	wzr, [x19]
  402188:	mov	x0, x20
  40218c:	bl	401ea0 <ferror@plt>
  402190:	cbz	w0, 402218 <ferror@plt+0x378>
  402194:	ldr	w0, [x19]
  402198:	cmp	w0, #0x9
  40219c:	b.ne	402244 <ferror@plt+0x3a4>  // b.any
  4021a0:	ldp	x19, x20, [sp, #16]
  4021a4:	ldp	x29, x30, [sp], #32
  4021a8:	ret
  4021ac:	mov	x0, x20
  4021b0:	bl	401dc0 <fflush@plt>
  4021b4:	cbnz	w0, 402168 <ferror@plt+0x2c8>
  4021b8:	mov	x0, x20
  4021bc:	bl	401b50 <fileno@plt>
  4021c0:	tbnz	w0, #31, 402168 <ferror@plt+0x2c8>
  4021c4:	bl	401a60 <dup@plt>
  4021c8:	tbnz	w0, #31, 402168 <ferror@plt+0x2c8>
  4021cc:	bl	401c50 <close@plt>
  4021d0:	cbz	w0, 40217c <ferror@plt+0x2dc>
  4021d4:	b	402168 <ferror@plt+0x2c8>
  4021d8:	cbz	w0, 4021fc <ferror@plt+0x35c>
  4021dc:	mov	w2, #0x5                   	// #5
  4021e0:	adrp	x1, 405000 <ferror@plt+0x3160>
  4021e4:	add	x1, x1, #0xa28
  4021e8:	mov	x0, #0x0                   	// #0
  4021ec:	bl	401e00 <dcgettext@plt>
  4021f0:	bl	401cf0 <warn@plt>
  4021f4:	mov	w0, #0x1                   	// #1
  4021f8:	bl	401a10 <_exit@plt>
  4021fc:	mov	w2, #0x5                   	// #5
  402200:	adrp	x1, 405000 <ferror@plt+0x3160>
  402204:	add	x1, x1, #0xa28
  402208:	mov	x0, #0x0                   	// #0
  40220c:	bl	401e00 <dcgettext@plt>
  402210:	bl	401de0 <warnx@plt>
  402214:	b	4021f4 <ferror@plt+0x354>
  402218:	mov	x0, x20
  40221c:	bl	401dc0 <fflush@plt>
  402220:	cbnz	w0, 402194 <ferror@plt+0x2f4>
  402224:	mov	x0, x20
  402228:	bl	401b50 <fileno@plt>
  40222c:	tbnz	w0, #31, 402194 <ferror@plt+0x2f4>
  402230:	bl	401a60 <dup@plt>
  402234:	tbnz	w0, #31, 402194 <ferror@plt+0x2f4>
  402238:	bl	401c50 <close@plt>
  40223c:	cbz	w0, 4021a0 <ferror@plt+0x300>
  402240:	b	402194 <ferror@plt+0x2f4>
  402244:	mov	w0, #0x1                   	// #1
  402248:	bl	401a10 <_exit@plt>
  40224c:	stp	x29, x30, [sp, #-160]!
  402250:	mov	x29, sp
  402254:	cbz	x0, 4022c8 <ferror@plt+0x428>
  402258:	stp	x23, x24, [sp, #48]
  40225c:	mov	x24, x1
  402260:	cbz	x1, 4022fc <ferror@plt+0x45c>
  402264:	mov	x1, #0x0                   	// #0
  402268:	bl	401c30 <scols_table_new_line@plt>
  40226c:	adrp	x1, 418000 <ferror@plt+0x16160>
  402270:	str	x0, [x1, #720]
  402274:	cbz	x0, 40232c <ferror@plt+0x48c>
  402278:	stp	x21, x22, [sp, #32]
  40227c:	add	x1, sp, #0x90
  402280:	mov	x0, x24
  402284:	bl	401df0 <uuid_parse@plt>
  402288:	mov	w22, w0
  40228c:	cbz	w0, 402354 <ferror@plt+0x4b4>
  402290:	mov	w21, #0xffffffff            	// #-1
  402294:	mov	w23, w21
  402298:	mov	w22, #0x1                   	// #1
  40229c:	adrp	x0, 418000 <ferror@plt+0x16160>
  4022a0:	ldr	x0, [x0, #680]
  4022a4:	cbz	x0, 40290c <ferror@plt+0xa6c>
  4022a8:	stp	x19, x20, [sp, #16]
  4022ac:	str	x25, [sp, #64]
  4022b0:	mov	x19, #0x0                   	// #0
  4022b4:	adrp	x20, 418000 <ferror@plt+0x16160>
  4022b8:	add	x20, x20, #0x2a8
  4022bc:	adrp	x25, 405000 <ferror@plt+0x3160>
  4022c0:	add	x25, x25, #0xaf8
  4022c4:	b	4023f8 <ferror@plt+0x558>
  4022c8:	stp	x19, x20, [sp, #16]
  4022cc:	stp	x21, x22, [sp, #32]
  4022d0:	stp	x23, x24, [sp, #48]
  4022d4:	str	x25, [sp, #64]
  4022d8:	adrp	x3, 405000 <ferror@plt+0x3160>
  4022dc:	add	x3, x3, #0xec0
  4022e0:	add	x3, x3, #0xa8
  4022e4:	mov	w2, #0x95                  	// #149
  4022e8:	adrp	x1, 405000 <ferror@plt+0x3160>
  4022ec:	add	x1, x1, #0x9c0
  4022f0:	adrp	x0, 405000 <ferror@plt+0x3160>
  4022f4:	add	x0, x0, #0xa38
  4022f8:	bl	401e40 <__assert_fail@plt>
  4022fc:	stp	x19, x20, [sp, #16]
  402300:	stp	x21, x22, [sp, #32]
  402304:	str	x25, [sp, #64]
  402308:	adrp	x3, 405000 <ferror@plt+0x3160>
  40230c:	add	x3, x3, #0xec0
  402310:	add	x3, x3, #0xa8
  402314:	mov	w2, #0x96                  	// #150
  402318:	adrp	x1, 405000 <ferror@plt+0x3160>
  40231c:	add	x1, x1, #0x9c0
  402320:	adrp	x0, 405000 <ferror@plt+0x3160>
  402324:	add	x0, x0, #0xa40
  402328:	bl	401e40 <__assert_fail@plt>
  40232c:	stp	x19, x20, [sp, #16]
  402330:	stp	x21, x22, [sp, #32]
  402334:	str	x25, [sp, #64]
  402338:	mov	w2, #0x5                   	// #5
  40233c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402340:	add	x1, x1, #0xa48
  402344:	bl	401e00 <dcgettext@plt>
  402348:	mov	x1, x0
  40234c:	mov	w0, #0x1                   	// #1
  402350:	bl	401e10 <errx@plt>
  402354:	add	x0, sp, #0x90
  402358:	bl	401c10 <uuid_variant@plt>
  40235c:	mov	w23, w0
  402360:	add	x0, sp, #0x90
  402364:	bl	401da0 <uuid_type@plt>
  402368:	mov	w21, w0
  40236c:	b	40229c <ferror@plt+0x3fc>
  402370:	cmp	w0, #0x3
  402374:	b.ne	4028e0 <ferror@plt+0xa40>  // b.any
  402378:	cbnz	w22, 402888 <ferror@plt+0x9e8>
  40237c:	cmp	w23, #0x1
  402380:	ccmp	w21, #0x1, #0x0, eq  // eq = none
  402384:	b.ne	4023e8 <ferror@plt+0x548>  // b.any
  402388:	add	x1, sp, #0x50
  40238c:	add	x0, sp, #0x90
  402390:	bl	401d90 <uuid_time@plt>
  402394:	mov	x3, #0x2a                  	// #42
  402398:	add	x2, sp, #0x60
  40239c:	mov	w1, #0x17                  	// #23
  4023a0:	add	x0, sp, #0x50
  4023a4:	bl	40569c <ferror@plt+0x37fc>
  4023a8:	add	x0, sp, #0x60
  4023ac:	bl	401c20 <strdup@plt>
  4023b0:	mov	x2, x0
  4023b4:	cbnz	x0, 4023d8 <ferror@plt+0x538>
  4023b8:	adrp	x1, 405000 <ferror@plt+0x3160>
  4023bc:	add	x1, x1, #0xa68
  4023c0:	mov	w0, #0x1                   	// #1
  4023c4:	bl	401e80 <err@plt>
  4023c8:	mov	x0, x24
  4023cc:	bl	401c20 <strdup@plt>
  4023d0:	mov	x2, x0
  4023d4:	cbz	x0, 402464 <ferror@plt+0x5c4>
  4023d8:	mov	x1, x19
  4023dc:	ldr	x0, [x20, #40]
  4023e0:	bl	401a70 <scols_line_refer_data@plt>
  4023e4:	cbnz	w0, 4028e4 <ferror@plt+0xa44>
  4023e8:	add	x19, x19, #0x1
  4023ec:	ldr	x0, [x20]
  4023f0:	cmp	x0, x19
  4023f4:	b.ls	402904 <ferror@plt+0xa64>  // b.plast
  4023f8:	mov	x0, x19
  4023fc:	bl	402000 <ferror@plt+0x160>
  402400:	cmp	w0, #0x2
  402404:	b.eq	40255c <ferror@plt+0x6bc>  // b.none
  402408:	b.gt	402370 <ferror@plt+0x4d0>
  40240c:	cbz	w0, 4023c8 <ferror@plt+0x528>
  402410:	cmp	w0, #0x1
  402414:	b.ne	4028e0 <ferror@plt+0xa40>  // b.any
  402418:	cbnz	w22, 402474 <ferror@plt+0x5d4>
  40241c:	cmp	w23, #0x1
  402420:	b.eq	4024f0 <ferror@plt+0x650>  // b.none
  402424:	cmp	w23, #0x2
  402428:	b.eq	402514 <ferror@plt+0x674>  // b.none
  40242c:	cbz	w23, 4024cc <ferror@plt+0x62c>
  402430:	mov	w2, #0x5                   	// #5
  402434:	adrp	x1, 405000 <ferror@plt+0x3160>
  402438:	add	x1, x1, #0xac8
  40243c:	mov	x0, #0x0                   	// #0
  402440:	bl	401e00 <dcgettext@plt>
  402444:	cbz	x0, 402538 <ferror@plt+0x698>
  402448:	bl	401c20 <strdup@plt>
  40244c:	mov	x2, x0
  402450:	cbnz	x0, 4023d8 <ferror@plt+0x538>
  402454:	adrp	x1, 405000 <ferror@plt+0x3160>
  402458:	add	x1, x1, #0xa68
  40245c:	mov	w0, #0x1                   	// #1
  402460:	bl	401e80 <err@plt>
  402464:	adrp	x1, 405000 <ferror@plt+0x3160>
  402468:	add	x1, x1, #0xa68
  40246c:	mov	w0, #0x1                   	// #1
  402470:	bl	401e80 <err@plt>
  402474:	mov	w2, #0x5                   	// #5
  402478:	adrp	x1, 405000 <ferror@plt+0x3160>
  40247c:	add	x1, x1, #0xa80
  402480:	mov	x0, #0x0                   	// #0
  402484:	bl	401e00 <dcgettext@plt>
  402488:	cbz	x0, 4024a8 <ferror@plt+0x608>
  40248c:	bl	401c20 <strdup@plt>
  402490:	mov	x2, x0
  402494:	cbnz	x0, 4023d8 <ferror@plt+0x538>
  402498:	adrp	x1, 405000 <ferror@plt+0x3160>
  40249c:	add	x1, x1, #0xa68
  4024a0:	mov	w0, #0x1                   	// #1
  4024a4:	bl	401e80 <err@plt>
  4024a8:	adrp	x3, 405000 <ferror@plt+0x3160>
  4024ac:	add	x3, x3, #0xec0
  4024b0:	add	x3, x3, #0xb8
  4024b4:	mov	w2, #0x4a                  	// #74
  4024b8:	adrp	x1, 405000 <ferror@plt+0x3160>
  4024bc:	add	x1, x1, #0xa88
  4024c0:	adrp	x0, 405000 <ferror@plt+0x3160>
  4024c4:	add	x0, x0, #0xaa0
  4024c8:	bl	401e40 <__assert_fail@plt>
  4024cc:	adrp	x0, 405000 <ferror@plt+0x3160>
  4024d0:	add	x0, x0, #0xaa8
  4024d4:	bl	401c20 <strdup@plt>
  4024d8:	mov	x2, x0
  4024dc:	cbnz	x0, 4023d8 <ferror@plt+0x538>
  4024e0:	adrp	x1, 405000 <ferror@plt+0x3160>
  4024e4:	add	x1, x1, #0xa68
  4024e8:	mov	w0, #0x1                   	// #1
  4024ec:	bl	401e80 <err@plt>
  4024f0:	adrp	x0, 405000 <ferror@plt+0x3160>
  4024f4:	add	x0, x0, #0xab0
  4024f8:	bl	401c20 <strdup@plt>
  4024fc:	mov	x2, x0
  402500:	cbnz	x0, 4023d8 <ferror@plt+0x538>
  402504:	adrp	x1, 405000 <ferror@plt+0x3160>
  402508:	add	x1, x1, #0xa68
  40250c:	mov	w0, #0x1                   	// #1
  402510:	bl	401e80 <err@plt>
  402514:	adrp	x0, 405000 <ferror@plt+0x3160>
  402518:	add	x0, x0, #0xab8
  40251c:	bl	401c20 <strdup@plt>
  402520:	mov	x2, x0
  402524:	cbnz	x0, 4023d8 <ferror@plt+0x538>
  402528:	adrp	x1, 405000 <ferror@plt+0x3160>
  40252c:	add	x1, x1, #0xa68
  402530:	mov	w0, #0x1                   	// #1
  402534:	bl	401e80 <err@plt>
  402538:	adrp	x3, 405000 <ferror@plt+0x3160>
  40253c:	add	x3, x3, #0xec0
  402540:	add	x3, x3, #0xb8
  402544:	mov	w2, #0x4a                  	// #74
  402548:	adrp	x1, 405000 <ferror@plt+0x3160>
  40254c:	add	x1, x1, #0xa88
  402550:	adrp	x0, 405000 <ferror@plt+0x3160>
  402554:	add	x0, x0, #0xaa0
  402558:	bl	401e40 <__assert_fail@plt>
  40255c:	cbnz	w22, 4025a0 <ferror@plt+0x700>
  402560:	cmp	w21, #0x3
  402564:	b.eq	402760 <ferror@plt+0x8c0>  // b.none
  402568:	b.gt	402648 <ferror@plt+0x7a8>
  40256c:	cmp	w21, #0x1
  402570:	b.eq	402708 <ferror@plt+0x868>  // b.none
  402574:	cmp	w21, #0x2
  402578:	b.ne	4025f8 <ferror@plt+0x758>  // b.any
  40257c:	adrp	x0, 405000 <ferror@plt+0x3160>
  402580:	add	x0, x0, #0xab0
  402584:	bl	401c20 <strdup@plt>
  402588:	mov	x2, x0
  40258c:	cbnz	x0, 4023d8 <ferror@plt+0x538>
  402590:	adrp	x1, 405000 <ferror@plt+0x3160>
  402594:	add	x1, x1, #0xa68
  402598:	mov	w0, #0x1                   	// #1
  40259c:	bl	401e80 <err@plt>
  4025a0:	mov	w2, #0x5                   	// #5
  4025a4:	adrp	x1, 405000 <ferror@plt+0x3160>
  4025a8:	add	x1, x1, #0xa80
  4025ac:	mov	x0, #0x0                   	// #0
  4025b0:	bl	401e00 <dcgettext@plt>
  4025b4:	cbz	x0, 4025d4 <ferror@plt+0x734>
  4025b8:	bl	401c20 <strdup@plt>
  4025bc:	mov	x2, x0
  4025c0:	cbnz	x0, 4023d8 <ferror@plt+0x538>
  4025c4:	adrp	x1, 405000 <ferror@plt+0x3160>
  4025c8:	add	x1, x1, #0xa68
  4025cc:	mov	w0, #0x1                   	// #1
  4025d0:	bl	401e80 <err@plt>
  4025d4:	adrp	x3, 405000 <ferror@plt+0x3160>
  4025d8:	add	x3, x3, #0xec0
  4025dc:	add	x3, x3, #0xb8
  4025e0:	mov	w2, #0x4a                  	// #74
  4025e4:	adrp	x1, 405000 <ferror@plt+0x3160>
  4025e8:	add	x1, x1, #0xa88
  4025ec:	adrp	x0, 405000 <ferror@plt+0x3160>
  4025f0:	add	x0, x0, #0xaa0
  4025f4:	bl	401e40 <__assert_fail@plt>
  4025f8:	cbnz	w21, 402830 <ferror@plt+0x990>
  4025fc:	adrp	x1, 405000 <ferror@plt+0x3160>
  402600:	add	x1, x1, #0xad0
  402604:	mov	x0, x24
  402608:	bl	401d70 <strspn@plt>
  40260c:	cmp	x0, #0x24
  402610:	b.eq	40268c <ferror@plt+0x7ec>  // b.none
  402614:	mov	w2, #0x5                   	// #5
  402618:	adrp	x1, 405000 <ferror@plt+0x3160>
  40261c:	add	x1, x1, #0xae0
  402620:	mov	x0, #0x0                   	// #0
  402624:	bl	401e00 <dcgettext@plt>
  402628:	cbz	x0, 4026e4 <ferror@plt+0x844>
  40262c:	bl	401c20 <strdup@plt>
  402630:	mov	x2, x0
  402634:	cbnz	x0, 4023d8 <ferror@plt+0x538>
  402638:	adrp	x1, 405000 <ferror@plt+0x3160>
  40263c:	add	x1, x1, #0xa68
  402640:	mov	w0, #0x1                   	// #1
  402644:	bl	401e80 <err@plt>
  402648:	cmp	w21, #0x4
  40264c:	b.eq	4027b4 <ferror@plt+0x914>  // b.none
  402650:	cmp	w21, #0x5
  402654:	b.ne	402830 <ferror@plt+0x990>  // b.any
  402658:	mov	w2, #0x5                   	// #5
  40265c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402660:	add	x1, x1, #0xb10
  402664:	mov	x0, #0x0                   	// #0
  402668:	bl	401e00 <dcgettext@plt>
  40266c:	cbz	x0, 40280c <ferror@plt+0x96c>
  402670:	bl	401c20 <strdup@plt>
  402674:	mov	x2, x0
  402678:	cbnz	x0, 4023d8 <ferror@plt+0x538>
  40267c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402680:	add	x1, x1, #0xa68
  402684:	mov	w0, #0x1                   	// #1
  402688:	bl	401e80 <err@plt>
  40268c:	mov	w2, #0x5                   	// #5
  402690:	adrp	x1, 405000 <ferror@plt+0x3160>
  402694:	add	x1, x1, #0xad8
  402698:	mov	x0, #0x0                   	// #0
  40269c:	bl	401e00 <dcgettext@plt>
  4026a0:	cbz	x0, 4026c0 <ferror@plt+0x820>
  4026a4:	bl	401c20 <strdup@plt>
  4026a8:	mov	x2, x0
  4026ac:	cbnz	x0, 4023d8 <ferror@plt+0x538>
  4026b0:	adrp	x1, 405000 <ferror@plt+0x3160>
  4026b4:	add	x1, x1, #0xa68
  4026b8:	mov	w0, #0x1                   	// #1
  4026bc:	bl	401e80 <err@plt>
  4026c0:	adrp	x3, 405000 <ferror@plt+0x3160>
  4026c4:	add	x3, x3, #0xec0
  4026c8:	add	x3, x3, #0xb8
  4026cc:	mov	w2, #0x4a                  	// #74
  4026d0:	adrp	x1, 405000 <ferror@plt+0x3160>
  4026d4:	add	x1, x1, #0xa88
  4026d8:	adrp	x0, 405000 <ferror@plt+0x3160>
  4026dc:	add	x0, x0, #0xaa0
  4026e0:	bl	401e40 <__assert_fail@plt>
  4026e4:	adrp	x3, 405000 <ferror@plt+0x3160>
  4026e8:	add	x3, x3, #0xec0
  4026ec:	add	x3, x3, #0xb8
  4026f0:	mov	w2, #0x4a                  	// #74
  4026f4:	adrp	x1, 405000 <ferror@plt+0x3160>
  4026f8:	add	x1, x1, #0xa88
  4026fc:	adrp	x0, 405000 <ferror@plt+0x3160>
  402700:	add	x0, x0, #0xaa0
  402704:	bl	401e40 <__assert_fail@plt>
  402708:	mov	w2, #0x5                   	// #5
  40270c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402710:	add	x1, x1, #0xae8
  402714:	mov	x0, #0x0                   	// #0
  402718:	bl	401e00 <dcgettext@plt>
  40271c:	cbz	x0, 40273c <ferror@plt+0x89c>
  402720:	bl	401c20 <strdup@plt>
  402724:	mov	x2, x0
  402728:	cbnz	x0, 4023d8 <ferror@plt+0x538>
  40272c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402730:	add	x1, x1, #0xa68
  402734:	mov	w0, #0x1                   	// #1
  402738:	bl	401e80 <err@plt>
  40273c:	adrp	x3, 405000 <ferror@plt+0x3160>
  402740:	add	x3, x3, #0xec0
  402744:	add	x3, x3, #0xb8
  402748:	mov	w2, #0x4a                  	// #74
  40274c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402750:	add	x1, x1, #0xa88
  402754:	adrp	x0, 405000 <ferror@plt+0x3160>
  402758:	add	x0, x0, #0xaa0
  40275c:	bl	401e40 <__assert_fail@plt>
  402760:	mov	w2, #0x5                   	// #5
  402764:	mov	x1, x25
  402768:	mov	x0, #0x0                   	// #0
  40276c:	bl	401e00 <dcgettext@plt>
  402770:	cbz	x0, 402790 <ferror@plt+0x8f0>
  402774:	bl	401c20 <strdup@plt>
  402778:	mov	x2, x0
  40277c:	cbnz	x0, 4023d8 <ferror@plt+0x538>
  402780:	adrp	x1, 405000 <ferror@plt+0x3160>
  402784:	add	x1, x1, #0xa68
  402788:	mov	w0, #0x1                   	// #1
  40278c:	bl	401e80 <err@plt>
  402790:	adrp	x3, 405000 <ferror@plt+0x3160>
  402794:	add	x3, x3, #0xec0
  402798:	add	x3, x3, #0xb8
  40279c:	mov	w2, #0x4a                  	// #74
  4027a0:	adrp	x1, 405000 <ferror@plt+0x3160>
  4027a4:	add	x1, x1, #0xa88
  4027a8:	adrp	x0, 405000 <ferror@plt+0x3160>
  4027ac:	add	x0, x0, #0xaa0
  4027b0:	bl	401e40 <__assert_fail@plt>
  4027b4:	mov	w2, #0x5                   	// #5
  4027b8:	adrp	x1, 405000 <ferror@plt+0x3160>
  4027bc:	add	x1, x1, #0xb08
  4027c0:	mov	x0, #0x0                   	// #0
  4027c4:	bl	401e00 <dcgettext@plt>
  4027c8:	cbz	x0, 4027e8 <ferror@plt+0x948>
  4027cc:	bl	401c20 <strdup@plt>
  4027d0:	mov	x2, x0
  4027d4:	cbnz	x0, 4023d8 <ferror@plt+0x538>
  4027d8:	adrp	x1, 405000 <ferror@plt+0x3160>
  4027dc:	add	x1, x1, #0xa68
  4027e0:	mov	w0, #0x1                   	// #1
  4027e4:	bl	401e80 <err@plt>
  4027e8:	adrp	x3, 405000 <ferror@plt+0x3160>
  4027ec:	add	x3, x3, #0xec0
  4027f0:	add	x3, x3, #0xb8
  4027f4:	mov	w2, #0x4a                  	// #74
  4027f8:	adrp	x1, 405000 <ferror@plt+0x3160>
  4027fc:	add	x1, x1, #0xa88
  402800:	adrp	x0, 405000 <ferror@plt+0x3160>
  402804:	add	x0, x0, #0xaa0
  402808:	bl	401e40 <__assert_fail@plt>
  40280c:	adrp	x3, 405000 <ferror@plt+0x3160>
  402810:	add	x3, x3, #0xec0
  402814:	add	x3, x3, #0xb8
  402818:	mov	w2, #0x4a                  	// #74
  40281c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402820:	add	x1, x1, #0xa88
  402824:	adrp	x0, 405000 <ferror@plt+0x3160>
  402828:	add	x0, x0, #0xaa0
  40282c:	bl	401e40 <__assert_fail@plt>
  402830:	mov	w2, #0x5                   	// #5
  402834:	adrp	x1, 405000 <ferror@plt+0x3160>
  402838:	add	x1, x1, #0xae0
  40283c:	mov	x0, #0x0                   	// #0
  402840:	bl	401e00 <dcgettext@plt>
  402844:	cbz	x0, 402864 <ferror@plt+0x9c4>
  402848:	bl	401c20 <strdup@plt>
  40284c:	mov	x2, x0
  402850:	cbnz	x0, 4023d8 <ferror@plt+0x538>
  402854:	adrp	x1, 405000 <ferror@plt+0x3160>
  402858:	add	x1, x1, #0xa68
  40285c:	mov	w0, #0x1                   	// #1
  402860:	bl	401e80 <err@plt>
  402864:	adrp	x3, 405000 <ferror@plt+0x3160>
  402868:	add	x3, x3, #0xec0
  40286c:	add	x3, x3, #0xb8
  402870:	mov	w2, #0x4a                  	// #74
  402874:	adrp	x1, 405000 <ferror@plt+0x3160>
  402878:	add	x1, x1, #0xa88
  40287c:	adrp	x0, 405000 <ferror@plt+0x3160>
  402880:	add	x0, x0, #0xaa0
  402884:	bl	401e40 <__assert_fail@plt>
  402888:	mov	w2, #0x5                   	// #5
  40288c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402890:	add	x1, x1, #0xa80
  402894:	mov	x0, #0x0                   	// #0
  402898:	bl	401e00 <dcgettext@plt>
  40289c:	cbz	x0, 4028bc <ferror@plt+0xa1c>
  4028a0:	bl	401c20 <strdup@plt>
  4028a4:	mov	x2, x0
  4028a8:	cbnz	x0, 4023d8 <ferror@plt+0x538>
  4028ac:	adrp	x1, 405000 <ferror@plt+0x3160>
  4028b0:	add	x1, x1, #0xa68
  4028b4:	mov	w0, #0x1                   	// #1
  4028b8:	bl	401e80 <err@plt>
  4028bc:	adrp	x3, 405000 <ferror@plt+0x3160>
  4028c0:	add	x3, x3, #0xec0
  4028c4:	add	x3, x3, #0xb8
  4028c8:	mov	w2, #0x4a                  	// #74
  4028cc:	adrp	x1, 405000 <ferror@plt+0x3160>
  4028d0:	add	x1, x1, #0xa88
  4028d4:	adrp	x0, 405000 <ferror@plt+0x3160>
  4028d8:	add	x0, x0, #0xaa0
  4028dc:	bl	401e40 <__assert_fail@plt>
  4028e0:	bl	401c80 <abort@plt>
  4028e4:	mov	w2, #0x5                   	// #5
  4028e8:	adrp	x1, 405000 <ferror@plt+0x3160>
  4028ec:	add	x1, x1, #0xb20
  4028f0:	mov	x0, #0x0                   	// #0
  4028f4:	bl	401e00 <dcgettext@plt>
  4028f8:	mov	x1, x0
  4028fc:	mov	w0, #0x1                   	// #1
  402900:	bl	401e10 <errx@plt>
  402904:	ldp	x19, x20, [sp, #16]
  402908:	ldr	x25, [sp, #64]
  40290c:	ldp	x21, x22, [sp, #32]
  402910:	ldp	x23, x24, [sp, #48]
  402914:	ldp	x29, x30, [sp], #160
  402918:	ret
  40291c:	stp	x29, x30, [sp, #-160]!
  402920:	mov	x29, sp
  402924:	stp	x19, x20, [sp, #16]
  402928:	stp	x21, x22, [sp, #32]
  40292c:	stp	x23, x24, [sp, #48]
  402930:	stp	x25, x26, [sp, #64]
  402934:	stp	x27, x28, [sp, #80]
  402938:	mov	w22, w0
  40293c:	mov	x23, x1
  402940:	str	xzr, [sp, #152]
  402944:	adrp	x1, 405000 <ferror@plt+0x3160>
  402948:	add	x1, x1, #0xbd8
  40294c:	mov	w0, #0x6                   	// #6
  402950:	bl	401e90 <setlocale@plt>
  402954:	adrp	x19, 405000 <ferror@plt+0x3160>
  402958:	add	x19, x19, #0xb60
  40295c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402960:	add	x1, x1, #0xb48
  402964:	mov	x0, x19
  402968:	bl	401ba0 <bindtextdomain@plt>
  40296c:	mov	x0, x19
  402970:	bl	401cc0 <textdomain@plt>
  402974:	adrp	x0, 402000 <ferror@plt+0x160>
  402978:	add	x0, x0, #0x13c
  40297c:	bl	405988 <ferror@plt+0x3ae8>
  402980:	mov	w26, #0x0                   	// #0
  402984:	str	wzr, [sp, #108]
  402988:	mov	w27, #0x0                   	// #0
  40298c:	str	xzr, [sp, #96]
  402990:	adrp	x21, 405000 <ferror@plt+0x3160>
  402994:	add	x21, x21, #0xec0
  402998:	add	x25, x21, #0xc0
  40299c:	adrp	x24, 405000 <ferror@plt+0x3160>
  4029a0:	add	x24, x24, #0xdc8
  4029a4:	mov	w20, #0x1                   	// #1
  4029a8:	adrp	x28, 418000 <ferror@plt+0x16160>
  4029ac:	b	402cb8 <ferror@plt+0xe18>
  4029b0:	ldr	w1, [x3, #4]!
  4029b4:	cmp	w1, #0x0
  4029b8:	ccmp	w0, w1, #0x1, ne  // ne = any
  4029bc:	b.ge	4029f0 <ferror@plt+0xb50>  // b.tcont
  4029c0:	b	4029c8 <ferror@plt+0xb28>
  4029c4:	str	w0, [x2]
  4029c8:	ldr	w1, [x19, #64]!
  4029cc:	add	x2, x2, #0x4
  4029d0:	cmp	w1, #0x0
  4029d4:	ccmp	w0, w1, #0x1, ne  // ne = any
  4029d8:	b.lt	402ad8 <ferror@plt+0xc38>  // b.tstop
  4029dc:	ldr	w1, [x19]
  4029e0:	cmp	w1, #0x0
  4029e4:	mov	x3, x19
  4029e8:	ccmp	w0, w1, #0x1, ne  // ne = any
  4029ec:	b.lt	4029c8 <ferror@plt+0xb28>  // b.tstop
  4029f0:	cmp	w0, w1
  4029f4:	b.ne	4029b0 <ferror@plt+0xb10>  // b.any
  4029f8:	ldr	w1, [x2]
  4029fc:	cbz	w1, 4029c4 <ferror@plt+0xb24>
  402a00:	cmp	w0, w1
  402a04:	b.eq	4029c8 <ferror@plt+0xb28>  // b.none
  402a08:	adrp	x0, 418000 <ferror@plt+0x16160>
  402a0c:	ldr	x20, [x0, #624]
  402a10:	mov	w2, #0x5                   	// #5
  402a14:	adrp	x1, 405000 <ferror@plt+0x3160>
  402a18:	add	x1, x1, #0xb70
  402a1c:	mov	x0, #0x0                   	// #0
  402a20:	bl	401e00 <dcgettext@plt>
  402a24:	adrp	x1, 418000 <ferror@plt+0x16160>
  402a28:	ldr	x2, [x1, #664]
  402a2c:	mov	x1, x0
  402a30:	mov	x0, x20
  402a34:	bl	401e60 <fprintf@plt>
  402a38:	mov	x20, #0x0                   	// #0
  402a3c:	adrp	x22, 405000 <ferror@plt+0x3160>
  402a40:	add	x22, x22, #0xb40
  402a44:	adrp	x21, 405000 <ferror@plt+0x3160>
  402a48:	add	x21, x21, #0xec0
  402a4c:	adrp	x23, 405000 <ferror@plt+0x3160>
  402a50:	b	402a78 <ferror@plt+0xbd8>
  402a54:	cbz	x2, 402a9c <ferror@plt+0xbfc>
  402a58:	adrp	x1, 405000 <ferror@plt+0x3160>
  402a5c:	add	x1, x1, #0xb98
  402a60:	adrp	x0, 418000 <ferror@plt+0x16160>
  402a64:	ldr	x0, [x0, #624]
  402a68:	bl	401e60 <fprintf@plt>
  402a6c:	add	x20, x20, #0x4
  402a70:	cmp	x20, #0x3c
  402a74:	b.eq	402ac0 <ferror@plt+0xc20>  // b.none
  402a78:	ldr	w3, [x19, x20]
  402a7c:	cbz	w3, 402ac0 <ferror@plt+0xc20>
  402a80:	mov	x2, x22
  402a84:	add	x0, x21, #0xc0
  402a88:	ldr	w1, [x0, #24]
  402a8c:	cmp	w3, w1
  402a90:	b.eq	402a54 <ferror@plt+0xbb4>  // b.none
  402a94:	ldr	x2, [x0, #32]!
  402a98:	cbnz	x2, 402a88 <ferror@plt+0xbe8>
  402a9c:	sub	w0, w3, #0x21
  402aa0:	cmp	w0, #0x5d
  402aa4:	b.hi	402a6c <ferror@plt+0xbcc>  // b.pmore
  402aa8:	mov	w2, w3
  402aac:	add	x1, x23, #0xba0
  402ab0:	adrp	x0, 418000 <ferror@plt+0x16160>
  402ab4:	ldr	x0, [x0, #624]
  402ab8:	bl	401e60 <fprintf@plt>
  402abc:	b	402a6c <ferror@plt+0xbcc>
  402ac0:	adrp	x0, 418000 <ferror@plt+0x16160>
  402ac4:	ldr	x1, [x0, #624]
  402ac8:	mov	w0, #0xa                   	// #10
  402acc:	bl	401b00 <fputc@plt>
  402ad0:	mov	w0, #0x1                   	// #1
  402ad4:	bl	401a50 <exit@plt>
  402ad8:	cmp	w0, #0x6e
  402adc:	b.eq	402d78 <ferror@plt+0xed8>  // b.none
  402ae0:	b.gt	402cec <ferror@plt+0xe4c>
  402ae4:	cmp	w0, #0x56
  402ae8:	b.eq	402d10 <ferror@plt+0xe70>  // b.none
  402aec:	cmp	w0, #0x68
  402af0:	b.ne	402cac <ferror@plt+0xe0c>  // b.any
  402af4:	mov	w2, #0x5                   	// #5
  402af8:	adrp	x1, 405000 <ferror@plt+0x3160>
  402afc:	add	x1, x1, #0xbd0
  402b00:	mov	x0, #0x0                   	// #0
  402b04:	bl	401e00 <dcgettext@plt>
  402b08:	adrp	x19, 418000 <ferror@plt+0x16160>
  402b0c:	ldr	x1, [x19, #648]
  402b10:	bl	401a40 <fputs@plt>
  402b14:	ldr	x20, [x19, #648]
  402b18:	mov	w2, #0x5                   	// #5
  402b1c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402b20:	add	x1, x1, #0xbe0
  402b24:	mov	x0, #0x0                   	// #0
  402b28:	bl	401e00 <dcgettext@plt>
  402b2c:	adrp	x1, 418000 <ferror@plt+0x16160>
  402b30:	ldr	x2, [x1, #664]
  402b34:	mov	x1, x0
  402b38:	mov	x0, x20
  402b3c:	bl	401e60 <fprintf@plt>
  402b40:	mov	w2, #0x5                   	// #5
  402b44:	adrp	x1, 405000 <ferror@plt+0x3160>
  402b48:	add	x1, x1, #0xc00
  402b4c:	mov	x0, #0x0                   	// #0
  402b50:	bl	401e00 <dcgettext@plt>
  402b54:	ldr	x1, [x19, #648]
  402b58:	bl	401a40 <fputs@plt>
  402b5c:	mov	w2, #0x5                   	// #5
  402b60:	adrp	x1, 405000 <ferror@plt+0x3160>
  402b64:	add	x1, x1, #0xc10
  402b68:	mov	x0, #0x0                   	// #0
  402b6c:	bl	401e00 <dcgettext@plt>
  402b70:	bl	401ca0 <puts@plt>
  402b74:	mov	w2, #0x5                   	// #5
  402b78:	adrp	x1, 405000 <ferror@plt+0x3160>
  402b7c:	add	x1, x1, #0xc40
  402b80:	mov	x0, #0x0                   	// #0
  402b84:	bl	401e00 <dcgettext@plt>
  402b88:	bl	401ca0 <puts@plt>
  402b8c:	mov	w2, #0x5                   	// #5
  402b90:	adrp	x1, 405000 <ferror@plt+0x3160>
  402b94:	add	x1, x1, #0xc70
  402b98:	mov	x0, #0x0                   	// #0
  402b9c:	bl	401e00 <dcgettext@plt>
  402ba0:	bl	401ca0 <puts@plt>
  402ba4:	mov	w2, #0x5                   	// #5
  402ba8:	adrp	x1, 405000 <ferror@plt+0x3160>
  402bac:	add	x1, x1, #0xca8
  402bb0:	mov	x0, #0x0                   	// #0
  402bb4:	bl	401e00 <dcgettext@plt>
  402bb8:	bl	401ca0 <puts@plt>
  402bbc:	mov	w2, #0x5                   	// #5
  402bc0:	adrp	x1, 405000 <ferror@plt+0x3160>
  402bc4:	add	x1, x1, #0xce0
  402bc8:	mov	x0, #0x0                   	// #0
  402bcc:	bl	401e00 <dcgettext@plt>
  402bd0:	mov	x20, x0
  402bd4:	mov	w2, #0x5                   	// #5
  402bd8:	adrp	x1, 405000 <ferror@plt+0x3160>
  402bdc:	add	x1, x1, #0xcf8
  402be0:	mov	x0, #0x0                   	// #0
  402be4:	bl	401e00 <dcgettext@plt>
  402be8:	mov	x4, x0
  402bec:	adrp	x3, 405000 <ferror@plt+0x3160>
  402bf0:	add	x3, x3, #0xd08
  402bf4:	mov	x2, x20
  402bf8:	adrp	x1, 405000 <ferror@plt+0x3160>
  402bfc:	add	x1, x1, #0xd18
  402c00:	adrp	x0, 405000 <ferror@plt+0x3160>
  402c04:	add	x0, x0, #0xd28
  402c08:	bl	401e30 <printf@plt>
  402c0c:	mov	w2, #0x5                   	// #5
  402c10:	adrp	x1, 405000 <ferror@plt+0x3160>
  402c14:	add	x1, x1, #0xd40
  402c18:	mov	x0, #0x0                   	// #0
  402c1c:	bl	401e00 <dcgettext@plt>
  402c20:	ldr	x1, [x19, #648]
  402c24:	bl	401a40 <fputs@plt>
  402c28:	adrp	x19, 405000 <ferror@plt+0x3160>
  402c2c:	add	x19, x19, #0xec0
  402c30:	add	x19, x19, #0x28
  402c34:	mov	x21, #0x0                   	// #0
  402c38:	adrp	x23, 418000 <ferror@plt+0x16160>
  402c3c:	mov	w22, #0x5                   	// #5
  402c40:	adrp	x20, 405000 <ferror@plt+0x3160>
  402c44:	add	x20, x20, #0xd60
  402c48:	ldr	x24, [x23, #648]
  402c4c:	ldr	x25, [x19]
  402c50:	mov	w2, w22
  402c54:	ldr	x1, [x19, #24]
  402c58:	mov	x0, #0x0                   	// #0
  402c5c:	bl	401e00 <dcgettext@plt>
  402c60:	mov	x3, x0
  402c64:	mov	x2, x25
  402c68:	mov	x1, x20
  402c6c:	mov	x0, x24
  402c70:	bl	401e60 <fprintf@plt>
  402c74:	add	x21, x21, #0x1
  402c78:	add	x19, x19, #0x20
  402c7c:	cmp	x21, #0x4
  402c80:	b.ne	402c48 <ferror@plt+0xda8>  // b.any
  402c84:	mov	w2, #0x5                   	// #5
  402c88:	adrp	x1, 405000 <ferror@plt+0x3160>
  402c8c:	add	x1, x1, #0xd70
  402c90:	mov	x0, #0x0                   	// #0
  402c94:	bl	401e00 <dcgettext@plt>
  402c98:	adrp	x1, 405000 <ferror@plt+0x3160>
  402c9c:	add	x1, x1, #0xd90
  402ca0:	bl	401e30 <printf@plt>
  402ca4:	mov	w0, #0x0                   	// #0
  402ca8:	bl	401a50 <exit@plt>
  402cac:	cmp	w0, #0x4a
  402cb0:	b.ne	402d40 <ferror@plt+0xea0>  // b.any
  402cb4:	mov	w27, w20
  402cb8:	mov	x4, #0x0                   	// #0
  402cbc:	mov	x3, x25
  402cc0:	mov	x2, x24
  402cc4:	mov	x1, x23
  402cc8:	mov	w0, w22
  402ccc:	bl	401cd0 <getopt_long@plt>
  402cd0:	cmn	w0, #0x1
  402cd4:	b.eq	402d80 <ferror@plt+0xee0>  // b.none
  402cd8:	cmp	w0, #0x49
  402cdc:	b.le	402ad8 <ferror@plt+0xc38>
  402ce0:	add	x2, sp, #0x98
  402ce4:	add	x19, x21, #0x1a0
  402ce8:	b	4029dc <ferror@plt+0xb3c>
  402cec:	cmp	w0, #0x6f
  402cf0:	b.eq	402d04 <ferror@plt+0xe64>  // b.none
  402cf4:	cmp	w0, #0x72
  402cf8:	b.ne	402d40 <ferror@plt+0xea0>  // b.any
  402cfc:	mov	w26, w20
  402d00:	b	402cb8 <ferror@plt+0xe18>
  402d04:	ldr	x0, [x28, #632]
  402d08:	str	x0, [sp, #96]
  402d0c:	b	402cb8 <ferror@plt+0xe18>
  402d10:	mov	w2, #0x5                   	// #5
  402d14:	adrp	x1, 405000 <ferror@plt+0x3160>
  402d18:	add	x1, x1, #0xba8
  402d1c:	mov	x0, #0x0                   	// #0
  402d20:	bl	401e00 <dcgettext@plt>
  402d24:	adrp	x2, 405000 <ferror@plt+0x3160>
  402d28:	add	x2, x2, #0xbb8
  402d2c:	adrp	x1, 418000 <ferror@plt+0x16160>
  402d30:	ldr	x1, [x1, #664]
  402d34:	bl	401e30 <printf@plt>
  402d38:	mov	w0, #0x0                   	// #0
  402d3c:	bl	401a50 <exit@plt>
  402d40:	adrp	x0, 418000 <ferror@plt+0x16160>
  402d44:	ldr	x19, [x0, #624]
  402d48:	mov	w2, #0x5                   	// #5
  402d4c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402d50:	add	x1, x1, #0xda0
  402d54:	mov	x0, #0x0                   	// #0
  402d58:	bl	401e00 <dcgettext@plt>
  402d5c:	adrp	x1, 418000 <ferror@plt+0x16160>
  402d60:	ldr	x2, [x1, #664]
  402d64:	mov	x1, x0
  402d68:	mov	x0, x19
  402d6c:	bl	401e60 <fprintf@plt>
  402d70:	mov	w0, #0x1                   	// #1
  402d74:	bl	401a50 <exit@plt>
  402d78:	str	w20, [sp, #108]
  402d7c:	b	402cb8 <ferror@plt+0xe18>
  402d80:	adrp	x0, 418000 <ferror@plt+0x16160>
  402d84:	ldr	w20, [x0, #640]
  402d88:	sub	w22, w22, w20
  402d8c:	adrp	x2, 418000 <ferror@plt+0x16160>
  402d90:	add	x1, x2, #0x2a8
  402d94:	ldr	x0, [x2, #680]
  402d98:	add	x1, x1, #0x8
  402d9c:	str	wzr, [x1, x0, lsl #2]
  402da0:	add	x3, x0, #0x1
  402da4:	mov	w4, #0x1                   	// #1
  402da8:	str	w4, [x1, x3, lsl #2]
  402dac:	add	x3, x0, #0x2
  402db0:	mov	w4, #0x2                   	// #2
  402db4:	str	w4, [x1, x3, lsl #2]
  402db8:	add	x3, x0, #0x4
  402dbc:	str	x3, [x2, #680]
  402dc0:	add	x0, x0, #0x3
  402dc4:	mov	w2, #0x3                   	// #3
  402dc8:	str	w2, [x1, x0, lsl #2]
  402dcc:	ldr	x0, [sp, #96]
  402dd0:	cbz	x0, 402df0 <ferror@plt+0xf50>
  402dd4:	adrp	x3, 418000 <ferror@plt+0x16160>
  402dd8:	add	x3, x3, #0x2a8
  402ddc:	adrp	x4, 402000 <ferror@plt+0x160>
  402de0:	add	x4, x4, #0x78
  402de4:	mov	x2, #0x8                   	// #8
  402de8:	bl	404390 <ferror@plt+0x24f0>
  402dec:	tbnz	w0, #31, 402f60 <ferror@plt+0x10c0>
  402df0:	mov	w0, #0x0                   	// #0
  402df4:	bl	401e70 <scols_init_debug@plt>
  402df8:	bl	401bf0 <scols_new_table@plt>
  402dfc:	mov	x21, x0
  402e00:	cbz	x0, 402ed0 <ferror@plt+0x1030>
  402e04:	cbnz	w27, 402ef0 <ferror@plt+0x1050>
  402e08:	ldr	w1, [sp, #108]
  402e0c:	mov	x0, x21
  402e10:	bl	401ab0 <scols_table_enable_noheadings@plt>
  402e14:	mov	w1, w26
  402e18:	mov	x0, x21
  402e1c:	bl	401b10 <scols_table_enable_raw@plt>
  402e20:	adrp	x0, 418000 <ferror@plt+0x16160>
  402e24:	ldr	x0, [x0, #680]
  402e28:	cbz	x0, 402e78 <ferror@plt+0xfd8>
  402e2c:	mov	x19, #0x0                   	// #0
  402e30:	adrp	x24, 405000 <ferror@plt+0x3160>
  402e34:	add	x24, x24, #0xec0
  402e38:	add	x24, x24, #0x28
  402e3c:	adrp	x25, 418000 <ferror@plt+0x16160>
  402e40:	sxtw	x0, w19
  402e44:	bl	402000 <ferror@plt+0x160>
  402e48:	sbfiz	x0, x0, #5, #32
  402e4c:	add	x1, x24, x0
  402e50:	ldr	w2, [x1, #16]
  402e54:	ldr	d0, [x1, #8]
  402e58:	ldr	x1, [x24, x0]
  402e5c:	mov	x0, x21
  402e60:	bl	401ac0 <scols_table_new_column@plt>
  402e64:	cbz	x0, 402f0c <ferror@plt+0x106c>
  402e68:	add	x19, x19, #0x1
  402e6c:	ldr	x0, [x25, #680]
  402e70:	cmp	x19, x0
  402e74:	b.cc	402e40 <ferror@plt+0xfa0>  // b.lo, b.ul, b.last
  402e78:	sxtw	x24, w22
  402e7c:	cbz	w22, 402f28 <ferror@plt+0x1088>
  402e80:	add	x20, x23, w20, sxtw #3
  402e84:	mov	x19, #0x0                   	// #0
  402e88:	ldr	x1, [x20, x19, lsl #3]
  402e8c:	mov	x0, x21
  402e90:	bl	40224c <ferror@plt+0x3ac>
  402e94:	add	x19, x19, #0x1
  402e98:	cmp	x19, x24
  402e9c:	b.ne	402e88 <ferror@plt+0xfe8>  // b.any
  402ea0:	mov	x0, x21
  402ea4:	bl	401dd0 <scols_print_table@plt>
  402ea8:	mov	x0, x21
  402eac:	bl	401c40 <scols_unref_table@plt>
  402eb0:	mov	w0, #0x0                   	// #0
  402eb4:	ldp	x19, x20, [sp, #16]
  402eb8:	ldp	x21, x22, [sp, #32]
  402ebc:	ldp	x23, x24, [sp, #48]
  402ec0:	ldp	x25, x26, [sp, #64]
  402ec4:	ldp	x27, x28, [sp, #80]
  402ec8:	ldp	x29, x30, [sp], #160
  402ecc:	ret
  402ed0:	mov	w2, #0x5                   	// #5
  402ed4:	adrp	x1, 405000 <ferror@plt+0x3160>
  402ed8:	add	x1, x1, #0xdd0
  402edc:	mov	x0, #0x0                   	// #0
  402ee0:	bl	401e00 <dcgettext@plt>
  402ee4:	mov	x1, x0
  402ee8:	mov	w0, #0x1                   	// #1
  402eec:	bl	401e80 <err@plt>
  402ef0:	mov	w1, #0x1                   	// #1
  402ef4:	bl	401d30 <scols_table_enable_json@plt>
  402ef8:	adrp	x1, 405000 <ferror@plt+0x3160>
  402efc:	add	x1, x1, #0xdf0
  402f00:	mov	x0, x21
  402f04:	bl	401a90 <scols_table_set_name@plt>
  402f08:	b	402e08 <ferror@plt+0xf68>
  402f0c:	mov	w2, #0x5                   	// #5
  402f10:	adrp	x1, 405000 <ferror@plt+0x3160>
  402f14:	add	x1, x1, #0xdf8
  402f18:	bl	401e00 <dcgettext@plt>
  402f1c:	mov	x1, x0
  402f20:	mov	w0, #0x1                   	// #1
  402f24:	bl	401e80 <err@plt>
  402f28:	adrp	x19, 405000 <ferror@plt+0x3160>
  402f2c:	add	x19, x19, #0xe20
  402f30:	adrp	x20, 418000 <ferror@plt+0x16160>
  402f34:	add	x1, sp, #0x70
  402f38:	mov	x0, x19
  402f3c:	bl	401db0 <__isoc99_scanf@plt>
  402f40:	cbz	w0, 402ea0 <ferror@plt+0x1000>
  402f44:	ldr	x0, [x20, #656]
  402f48:	bl	401c90 <feof@plt>
  402f4c:	cbnz	w0, 402ea0 <ferror@plt+0x1000>
  402f50:	add	x1, sp, #0x70
  402f54:	mov	x0, x21
  402f58:	bl	40224c <ferror@plt+0x3ac>
  402f5c:	b	402f34 <ferror@plt+0x1094>
  402f60:	mov	w0, #0x1                   	// #1
  402f64:	b	402eb4 <ferror@plt+0x1014>
  402f68:	str	xzr, [x1]
  402f6c:	cbnz	x0, 402f78 <ferror@plt+0x10d8>
  402f70:	b	402fd0 <ferror@plt+0x1130>
  402f74:	add	x0, x0, #0x1
  402f78:	ldrsb	w2, [x0]
  402f7c:	cmp	w2, #0x2f
  402f80:	b.ne	402f90 <ferror@plt+0x10f0>  // b.any
  402f84:	ldrsb	w2, [x0, #1]
  402f88:	cmp	w2, #0x2f
  402f8c:	b.eq	402f74 <ferror@plt+0x10d4>  // b.none
  402f90:	ldrsb	w2, [x0]
  402f94:	cbz	w2, 402fd4 <ferror@plt+0x1134>
  402f98:	mov	x2, #0x1                   	// #1
  402f9c:	str	x2, [x1]
  402fa0:	add	x3, x0, x2
  402fa4:	ldrsb	w2, [x0, #1]
  402fa8:	cmp	w2, #0x2f
  402fac:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402fb0:	b.eq	402fd0 <ferror@plt+0x1130>  // b.none
  402fb4:	ldr	x2, [x1]
  402fb8:	add	x2, x2, #0x1
  402fbc:	str	x2, [x1]
  402fc0:	ldrsb	w2, [x3, #1]!
  402fc4:	cmp	w2, #0x2f
  402fc8:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402fcc:	b.ne	402fb4 <ferror@plt+0x1114>  // b.any
  402fd0:	ret
  402fd4:	mov	x0, #0x0                   	// #0
  402fd8:	b	402fd0 <ferror@plt+0x1130>
  402fdc:	stp	x29, x30, [sp, #-80]!
  402fe0:	mov	x29, sp
  402fe4:	stp	x19, x20, [sp, #16]
  402fe8:	stp	x21, x22, [sp, #32]
  402fec:	stp	x23, x24, [sp, #48]
  402ff0:	mov	x24, x1
  402ff4:	ldrsb	w1, [x0]
  402ff8:	cbz	w1, 403078 <ferror@plt+0x11d8>
  402ffc:	str	x25, [sp, #64]
  403000:	mov	x19, #0x1                   	// #1
  403004:	mov	w21, #0x0                   	// #0
  403008:	mov	w23, #0x0                   	// #0
  40300c:	mov	w25, #0x1                   	// #1
  403010:	sub	x22, x0, #0x1
  403014:	b	40302c <ferror@plt+0x118c>
  403018:	mov	w21, w23
  40301c:	mov	w20, w19
  403020:	add	x19, x19, #0x1
  403024:	ldrsb	w1, [x22, x19]
  403028:	cbz	w1, 403058 <ferror@plt+0x11b8>
  40302c:	sub	w20, w19, #0x1
  403030:	cbnz	w21, 403018 <ferror@plt+0x1178>
  403034:	cmp	w1, #0x5c
  403038:	b.eq	403050 <ferror@plt+0x11b0>  // b.none
  40303c:	mov	x0, x24
  403040:	bl	401d80 <strchr@plt>
  403044:	cbz	x0, 40301c <ferror@plt+0x117c>
  403048:	ldr	x25, [sp, #64]
  40304c:	b	40305c <ferror@plt+0x11bc>
  403050:	mov	w21, w25
  403054:	b	40301c <ferror@plt+0x117c>
  403058:	ldr	x25, [sp, #64]
  40305c:	sub	w0, w20, w21
  403060:	sxtw	x0, w0
  403064:	ldp	x19, x20, [sp, #16]
  403068:	ldp	x21, x22, [sp, #32]
  40306c:	ldp	x23, x24, [sp, #48]
  403070:	ldp	x29, x30, [sp], #80
  403074:	ret
  403078:	mov	w20, #0x0                   	// #0
  40307c:	mov	w21, #0x0                   	// #0
  403080:	b	40305c <ferror@plt+0x11bc>
  403084:	stp	x29, x30, [sp, #-64]!
  403088:	mov	x29, sp
  40308c:	stp	x19, x20, [sp, #16]
  403090:	stp	x21, x22, [sp, #32]
  403094:	mov	x19, x0
  403098:	mov	x22, x1
  40309c:	mov	w21, w2
  4030a0:	str	xzr, [sp, #56]
  4030a4:	bl	401e50 <__errno_location@plt>
  4030a8:	str	wzr, [x0]
  4030ac:	cbz	x19, 4030bc <ferror@plt+0x121c>
  4030b0:	mov	x20, x0
  4030b4:	ldrsb	w0, [x19]
  4030b8:	cbnz	w0, 4030d8 <ferror@plt+0x1238>
  4030bc:	mov	x3, x19
  4030c0:	mov	x2, x22
  4030c4:	adrp	x1, 406000 <ferror@plt+0x4160>
  4030c8:	add	x1, x1, #0xe0
  4030cc:	adrp	x0, 418000 <ferror@plt+0x16160>
  4030d0:	ldr	w0, [x0, #616]
  4030d4:	bl	401e10 <errx@plt>
  4030d8:	mov	w3, #0x0                   	// #0
  4030dc:	mov	w2, w21
  4030e0:	add	x1, sp, #0x38
  4030e4:	mov	x0, x19
  4030e8:	bl	401c00 <__strtoul_internal@plt>
  4030ec:	ldr	w1, [x20]
  4030f0:	cbnz	w1, 40311c <ferror@plt+0x127c>
  4030f4:	ldr	x1, [sp, #56]
  4030f8:	cmp	x1, x19
  4030fc:	b.eq	4030bc <ferror@plt+0x121c>  // b.none
  403100:	cbz	x1, 40310c <ferror@plt+0x126c>
  403104:	ldrsb	w1, [x1]
  403108:	cbnz	w1, 4030bc <ferror@plt+0x121c>
  40310c:	ldp	x19, x20, [sp, #16]
  403110:	ldp	x21, x22, [sp, #32]
  403114:	ldp	x29, x30, [sp], #64
  403118:	ret
  40311c:	cmp	w1, #0x22
  403120:	b.ne	4030bc <ferror@plt+0x121c>  // b.any
  403124:	mov	x3, x19
  403128:	mov	x2, x22
  40312c:	adrp	x1, 406000 <ferror@plt+0x4160>
  403130:	add	x1, x1, #0xe0
  403134:	adrp	x0, 418000 <ferror@plt+0x16160>
  403138:	ldr	w0, [x0, #616]
  40313c:	bl	401e80 <err@plt>
  403140:	stp	x29, x30, [sp, #-32]!
  403144:	mov	x29, sp
  403148:	stp	x19, x20, [sp, #16]
  40314c:	mov	x20, x0
  403150:	mov	x19, x1
  403154:	bl	403084 <ferror@plt+0x11e4>
  403158:	mov	x1, #0xffffffff            	// #4294967295
  40315c:	cmp	x0, x1
  403160:	b.hi	403170 <ferror@plt+0x12d0>  // b.pmore
  403164:	ldp	x19, x20, [sp, #16]
  403168:	ldp	x29, x30, [sp], #32
  40316c:	ret
  403170:	bl	401e50 <__errno_location@plt>
  403174:	mov	w1, #0x22                  	// #34
  403178:	str	w1, [x0]
  40317c:	mov	x3, x20
  403180:	mov	x2, x19
  403184:	adrp	x1, 406000 <ferror@plt+0x4160>
  403188:	add	x1, x1, #0xe0
  40318c:	adrp	x0, 418000 <ferror@plt+0x16160>
  403190:	ldr	w0, [x0, #616]
  403194:	bl	401e80 <err@plt>
  403198:	stp	x29, x30, [sp, #-32]!
  40319c:	mov	x29, sp
  4031a0:	stp	x19, x20, [sp, #16]
  4031a4:	mov	x20, x0
  4031a8:	mov	x19, x1
  4031ac:	bl	403140 <ferror@plt+0x12a0>
  4031b0:	mov	w1, #0xffff                	// #65535
  4031b4:	cmp	w0, w1
  4031b8:	b.hi	4031c8 <ferror@plt+0x1328>  // b.pmore
  4031bc:	ldp	x19, x20, [sp, #16]
  4031c0:	ldp	x29, x30, [sp], #32
  4031c4:	ret
  4031c8:	bl	401e50 <__errno_location@plt>
  4031cc:	mov	w1, #0x22                  	// #34
  4031d0:	str	w1, [x0]
  4031d4:	mov	x3, x20
  4031d8:	mov	x2, x19
  4031dc:	adrp	x1, 406000 <ferror@plt+0x4160>
  4031e0:	add	x1, x1, #0xe0
  4031e4:	adrp	x0, 418000 <ferror@plt+0x16160>
  4031e8:	ldr	w0, [x0, #616]
  4031ec:	bl	401e80 <err@plt>
  4031f0:	adrp	x1, 418000 <ferror@plt+0x16160>
  4031f4:	str	w0, [x1, #616]
  4031f8:	ret
  4031fc:	stp	x29, x30, [sp, #-128]!
  403200:	mov	x29, sp
  403204:	stp	x19, x20, [sp, #16]
  403208:	str	xzr, [x1]
  40320c:	cbz	x0, 40361c <ferror@plt+0x177c>
  403210:	stp	x21, x22, [sp, #32]
  403214:	mov	x19, x0
  403218:	mov	x21, x1
  40321c:	mov	x22, x2
  403220:	ldrsb	w0, [x0]
  403224:	cbz	w0, 403624 <ferror@plt+0x1784>
  403228:	stp	x23, x24, [sp, #48]
  40322c:	bl	401d00 <__ctype_b_loc@plt>
  403230:	mov	x24, x0
  403234:	ldr	x4, [x0]
  403238:	mov	x1, x19
  40323c:	ldrsb	w2, [x1]
  403240:	and	x0, x2, #0xff
  403244:	ldrh	w3, [x4, x0, lsl #1]
  403248:	tbz	w3, #13, 403254 <ferror@plt+0x13b4>
  40324c:	add	x1, x1, #0x1
  403250:	b	40323c <ferror@plt+0x139c>
  403254:	cmp	w2, #0x2d
  403258:	b.eq	403648 <ferror@plt+0x17a8>  // b.none
  40325c:	stp	x25, x26, [sp, #64]
  403260:	bl	401e50 <__errno_location@plt>
  403264:	mov	x25, x0
  403268:	str	wzr, [x0]
  40326c:	str	xzr, [sp, #120]
  403270:	mov	w3, #0x0                   	// #0
  403274:	mov	w2, #0x0                   	// #0
  403278:	add	x1, sp, #0x78
  40327c:	mov	x0, x19
  403280:	bl	401c00 <__strtoul_internal@plt>
  403284:	mov	x26, x0
  403288:	ldr	x20, [sp, #120]
  40328c:	cmp	x20, x19
  403290:	b.eq	4032cc <ferror@plt+0x142c>  // b.none
  403294:	ldr	w0, [x25]
  403298:	cbz	w0, 4032a8 <ferror@plt+0x1408>
  40329c:	sub	x1, x26, #0x1
  4032a0:	cmn	x1, #0x3
  4032a4:	b.hi	4032e8 <ferror@plt+0x1448>  // b.pmore
  4032a8:	cbz	x20, 4035e8 <ferror@plt+0x1748>
  4032ac:	ldrsb	w0, [x20]
  4032b0:	cbz	w0, 4035f0 <ferror@plt+0x1750>
  4032b4:	stp	x27, x28, [sp, #80]
  4032b8:	mov	w19, #0x0                   	// #0
  4032bc:	mov	x27, #0x0                   	// #0
  4032c0:	add	x0, sp, #0x78
  4032c4:	str	x0, [sp, #104]
  4032c8:	b	4033d4 <ferror@plt+0x1534>
  4032cc:	ldr	w0, [x25]
  4032d0:	mov	w20, #0xffffffea            	// #-22
  4032d4:	cbnz	w0, 4032e8 <ferror@plt+0x1448>
  4032d8:	ldp	x21, x22, [sp, #32]
  4032dc:	ldp	x23, x24, [sp, #48]
  4032e0:	ldp	x25, x26, [sp, #64]
  4032e4:	b	40362c <ferror@plt+0x178c>
  4032e8:	neg	w20, w0
  4032ec:	b	4035f8 <ferror@plt+0x1758>
  4032f0:	ldrsb	w0, [x20, #2]
  4032f4:	and	w0, w0, #0xffffffdf
  4032f8:	cmp	w0, #0x42
  4032fc:	b.ne	4033f4 <ferror@plt+0x1554>  // b.any
  403300:	ldrsb	w0, [x20, #3]
  403304:	cbnz	w0, 4033f4 <ferror@plt+0x1554>
  403308:	mov	w23, #0x400                 	// #1024
  40330c:	b	403318 <ferror@plt+0x1478>
  403310:	cbnz	w0, 4033f4 <ferror@plt+0x1554>
  403314:	mov	w23, #0x400                 	// #1024
  403318:	ldrsb	w20, [x20]
  40331c:	mov	w1, w20
  403320:	adrp	x0, 406000 <ferror@plt+0x4160>
  403324:	add	x0, x0, #0xf0
  403328:	bl	401d80 <strchr@plt>
  40332c:	cbz	x0, 4034d0 <ferror@plt+0x1630>
  403330:	adrp	x2, 406000 <ferror@plt+0x4160>
  403334:	add	x2, x2, #0xf0
  403338:	sub	x0, x0, x2
  40333c:	add	w2, w0, #0x1
  403340:	cbz	w2, 4036e8 <ferror@plt+0x1848>
  403344:	sxtw	x3, w23
  403348:	umulh	x0, x26, x3
  40334c:	cbnz	x0, 403518 <ferror@plt+0x1678>
  403350:	sub	w1, w2, #0x2
  403354:	mul	x26, x26, x3
  403358:	cmn	w1, #0x1
  40335c:	b.eq	4034f8 <ferror@plt+0x1658>  // b.none
  403360:	umulh	x0, x26, x3
  403364:	sub	w1, w1, #0x1
  403368:	cbz	x0, 403354 <ferror@plt+0x14b4>
  40336c:	mov	w20, #0xffffffde            	// #-34
  403370:	b	4034fc <ferror@plt+0x165c>
  403374:	ldrsb	w0, [x20]
  403378:	cbz	w0, 403688 <ferror@plt+0x17e8>
  40337c:	mov	x2, x23
  403380:	mov	x1, x20
  403384:	mov	x0, x28
  403388:	bl	401b90 <strncmp@plt>
  40338c:	cbnz	w0, 4036a0 <ferror@plt+0x1800>
  403390:	add	x1, x20, x23
  403394:	ldrsb	w0, [x20, x23]
  403398:	cmp	w0, #0x30
  40339c:	b.ne	40342c <ferror@plt+0x158c>  // b.any
  4033a0:	mov	x20, x1
  4033a4:	add	w2, w19, #0x1
  4033a8:	sub	w19, w20, w1
  4033ac:	add	w19, w19, w2
  4033b0:	ldrsb	w0, [x20, #1]!
  4033b4:	cmp	w0, #0x30
  4033b8:	b.eq	4033a8 <ferror@plt+0x1508>  // b.none
  4033bc:	sxtb	x0, w0
  4033c0:	ldr	x1, [x24]
  4033c4:	ldrh	w0, [x1, x0, lsl #1]
  4033c8:	tbnz	w0, #11, 403434 <ferror@plt+0x1594>
  4033cc:	str	x20, [sp, #120]
  4033d0:	ldr	x20, [sp, #120]
  4033d4:	ldrsb	w0, [x20, #1]
  4033d8:	cmp	w0, #0x69
  4033dc:	b.eq	4032f0 <ferror@plt+0x1450>  // b.none
  4033e0:	and	w1, w0, #0xffffffdf
  4033e4:	cmp	w1, #0x42
  4033e8:	b.ne	403310 <ferror@plt+0x1470>  // b.any
  4033ec:	ldrsb	w0, [x20, #2]
  4033f0:	cbz	w0, 4034c8 <ferror@plt+0x1628>
  4033f4:	bl	401b40 <localeconv@plt>
  4033f8:	cbz	x0, 403658 <ferror@plt+0x17b8>
  4033fc:	ldr	x28, [x0]
  403400:	cbz	x28, 403670 <ferror@plt+0x17d0>
  403404:	mov	x0, x28
  403408:	bl	401a30 <strlen@plt>
  40340c:	mov	x23, x0
  403410:	cbz	x27, 403374 <ferror@plt+0x14d4>
  403414:	mov	w20, #0xffffffea            	// #-22
  403418:	ldp	x21, x22, [sp, #32]
  40341c:	ldp	x23, x24, [sp, #48]
  403420:	ldp	x25, x26, [sp, #64]
  403424:	ldp	x27, x28, [sp, #80]
  403428:	b	40362c <ferror@plt+0x178c>
  40342c:	mov	x20, x1
  403430:	b	4033bc <ferror@plt+0x151c>
  403434:	str	wzr, [x25]
  403438:	str	xzr, [sp, #120]
  40343c:	mov	w3, #0x0                   	// #0
  403440:	mov	w2, #0x0                   	// #0
  403444:	ldr	x1, [sp, #104]
  403448:	mov	x0, x20
  40344c:	bl	401c00 <__strtoul_internal@plt>
  403450:	mov	x27, x0
  403454:	ldr	x0, [sp, #120]
  403458:	cmp	x0, x20
  40345c:	b.eq	40349c <ferror@plt+0x15fc>  // b.none
  403460:	ldr	w1, [x25]
  403464:	cbz	w1, 403474 <ferror@plt+0x15d4>
  403468:	sub	x2, x27, #0x1
  40346c:	cmn	x2, #0x3
  403470:	b.hi	4034bc <ferror@plt+0x161c>  // b.pmore
  403474:	cbz	x27, 4033d0 <ferror@plt+0x1530>
  403478:	cbz	x0, 4036b8 <ferror@plt+0x1818>
  40347c:	ldrsb	w0, [x0]
  403480:	cbnz	w0, 4033d0 <ferror@plt+0x1530>
  403484:	mov	w20, #0xffffffea            	// #-22
  403488:	ldp	x21, x22, [sp, #32]
  40348c:	ldp	x23, x24, [sp, #48]
  403490:	ldp	x25, x26, [sp, #64]
  403494:	ldp	x27, x28, [sp, #80]
  403498:	b	40362c <ferror@plt+0x178c>
  40349c:	ldr	w1, [x25]
  4034a0:	mov	w20, #0xffffffea            	// #-22
  4034a4:	cbnz	w1, 4034bc <ferror@plt+0x161c>
  4034a8:	ldp	x21, x22, [sp, #32]
  4034ac:	ldp	x23, x24, [sp, #48]
  4034b0:	ldp	x25, x26, [sp, #64]
  4034b4:	ldp	x27, x28, [sp, #80]
  4034b8:	b	40362c <ferror@plt+0x178c>
  4034bc:	neg	w20, w1
  4034c0:	ldp	x27, x28, [sp, #80]
  4034c4:	b	4035f8 <ferror@plt+0x1758>
  4034c8:	mov	w23, #0x3e8                 	// #1000
  4034cc:	b	403318 <ferror@plt+0x1478>
  4034d0:	mov	w1, w20
  4034d4:	adrp	x0, 406000 <ferror@plt+0x4160>
  4034d8:	add	x0, x0, #0x100
  4034dc:	bl	401d80 <strchr@plt>
  4034e0:	cbz	x0, 4036d0 <ferror@plt+0x1830>
  4034e4:	adrp	x2, 406000 <ferror@plt+0x4160>
  4034e8:	add	x2, x2, #0x100
  4034ec:	sub	x0, x0, x2
  4034f0:	add	w2, w0, #0x1
  4034f4:	b	403340 <ferror@plt+0x14a0>
  4034f8:	mov	w20, #0x0                   	// #0
  4034fc:	cbz	x22, 403504 <ferror@plt+0x1664>
  403500:	str	w2, [x22]
  403504:	cmp	x27, #0x0
  403508:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40350c:	b.ne	403520 <ferror@plt+0x1680>  // b.any
  403510:	ldp	x27, x28, [sp, #80]
  403514:	b	4035f4 <ferror@plt+0x1754>
  403518:	mov	w20, #0xffffffde            	// #-34
  40351c:	b	4034fc <ferror@plt+0x165c>
  403520:	sxtw	x23, w23
  403524:	sub	w0, w2, #0x2
  403528:	mov	x4, #0x1                   	// #1
  40352c:	mul	x4, x4, x23
  403530:	cmn	w0, #0x1
  403534:	b.eq	403544 <ferror@plt+0x16a4>  // b.none
  403538:	umulh	x1, x4, x23
  40353c:	sub	w0, w0, #0x1
  403540:	cbz	x1, 40352c <ferror@plt+0x168c>
  403544:	cmp	x27, #0xa
  403548:	b.ls	403594 <ferror@plt+0x16f4>  // b.plast
  40354c:	mov	x0, #0xa                   	// #10
  403550:	add	x0, x0, x0, lsl #2
  403554:	lsl	x1, x0, #1
  403558:	mov	x0, x1
  40355c:	cmp	x27, x1
  403560:	b.hi	403550 <ferror@plt+0x16b0>  // b.pmore
  403564:	cmp	w19, #0x0
  403568:	b.le	403584 <ferror@plt+0x16e4>
  40356c:	mov	w1, #0x0                   	// #0
  403570:	add	x0, x0, x0, lsl #2
  403574:	lsl	x0, x0, #1
  403578:	add	w1, w1, #0x1
  40357c:	cmp	w19, w1
  403580:	b.ne	403570 <ferror@plt+0x16d0>  // b.any
  403584:	mov	x2, #0x1                   	// #1
  403588:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  40358c:	movk	x6, #0xcccd
  403590:	b	4035a4 <ferror@plt+0x1704>
  403594:	mov	x0, #0xa                   	// #10
  403598:	b	403564 <ferror@plt+0x16c4>
  40359c:	cmp	x5, #0x9
  4035a0:	b.ls	4035e0 <ferror@plt+0x1740>  // b.plast
  4035a4:	umulh	x3, x27, x6
  4035a8:	lsr	x1, x3, #3
  4035ac:	add	x1, x1, x1, lsl #2
  4035b0:	sub	x1, x27, x1, lsl #1
  4035b4:	mov	x5, x27
  4035b8:	lsr	x27, x3, #3
  4035bc:	mov	x3, x2
  4035c0:	add	x2, x2, x2, lsl #2
  4035c4:	lsl	x2, x2, #1
  4035c8:	cbz	w1, 40359c <ferror@plt+0x16fc>
  4035cc:	udiv	x3, x0, x3
  4035d0:	udiv	x1, x3, x1
  4035d4:	udiv	x1, x4, x1
  4035d8:	add	x26, x26, x1
  4035dc:	b	40359c <ferror@plt+0x16fc>
  4035e0:	ldp	x27, x28, [sp, #80]
  4035e4:	b	4035f4 <ferror@plt+0x1754>
  4035e8:	mov	w20, #0x0                   	// #0
  4035ec:	b	4035f4 <ferror@plt+0x1754>
  4035f0:	mov	w20, #0x0                   	// #0
  4035f4:	str	x26, [x21]
  4035f8:	tbnz	w20, #31, 40360c <ferror@plt+0x176c>
  4035fc:	ldp	x21, x22, [sp, #32]
  403600:	ldp	x23, x24, [sp, #48]
  403604:	ldp	x25, x26, [sp, #64]
  403608:	b	403638 <ferror@plt+0x1798>
  40360c:	ldp	x21, x22, [sp, #32]
  403610:	ldp	x23, x24, [sp, #48]
  403614:	ldp	x25, x26, [sp, #64]
  403618:	b	40362c <ferror@plt+0x178c>
  40361c:	mov	w20, #0xffffffea            	// #-22
  403620:	b	40362c <ferror@plt+0x178c>
  403624:	mov	w20, #0xffffffea            	// #-22
  403628:	ldp	x21, x22, [sp, #32]
  40362c:	bl	401e50 <__errno_location@plt>
  403630:	neg	w1, w20
  403634:	str	w1, [x0]
  403638:	mov	w0, w20
  40363c:	ldp	x19, x20, [sp, #16]
  403640:	ldp	x29, x30, [sp], #128
  403644:	ret
  403648:	mov	w20, #0xffffffea            	// #-22
  40364c:	ldp	x21, x22, [sp, #32]
  403650:	ldp	x23, x24, [sp, #48]
  403654:	b	40362c <ferror@plt+0x178c>
  403658:	mov	w20, #0xffffffea            	// #-22
  40365c:	ldp	x21, x22, [sp, #32]
  403660:	ldp	x23, x24, [sp, #48]
  403664:	ldp	x25, x26, [sp, #64]
  403668:	ldp	x27, x28, [sp, #80]
  40366c:	b	40362c <ferror@plt+0x178c>
  403670:	mov	w20, #0xffffffea            	// #-22
  403674:	ldp	x21, x22, [sp, #32]
  403678:	ldp	x23, x24, [sp, #48]
  40367c:	ldp	x25, x26, [sp, #64]
  403680:	ldp	x27, x28, [sp, #80]
  403684:	b	40362c <ferror@plt+0x178c>
  403688:	mov	w20, #0xffffffea            	// #-22
  40368c:	ldp	x21, x22, [sp, #32]
  403690:	ldp	x23, x24, [sp, #48]
  403694:	ldp	x25, x26, [sp, #64]
  403698:	ldp	x27, x28, [sp, #80]
  40369c:	b	40362c <ferror@plt+0x178c>
  4036a0:	mov	w20, #0xffffffea            	// #-22
  4036a4:	ldp	x21, x22, [sp, #32]
  4036a8:	ldp	x23, x24, [sp, #48]
  4036ac:	ldp	x25, x26, [sp, #64]
  4036b0:	ldp	x27, x28, [sp, #80]
  4036b4:	b	40362c <ferror@plt+0x178c>
  4036b8:	mov	w20, #0xffffffea            	// #-22
  4036bc:	ldp	x21, x22, [sp, #32]
  4036c0:	ldp	x23, x24, [sp, #48]
  4036c4:	ldp	x25, x26, [sp, #64]
  4036c8:	ldp	x27, x28, [sp, #80]
  4036cc:	b	40362c <ferror@plt+0x178c>
  4036d0:	mov	w20, #0xffffffea            	// #-22
  4036d4:	ldp	x21, x22, [sp, #32]
  4036d8:	ldp	x23, x24, [sp, #48]
  4036dc:	ldp	x25, x26, [sp, #64]
  4036e0:	ldp	x27, x28, [sp, #80]
  4036e4:	b	40362c <ferror@plt+0x178c>
  4036e8:	mov	w20, w2
  4036ec:	cbnz	x22, 403500 <ferror@plt+0x1660>
  4036f0:	ldp	x27, x28, [sp, #80]
  4036f4:	b	4035f4 <ferror@plt+0x1754>
  4036f8:	stp	x29, x30, [sp, #-16]!
  4036fc:	mov	x29, sp
  403700:	mov	x2, #0x0                   	// #0
  403704:	bl	4031fc <ferror@plt+0x135c>
  403708:	ldp	x29, x30, [sp], #16
  40370c:	ret
  403710:	stp	x29, x30, [sp, #-48]!
  403714:	mov	x29, sp
  403718:	stp	x19, x20, [sp, #16]
  40371c:	stp	x21, x22, [sp, #32]
  403720:	mov	x21, x0
  403724:	mov	x22, x1
  403728:	mov	x20, x0
  40372c:	cbnz	x0, 403740 <ferror@plt+0x18a0>
  403730:	cbnz	x1, 403760 <ferror@plt+0x18c0>
  403734:	mov	w0, #0x0                   	// #0
  403738:	b	403780 <ferror@plt+0x18e0>
  40373c:	add	x20, x20, #0x1
  403740:	ldrsb	w19, [x20]
  403744:	cbz	w19, 40375c <ferror@plt+0x18bc>
  403748:	bl	401d00 <__ctype_b_loc@plt>
  40374c:	and	x19, x19, #0xff
  403750:	ldr	x2, [x0]
  403754:	ldrh	w2, [x2, x19, lsl #1]
  403758:	tbnz	w2, #11, 40373c <ferror@plt+0x189c>
  40375c:	cbz	x22, 403764 <ferror@plt+0x18c4>
  403760:	str	x20, [x22]
  403764:	cmp	x20, #0x0
  403768:	mov	w0, #0x0                   	// #0
  40376c:	ccmp	x21, x20, #0x2, ne  // ne = any
  403770:	b.cs	403780 <ferror@plt+0x18e0>  // b.hs, b.nlast
  403774:	ldrsb	w0, [x20]
  403778:	cmp	w0, #0x0
  40377c:	cset	w0, eq  // eq = none
  403780:	ldp	x19, x20, [sp, #16]
  403784:	ldp	x21, x22, [sp, #32]
  403788:	ldp	x29, x30, [sp], #48
  40378c:	ret
  403790:	stp	x29, x30, [sp, #-48]!
  403794:	mov	x29, sp
  403798:	stp	x19, x20, [sp, #16]
  40379c:	stp	x21, x22, [sp, #32]
  4037a0:	mov	x21, x0
  4037a4:	mov	x22, x1
  4037a8:	mov	x20, x0
  4037ac:	cbnz	x0, 4037c0 <ferror@plt+0x1920>
  4037b0:	cbnz	x1, 4037e0 <ferror@plt+0x1940>
  4037b4:	mov	w0, #0x0                   	// #0
  4037b8:	b	403800 <ferror@plt+0x1960>
  4037bc:	add	x20, x20, #0x1
  4037c0:	ldrsb	w19, [x20]
  4037c4:	cbz	w19, 4037dc <ferror@plt+0x193c>
  4037c8:	bl	401d00 <__ctype_b_loc@plt>
  4037cc:	and	x19, x19, #0xff
  4037d0:	ldr	x2, [x0]
  4037d4:	ldrh	w2, [x2, x19, lsl #1]
  4037d8:	tbnz	w2, #12, 4037bc <ferror@plt+0x191c>
  4037dc:	cbz	x22, 4037e4 <ferror@plt+0x1944>
  4037e0:	str	x20, [x22]
  4037e4:	cmp	x20, #0x0
  4037e8:	mov	w0, #0x0                   	// #0
  4037ec:	ccmp	x21, x20, #0x2, ne  // ne = any
  4037f0:	b.cs	403800 <ferror@plt+0x1960>  // b.hs, b.nlast
  4037f4:	ldrsb	w0, [x20]
  4037f8:	cmp	w0, #0x0
  4037fc:	cset	w0, eq  // eq = none
  403800:	ldp	x19, x20, [sp, #16]
  403804:	ldp	x21, x22, [sp, #32]
  403808:	ldp	x29, x30, [sp], #48
  40380c:	ret
  403810:	stp	x29, x30, [sp, #-128]!
  403814:	mov	x29, sp
  403818:	stp	x19, x20, [sp, #16]
  40381c:	stp	x21, x22, [sp, #32]
  403820:	mov	x20, x0
  403824:	mov	x22, x1
  403828:	str	x2, [sp, #80]
  40382c:	str	x3, [sp, #88]
  403830:	str	x4, [sp, #96]
  403834:	str	x5, [sp, #104]
  403838:	str	x6, [sp, #112]
  40383c:	str	x7, [sp, #120]
  403840:	add	x0, sp, #0x80
  403844:	str	x0, [sp, #48]
  403848:	str	x0, [sp, #56]
  40384c:	add	x0, sp, #0x50
  403850:	str	x0, [sp, #64]
  403854:	mov	w0, #0xffffffd0            	// #-48
  403858:	str	w0, [sp, #72]
  40385c:	str	wzr, [sp, #76]
  403860:	add	x21, sp, #0x80
  403864:	b	403904 <ferror@plt+0x1a64>
  403868:	add	w0, w3, #0x8
  40386c:	str	w0, [sp, #72]
  403870:	cmp	w0, #0x0
  403874:	b.le	403888 <ferror@plt+0x19e8>
  403878:	add	x0, x2, #0xf
  40387c:	and	x0, x0, #0xfffffffffffffff8
  403880:	str	x0, [sp, #48]
  403884:	b	40391c <ferror@plt+0x1a7c>
  403888:	ldr	x1, [x21, w3, sxtw]
  40388c:	cbz	x1, 403924 <ferror@plt+0x1a84>
  403890:	cbz	w0, 4038d4 <ferror@plt+0x1a34>
  403894:	add	w3, w3, #0x10
  403898:	str	w3, [sp, #72]
  40389c:	cmp	w3, #0x0
  4038a0:	b.le	4038b4 <ferror@plt+0x1a14>
  4038a4:	add	x0, x2, #0xf
  4038a8:	and	x0, x0, #0xfffffffffffffff8
  4038ac:	str	x0, [sp, #48]
  4038b0:	b	4038e0 <ferror@plt+0x1a40>
  4038b4:	add	x2, x21, w0, sxtw
  4038b8:	b	4038e0 <ferror@plt+0x1a40>
  4038bc:	mov	w0, #0x1                   	// #1
  4038c0:	ldp	x19, x20, [sp, #16]
  4038c4:	ldp	x21, x22, [sp, #32]
  4038c8:	ldp	x29, x30, [sp], #128
  4038cc:	ret
  4038d0:	ldr	x2, [sp, #48]
  4038d4:	add	x0, x2, #0xf
  4038d8:	and	x0, x0, #0xfffffffffffffff8
  4038dc:	str	x0, [sp, #48]
  4038e0:	ldr	x19, [x2]
  4038e4:	cbz	x19, 403924 <ferror@plt+0x1a84>
  4038e8:	mov	x0, x20
  4038ec:	bl	401ce0 <strcmp@plt>
  4038f0:	cbz	w0, 4038bc <ferror@plt+0x1a1c>
  4038f4:	mov	x1, x19
  4038f8:	mov	x0, x20
  4038fc:	bl	401ce0 <strcmp@plt>
  403900:	cbz	w0, 4038c0 <ferror@plt+0x1a20>
  403904:	ldr	w3, [sp, #72]
  403908:	ldr	x2, [sp, #48]
  40390c:	tbnz	w3, #31, 403868 <ferror@plt+0x19c8>
  403910:	add	x0, x2, #0xf
  403914:	and	x0, x0, #0xfffffffffffffff8
  403918:	str	x0, [sp, #48]
  40391c:	ldr	x1, [x2]
  403920:	cbnz	x1, 4038d0 <ferror@plt+0x1a30>
  403924:	mov	x3, x20
  403928:	mov	x2, x22
  40392c:	adrp	x1, 406000 <ferror@plt+0x4160>
  403930:	add	x1, x1, #0xe0
  403934:	adrp	x0, 418000 <ferror@plt+0x16160>
  403938:	ldr	w0, [x0, #616]
  40393c:	bl	401e10 <errx@plt>
  403940:	cbz	x1, 403978 <ferror@plt+0x1ad8>
  403944:	add	x3, x0, x1
  403948:	sxtb	w2, w2
  40394c:	ldrsb	w1, [x0]
  403950:	cbz	w1, 403970 <ferror@plt+0x1ad0>
  403954:	cmp	w2, w1
  403958:	b.eq	403974 <ferror@plt+0x1ad4>  // b.none
  40395c:	add	x0, x0, #0x1
  403960:	cmp	x3, x0
  403964:	b.ne	40394c <ferror@plt+0x1aac>  // b.any
  403968:	mov	x0, #0x0                   	// #0
  40396c:	b	403974 <ferror@plt+0x1ad4>
  403970:	mov	x0, #0x0                   	// #0
  403974:	ret
  403978:	mov	x0, #0x0                   	// #0
  40397c:	b	403974 <ferror@plt+0x1ad4>
  403980:	stp	x29, x30, [sp, #-16]!
  403984:	mov	x29, sp
  403988:	mov	w2, #0xa                   	// #10
  40398c:	bl	403198 <ferror@plt+0x12f8>
  403990:	ldp	x29, x30, [sp], #16
  403994:	ret
  403998:	stp	x29, x30, [sp, #-16]!
  40399c:	mov	x29, sp
  4039a0:	mov	w2, #0x10                  	// #16
  4039a4:	bl	403198 <ferror@plt+0x12f8>
  4039a8:	ldp	x29, x30, [sp], #16
  4039ac:	ret
  4039b0:	stp	x29, x30, [sp, #-16]!
  4039b4:	mov	x29, sp
  4039b8:	mov	w2, #0xa                   	// #10
  4039bc:	bl	403140 <ferror@plt+0x12a0>
  4039c0:	ldp	x29, x30, [sp], #16
  4039c4:	ret
  4039c8:	stp	x29, x30, [sp, #-16]!
  4039cc:	mov	x29, sp
  4039d0:	mov	w2, #0x10                  	// #16
  4039d4:	bl	403140 <ferror@plt+0x12a0>
  4039d8:	ldp	x29, x30, [sp], #16
  4039dc:	ret
  4039e0:	stp	x29, x30, [sp, #-64]!
  4039e4:	mov	x29, sp
  4039e8:	stp	x19, x20, [sp, #16]
  4039ec:	str	x21, [sp, #32]
  4039f0:	mov	x19, x0
  4039f4:	mov	x21, x1
  4039f8:	str	xzr, [sp, #56]
  4039fc:	bl	401e50 <__errno_location@plt>
  403a00:	str	wzr, [x0]
  403a04:	cbz	x19, 403a14 <ferror@plt+0x1b74>
  403a08:	mov	x20, x0
  403a0c:	ldrsb	w0, [x19]
  403a10:	cbnz	w0, 403a30 <ferror@plt+0x1b90>
  403a14:	mov	x3, x19
  403a18:	mov	x2, x21
  403a1c:	adrp	x1, 406000 <ferror@plt+0x4160>
  403a20:	add	x1, x1, #0xe0
  403a24:	adrp	x0, 418000 <ferror@plt+0x16160>
  403a28:	ldr	w0, [x0, #616]
  403a2c:	bl	401e10 <errx@plt>
  403a30:	mov	w3, #0x0                   	// #0
  403a34:	mov	w2, #0xa                   	// #10
  403a38:	add	x1, sp, #0x38
  403a3c:	mov	x0, x19
  403a40:	bl	401b80 <__strtol_internal@plt>
  403a44:	ldr	w1, [x20]
  403a48:	cbnz	w1, 403a74 <ferror@plt+0x1bd4>
  403a4c:	ldr	x1, [sp, #56]
  403a50:	cmp	x1, x19
  403a54:	b.eq	403a14 <ferror@plt+0x1b74>  // b.none
  403a58:	cbz	x1, 403a64 <ferror@plt+0x1bc4>
  403a5c:	ldrsb	w1, [x1]
  403a60:	cbnz	w1, 403a14 <ferror@plt+0x1b74>
  403a64:	ldp	x19, x20, [sp, #16]
  403a68:	ldr	x21, [sp, #32]
  403a6c:	ldp	x29, x30, [sp], #64
  403a70:	ret
  403a74:	cmp	w1, #0x22
  403a78:	b.ne	403a14 <ferror@plt+0x1b74>  // b.any
  403a7c:	mov	x3, x19
  403a80:	mov	x2, x21
  403a84:	adrp	x1, 406000 <ferror@plt+0x4160>
  403a88:	add	x1, x1, #0xe0
  403a8c:	adrp	x0, 418000 <ferror@plt+0x16160>
  403a90:	ldr	w0, [x0, #616]
  403a94:	bl	401e80 <err@plt>
  403a98:	stp	x29, x30, [sp, #-32]!
  403a9c:	mov	x29, sp
  403aa0:	stp	x19, x20, [sp, #16]
  403aa4:	mov	x20, x0
  403aa8:	mov	x19, x1
  403aac:	bl	4039e0 <ferror@plt+0x1b40>
  403ab0:	mov	x2, #0x80000000            	// #2147483648
  403ab4:	add	x2, x0, x2
  403ab8:	mov	x1, #0xffffffff            	// #4294967295
  403abc:	cmp	x2, x1
  403ac0:	b.hi	403ad0 <ferror@plt+0x1c30>  // b.pmore
  403ac4:	ldp	x19, x20, [sp, #16]
  403ac8:	ldp	x29, x30, [sp], #32
  403acc:	ret
  403ad0:	bl	401e50 <__errno_location@plt>
  403ad4:	mov	w1, #0x22                  	// #34
  403ad8:	str	w1, [x0]
  403adc:	mov	x3, x20
  403ae0:	mov	x2, x19
  403ae4:	adrp	x1, 406000 <ferror@plt+0x4160>
  403ae8:	add	x1, x1, #0xe0
  403aec:	adrp	x0, 418000 <ferror@plt+0x16160>
  403af0:	ldr	w0, [x0, #616]
  403af4:	bl	401e80 <err@plt>
  403af8:	stp	x29, x30, [sp, #-32]!
  403afc:	mov	x29, sp
  403b00:	stp	x19, x20, [sp, #16]
  403b04:	mov	x20, x0
  403b08:	mov	x19, x1
  403b0c:	bl	403a98 <ferror@plt+0x1bf8>
  403b10:	add	w2, w0, #0x8, lsl #12
  403b14:	mov	w1, #0xffff                	// #65535
  403b18:	cmp	w2, w1
  403b1c:	b.hi	403b2c <ferror@plt+0x1c8c>  // b.pmore
  403b20:	ldp	x19, x20, [sp, #16]
  403b24:	ldp	x29, x30, [sp], #32
  403b28:	ret
  403b2c:	bl	401e50 <__errno_location@plt>
  403b30:	mov	w1, #0x22                  	// #34
  403b34:	str	w1, [x0]
  403b38:	mov	x3, x20
  403b3c:	mov	x2, x19
  403b40:	adrp	x1, 406000 <ferror@plt+0x4160>
  403b44:	add	x1, x1, #0xe0
  403b48:	adrp	x0, 418000 <ferror@plt+0x16160>
  403b4c:	ldr	w0, [x0, #616]
  403b50:	bl	401e80 <err@plt>
  403b54:	stp	x29, x30, [sp, #-16]!
  403b58:	mov	x29, sp
  403b5c:	mov	w2, #0xa                   	// #10
  403b60:	bl	403084 <ferror@plt+0x11e4>
  403b64:	ldp	x29, x30, [sp], #16
  403b68:	ret
  403b6c:	stp	x29, x30, [sp, #-16]!
  403b70:	mov	x29, sp
  403b74:	mov	w2, #0x10                  	// #16
  403b78:	bl	403084 <ferror@plt+0x11e4>
  403b7c:	ldp	x29, x30, [sp], #16
  403b80:	ret
  403b84:	stp	x29, x30, [sp, #-64]!
  403b88:	mov	x29, sp
  403b8c:	stp	x19, x20, [sp, #16]
  403b90:	str	x21, [sp, #32]
  403b94:	mov	x19, x0
  403b98:	mov	x21, x1
  403b9c:	str	xzr, [sp, #56]
  403ba0:	bl	401e50 <__errno_location@plt>
  403ba4:	str	wzr, [x0]
  403ba8:	cbz	x19, 403bb8 <ferror@plt+0x1d18>
  403bac:	mov	x20, x0
  403bb0:	ldrsb	w0, [x19]
  403bb4:	cbnz	w0, 403bd4 <ferror@plt+0x1d34>
  403bb8:	mov	x3, x19
  403bbc:	mov	x2, x21
  403bc0:	adrp	x1, 406000 <ferror@plt+0x4160>
  403bc4:	add	x1, x1, #0xe0
  403bc8:	adrp	x0, 418000 <ferror@plt+0x16160>
  403bcc:	ldr	w0, [x0, #616]
  403bd0:	bl	401e10 <errx@plt>
  403bd4:	add	x1, sp, #0x38
  403bd8:	mov	x0, x19
  403bdc:	bl	401aa0 <strtod@plt>
  403be0:	ldr	w0, [x20]
  403be4:	cbnz	w0, 403c10 <ferror@plt+0x1d70>
  403be8:	ldr	x0, [sp, #56]
  403bec:	cmp	x0, x19
  403bf0:	b.eq	403bb8 <ferror@plt+0x1d18>  // b.none
  403bf4:	cbz	x0, 403c00 <ferror@plt+0x1d60>
  403bf8:	ldrsb	w0, [x0]
  403bfc:	cbnz	w0, 403bb8 <ferror@plt+0x1d18>
  403c00:	ldp	x19, x20, [sp, #16]
  403c04:	ldr	x21, [sp, #32]
  403c08:	ldp	x29, x30, [sp], #64
  403c0c:	ret
  403c10:	cmp	w0, #0x22
  403c14:	b.ne	403bb8 <ferror@plt+0x1d18>  // b.any
  403c18:	mov	x3, x19
  403c1c:	mov	x2, x21
  403c20:	adrp	x1, 406000 <ferror@plt+0x4160>
  403c24:	add	x1, x1, #0xe0
  403c28:	adrp	x0, 418000 <ferror@plt+0x16160>
  403c2c:	ldr	w0, [x0, #616]
  403c30:	bl	401e80 <err@plt>
  403c34:	stp	x29, x30, [sp, #-64]!
  403c38:	mov	x29, sp
  403c3c:	stp	x19, x20, [sp, #16]
  403c40:	str	x21, [sp, #32]
  403c44:	mov	x19, x0
  403c48:	mov	x21, x1
  403c4c:	str	xzr, [sp, #56]
  403c50:	bl	401e50 <__errno_location@plt>
  403c54:	str	wzr, [x0]
  403c58:	cbz	x19, 403c68 <ferror@plt+0x1dc8>
  403c5c:	mov	x20, x0
  403c60:	ldrsb	w0, [x19]
  403c64:	cbnz	w0, 403c84 <ferror@plt+0x1de4>
  403c68:	mov	x3, x19
  403c6c:	mov	x2, x21
  403c70:	adrp	x1, 406000 <ferror@plt+0x4160>
  403c74:	add	x1, x1, #0xe0
  403c78:	adrp	x0, 418000 <ferror@plt+0x16160>
  403c7c:	ldr	w0, [x0, #616]
  403c80:	bl	401e10 <errx@plt>
  403c84:	mov	w2, #0xa                   	// #10
  403c88:	add	x1, sp, #0x38
  403c8c:	mov	x0, x19
  403c90:	bl	401d10 <strtol@plt>
  403c94:	ldr	w1, [x20]
  403c98:	cbnz	w1, 403cc4 <ferror@plt+0x1e24>
  403c9c:	ldr	x1, [sp, #56]
  403ca0:	cmp	x1, x19
  403ca4:	b.eq	403c68 <ferror@plt+0x1dc8>  // b.none
  403ca8:	cbz	x1, 403cb4 <ferror@plt+0x1e14>
  403cac:	ldrsb	w1, [x1]
  403cb0:	cbnz	w1, 403c68 <ferror@plt+0x1dc8>
  403cb4:	ldp	x19, x20, [sp, #16]
  403cb8:	ldr	x21, [sp, #32]
  403cbc:	ldp	x29, x30, [sp], #64
  403cc0:	ret
  403cc4:	cmp	w1, #0x22
  403cc8:	b.ne	403c68 <ferror@plt+0x1dc8>  // b.any
  403ccc:	mov	x3, x19
  403cd0:	mov	x2, x21
  403cd4:	adrp	x1, 406000 <ferror@plt+0x4160>
  403cd8:	add	x1, x1, #0xe0
  403cdc:	adrp	x0, 418000 <ferror@plt+0x16160>
  403ce0:	ldr	w0, [x0, #616]
  403ce4:	bl	401e80 <err@plt>
  403ce8:	stp	x29, x30, [sp, #-64]!
  403cec:	mov	x29, sp
  403cf0:	stp	x19, x20, [sp, #16]
  403cf4:	str	x21, [sp, #32]
  403cf8:	mov	x19, x0
  403cfc:	mov	x21, x1
  403d00:	str	xzr, [sp, #56]
  403d04:	bl	401e50 <__errno_location@plt>
  403d08:	str	wzr, [x0]
  403d0c:	cbz	x19, 403d1c <ferror@plt+0x1e7c>
  403d10:	mov	x20, x0
  403d14:	ldrsb	w0, [x19]
  403d18:	cbnz	w0, 403d38 <ferror@plt+0x1e98>
  403d1c:	mov	x3, x19
  403d20:	mov	x2, x21
  403d24:	adrp	x1, 406000 <ferror@plt+0x4160>
  403d28:	add	x1, x1, #0xe0
  403d2c:	adrp	x0, 418000 <ferror@plt+0x16160>
  403d30:	ldr	w0, [x0, #616]
  403d34:	bl	401e10 <errx@plt>
  403d38:	mov	w2, #0xa                   	// #10
  403d3c:	add	x1, sp, #0x38
  403d40:	mov	x0, x19
  403d44:	bl	401a20 <strtoul@plt>
  403d48:	ldr	w1, [x20]
  403d4c:	cbnz	w1, 403d78 <ferror@plt+0x1ed8>
  403d50:	ldr	x1, [sp, #56]
  403d54:	cmp	x1, x19
  403d58:	b.eq	403d1c <ferror@plt+0x1e7c>  // b.none
  403d5c:	cbz	x1, 403d68 <ferror@plt+0x1ec8>
  403d60:	ldrsb	w1, [x1]
  403d64:	cbnz	w1, 403d1c <ferror@plt+0x1e7c>
  403d68:	ldp	x19, x20, [sp, #16]
  403d6c:	ldr	x21, [sp, #32]
  403d70:	ldp	x29, x30, [sp], #64
  403d74:	ret
  403d78:	cmp	w1, #0x22
  403d7c:	b.ne	403d1c <ferror@plt+0x1e7c>  // b.any
  403d80:	mov	x3, x19
  403d84:	mov	x2, x21
  403d88:	adrp	x1, 406000 <ferror@plt+0x4160>
  403d8c:	add	x1, x1, #0xe0
  403d90:	adrp	x0, 418000 <ferror@plt+0x16160>
  403d94:	ldr	w0, [x0, #616]
  403d98:	bl	401e80 <err@plt>
  403d9c:	stp	x29, x30, [sp, #-48]!
  403da0:	mov	x29, sp
  403da4:	stp	x19, x20, [sp, #16]
  403da8:	mov	x20, x0
  403dac:	mov	x19, x1
  403db0:	add	x1, sp, #0x28
  403db4:	bl	4036f8 <ferror@plt+0x1858>
  403db8:	cbz	w0, 403de4 <ferror@plt+0x1f44>
  403dbc:	bl	401e50 <__errno_location@plt>
  403dc0:	ldr	w0, [x0]
  403dc4:	cbz	w0, 403df4 <ferror@plt+0x1f54>
  403dc8:	mov	x3, x20
  403dcc:	mov	x2, x19
  403dd0:	adrp	x1, 406000 <ferror@plt+0x4160>
  403dd4:	add	x1, x1, #0xe0
  403dd8:	adrp	x0, 418000 <ferror@plt+0x16160>
  403ddc:	ldr	w0, [x0, #616]
  403de0:	bl	401e80 <err@plt>
  403de4:	ldr	x0, [sp, #40]
  403de8:	ldp	x19, x20, [sp, #16]
  403dec:	ldp	x29, x30, [sp], #48
  403df0:	ret
  403df4:	mov	x3, x20
  403df8:	mov	x2, x19
  403dfc:	adrp	x1, 406000 <ferror@plt+0x4160>
  403e00:	add	x1, x1, #0xe0
  403e04:	adrp	x0, 418000 <ferror@plt+0x16160>
  403e08:	ldr	w0, [x0, #616]
  403e0c:	bl	401e10 <errx@plt>
  403e10:	stp	x29, x30, [sp, #-32]!
  403e14:	mov	x29, sp
  403e18:	str	x19, [sp, #16]
  403e1c:	mov	x19, x1
  403e20:	mov	x1, x2
  403e24:	bl	403b84 <ferror@plt+0x1ce4>
  403e28:	fcvtzs	d1, d0
  403e2c:	str	d1, [x19]
  403e30:	scvtf	d1, d1
  403e34:	fsub	d0, d0, d1
  403e38:	mov	x0, #0x848000000000        	// #145685290680320
  403e3c:	movk	x0, #0x412e, lsl #48
  403e40:	fmov	d1, x0
  403e44:	fmul	d0, d0, d1
  403e48:	fcvtzs	d0, d0
  403e4c:	str	d0, [x19, #8]
  403e50:	ldr	x19, [sp, #16]
  403e54:	ldp	x29, x30, [sp], #32
  403e58:	ret
  403e5c:	mov	w2, w0
  403e60:	mov	x0, x1
  403e64:	and	w1, w2, #0xf000
  403e68:	cmp	w1, #0x4, lsl #12
  403e6c:	b.eq	403eb4 <ferror@plt+0x2014>  // b.none
  403e70:	cmp	w1, #0xa, lsl #12
  403e74:	b.eq	403fe0 <ferror@plt+0x2140>  // b.none
  403e78:	cmp	w1, #0x2, lsl #12
  403e7c:	b.eq	403ff0 <ferror@plt+0x2150>  // b.none
  403e80:	cmp	w1, #0x6, lsl #12
  403e84:	b.eq	404000 <ferror@plt+0x2160>  // b.none
  403e88:	cmp	w1, #0xc, lsl #12
  403e8c:	b.eq	404010 <ferror@plt+0x2170>  // b.none
  403e90:	cmp	w1, #0x1, lsl #12
  403e94:	b.eq	404020 <ferror@plt+0x2180>  // b.none
  403e98:	mov	w3, #0x0                   	// #0
  403e9c:	cmp	w1, #0x8, lsl #12
  403ea0:	b.ne	403ec0 <ferror@plt+0x2020>  // b.any
  403ea4:	mov	w1, #0x2d                  	// #45
  403ea8:	strb	w1, [x0]
  403eac:	mov	w3, #0x1                   	// #1
  403eb0:	b	403ec0 <ferror@plt+0x2020>
  403eb4:	mov	w1, #0x64                  	// #100
  403eb8:	strb	w1, [x0]
  403ebc:	mov	w3, #0x1                   	// #1
  403ec0:	tst	x2, #0x100
  403ec4:	mov	w1, #0x72                  	// #114
  403ec8:	mov	w4, #0x2d                  	// #45
  403ecc:	csel	w1, w1, w4, ne  // ne = any
  403ed0:	add	w4, w3, #0x1
  403ed4:	and	x5, x3, #0xffff
  403ed8:	strb	w1, [x0, x5]
  403edc:	tst	x2, #0x80
  403ee0:	mov	w5, #0x77                  	// #119
  403ee4:	mov	w1, #0x2d                  	// #45
  403ee8:	csel	w5, w5, w1, ne  // ne = any
  403eec:	add	w1, w3, #0x2
  403ef0:	and	w1, w1, #0xffff
  403ef4:	and	x4, x4, #0x3
  403ef8:	strb	w5, [x0, x4]
  403efc:	tbz	w2, #11, 404030 <ferror@plt+0x2190>
  403f00:	tst	x2, #0x40
  403f04:	mov	w5, #0x73                  	// #115
  403f08:	mov	w4, #0x53                  	// #83
  403f0c:	csel	w5, w5, w4, ne  // ne = any
  403f10:	add	w4, w3, #0x3
  403f14:	and	x1, x1, #0xffff
  403f18:	strb	w5, [x0, x1]
  403f1c:	tst	x2, #0x20
  403f20:	mov	w5, #0x72                  	// #114
  403f24:	mov	w1, #0x2d                  	// #45
  403f28:	csel	w5, w5, w1, ne  // ne = any
  403f2c:	add	w1, w3, #0x4
  403f30:	and	x4, x4, #0x7
  403f34:	strb	w5, [x0, x4]
  403f38:	tst	x2, #0x10
  403f3c:	mov	w5, #0x77                  	// #119
  403f40:	mov	w4, #0x2d                  	// #45
  403f44:	csel	w5, w5, w4, ne  // ne = any
  403f48:	add	w4, w3, #0x5
  403f4c:	and	w4, w4, #0xffff
  403f50:	and	x1, x1, #0xf
  403f54:	strb	w5, [x0, x1]
  403f58:	tbz	w2, #10, 404044 <ferror@plt+0x21a4>
  403f5c:	tst	x2, #0x8
  403f60:	mov	w5, #0x73                  	// #115
  403f64:	mov	w1, #0x53                  	// #83
  403f68:	csel	w5, w5, w1, ne  // ne = any
  403f6c:	add	w1, w3, #0x6
  403f70:	and	x4, x4, #0xffff
  403f74:	strb	w5, [x0, x4]
  403f78:	tst	x2, #0x4
  403f7c:	mov	w5, #0x72                  	// #114
  403f80:	mov	w4, #0x2d                  	// #45
  403f84:	csel	w5, w5, w4, ne  // ne = any
  403f88:	add	w4, w3, #0x7
  403f8c:	and	x1, x1, #0xf
  403f90:	strb	w5, [x0, x1]
  403f94:	tst	x2, #0x2
  403f98:	mov	w5, #0x77                  	// #119
  403f9c:	mov	w1, #0x2d                  	// #45
  403fa0:	csel	w5, w5, w1, ne  // ne = any
  403fa4:	add	w1, w3, #0x8
  403fa8:	and	w1, w1, #0xffff
  403fac:	and	x4, x4, #0xf
  403fb0:	strb	w5, [x0, x4]
  403fb4:	tbz	w2, #9, 404058 <ferror@plt+0x21b8>
  403fb8:	tst	x2, #0x1
  403fbc:	mov	w2, #0x74                  	// #116
  403fc0:	mov	w4, #0x54                  	// #84
  403fc4:	csel	w2, w2, w4, ne  // ne = any
  403fc8:	and	x1, x1, #0xffff
  403fcc:	strb	w2, [x0, x1]
  403fd0:	add	w3, w3, #0x9
  403fd4:	and	x3, x3, #0xffff
  403fd8:	strb	wzr, [x0, x3]
  403fdc:	ret
  403fe0:	mov	w1, #0x6c                  	// #108
  403fe4:	strb	w1, [x0]
  403fe8:	mov	w3, #0x1                   	// #1
  403fec:	b	403ec0 <ferror@plt+0x2020>
  403ff0:	mov	w1, #0x63                  	// #99
  403ff4:	strb	w1, [x0]
  403ff8:	mov	w3, #0x1                   	// #1
  403ffc:	b	403ec0 <ferror@plt+0x2020>
  404000:	mov	w1, #0x62                  	// #98
  404004:	strb	w1, [x0]
  404008:	mov	w3, #0x1                   	// #1
  40400c:	b	403ec0 <ferror@plt+0x2020>
  404010:	mov	w1, #0x73                  	// #115
  404014:	strb	w1, [x0]
  404018:	mov	w3, #0x1                   	// #1
  40401c:	b	403ec0 <ferror@plt+0x2020>
  404020:	mov	w1, #0x70                  	// #112
  404024:	strb	w1, [x0]
  404028:	mov	w3, #0x1                   	// #1
  40402c:	b	403ec0 <ferror@plt+0x2020>
  404030:	tst	x2, #0x40
  404034:	mov	w5, #0x78                  	// #120
  404038:	mov	w4, #0x2d                  	// #45
  40403c:	csel	w5, w5, w4, ne  // ne = any
  404040:	b	403f10 <ferror@plt+0x2070>
  404044:	tst	x2, #0x8
  404048:	mov	w5, #0x78                  	// #120
  40404c:	mov	w1, #0x2d                  	// #45
  404050:	csel	w5, w5, w1, ne  // ne = any
  404054:	b	403f6c <ferror@plt+0x20cc>
  404058:	tst	x2, #0x1
  40405c:	mov	w2, #0x78                  	// #120
  404060:	mov	w4, #0x2d                  	// #45
  404064:	csel	w2, w2, w4, ne  // ne = any
  404068:	b	403fc8 <ferror@plt+0x2128>
  40406c:	stp	x29, x30, [sp, #-80]!
  404070:	mov	x29, sp
  404074:	stp	x19, x20, [sp, #16]
  404078:	add	x5, sp, #0x28
  40407c:	tbz	w0, #1, 40408c <ferror@plt+0x21ec>
  404080:	mov	w2, #0x20                  	// #32
  404084:	strb	w2, [sp, #40]
  404088:	add	x5, sp, #0x29
  40408c:	cmp	x1, #0x3ff
  404090:	b.ls	404220 <ferror@plt+0x2380>  // b.plast
  404094:	mov	x2, #0xfffff               	// #1048575
  404098:	cmp	x1, x2
  40409c:	b.ls	404138 <ferror@plt+0x2298>  // b.plast
  4040a0:	mov	x2, #0x3fffffff            	// #1073741823
  4040a4:	cmp	x1, x2
  4040a8:	b.ls	404140 <ferror@plt+0x22a0>  // b.plast
  4040ac:	mov	x2, #0xffffffffff          	// #1099511627775
  4040b0:	cmp	x1, x2
  4040b4:	b.ls	404148 <ferror@plt+0x22a8>  // b.plast
  4040b8:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  4040bc:	cmp	x1, x2
  4040c0:	b.ls	404150 <ferror@plt+0x22b0>  // b.plast
  4040c4:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  4040c8:	cmp	x1, x2
  4040cc:	mov	w19, #0x3c                  	// #60
  4040d0:	mov	w2, #0x46                  	// #70
  4040d4:	csel	w19, w19, w2, ls  // ls = plast
  4040d8:	sub	w4, w19, #0xa
  4040dc:	mov	w3, #0x6667                	// #26215
  4040e0:	movk	w3, #0x6666, lsl #16
  4040e4:	smull	x3, w4, w3
  4040e8:	asr	x3, x3, #34
  4040ec:	sub	w3, w3, w4, asr #31
  4040f0:	adrp	x2, 406000 <ferror@plt+0x4160>
  4040f4:	add	x2, x2, #0x110
  4040f8:	ldrsb	w3, [x2, w3, sxtw]
  4040fc:	lsr	x20, x1, x4
  404100:	mov	x2, #0xffffffffffffffff    	// #-1
  404104:	lsl	x2, x2, x4
  404108:	bic	x1, x1, x2
  40410c:	strb	w3, [x5]
  404110:	and	w2, w0, #0x1
  404114:	cmp	w3, #0x42
  404118:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40411c:	b.eq	404234 <ferror@plt+0x2394>  // b.none
  404120:	mov	w2, #0x69                  	// #105
  404124:	strb	w2, [x5, #1]
  404128:	add	x2, x5, #0x3
  40412c:	mov	w3, #0x42                  	// #66
  404130:	strb	w3, [x5, #2]
  404134:	b	404238 <ferror@plt+0x2398>
  404138:	mov	w19, #0x14                  	// #20
  40413c:	b	4040d8 <ferror@plt+0x2238>
  404140:	mov	w19, #0x1e                  	// #30
  404144:	b	4040d8 <ferror@plt+0x2238>
  404148:	mov	w19, #0x28                  	// #40
  40414c:	b	4040d8 <ferror@plt+0x2238>
  404150:	mov	w19, #0x32                  	// #50
  404154:	b	4040d8 <ferror@plt+0x2238>
  404158:	sub	w19, w19, #0x14
  40415c:	lsr	x19, x1, x19
  404160:	add	x19, x19, #0x32
  404164:	lsr	x19, x19, #2
  404168:	mov	x0, #0xf5c3                	// #62915
  40416c:	movk	x0, #0x5c28, lsl #16
  404170:	movk	x0, #0xc28f, lsl #32
  404174:	movk	x0, #0x28f5, lsl #48
  404178:	umulh	x19, x19, x0
  40417c:	lsr	x19, x19, #2
  404180:	cmp	x19, #0xa
  404184:	b.eq	4041d4 <ferror@plt+0x2334>  // b.none
  404188:	cbz	x19, 4041d8 <ferror@plt+0x2338>
  40418c:	bl	401b40 <localeconv@plt>
  404190:	cbz	x0, 404208 <ferror@plt+0x2368>
  404194:	ldr	x4, [x0]
  404198:	cbz	x4, 404214 <ferror@plt+0x2374>
  40419c:	ldrsb	w1, [x4]
  4041a0:	adrp	x0, 406000 <ferror@plt+0x4160>
  4041a4:	add	x0, x0, #0x2c0
  4041a8:	cmp	w1, #0x0
  4041ac:	csel	x4, x0, x4, eq  // eq = none
  4041b0:	add	x6, sp, #0x28
  4041b4:	mov	x5, x19
  4041b8:	mov	w3, w20
  4041bc:	adrp	x2, 406000 <ferror@plt+0x4160>
  4041c0:	add	x2, x2, #0x118
  4041c4:	mov	x1, #0x20                  	// #32
  4041c8:	add	x0, sp, #0x30
  4041cc:	bl	401b30 <snprintf@plt>
  4041d0:	b	4041f4 <ferror@plt+0x2354>
  4041d4:	add	w20, w20, #0x1
  4041d8:	add	x4, sp, #0x28
  4041dc:	mov	w3, w20
  4041e0:	adrp	x2, 406000 <ferror@plt+0x4160>
  4041e4:	add	x2, x2, #0x128
  4041e8:	mov	x1, #0x20                  	// #32
  4041ec:	add	x0, sp, #0x30
  4041f0:	bl	401b30 <snprintf@plt>
  4041f4:	add	x0, sp, #0x30
  4041f8:	bl	401c20 <strdup@plt>
  4041fc:	ldp	x19, x20, [sp, #16]
  404200:	ldp	x29, x30, [sp], #80
  404204:	ret
  404208:	adrp	x4, 406000 <ferror@plt+0x4160>
  40420c:	add	x4, x4, #0x2c0
  404210:	b	4041b0 <ferror@plt+0x2310>
  404214:	adrp	x4, 406000 <ferror@plt+0x4160>
  404218:	add	x4, x4, #0x2c0
  40421c:	b	4041b0 <ferror@plt+0x2310>
  404220:	mov	w20, w1
  404224:	mov	w1, #0x42                  	// #66
  404228:	strb	w1, [x5]
  40422c:	mov	w19, #0xa                   	// #10
  404230:	mov	x1, #0x0                   	// #0
  404234:	add	x2, x5, #0x1
  404238:	strb	wzr, [x2]
  40423c:	cbz	x1, 4041d8 <ferror@plt+0x2338>
  404240:	tbz	w0, #2, 404158 <ferror@plt+0x22b8>
  404244:	sub	w19, w19, #0x14
  404248:	lsr	x19, x1, x19
  40424c:	add	x19, x19, #0x5
  404250:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404254:	movk	x0, #0xcccd
  404258:	umulh	x19, x19, x0
  40425c:	lsr	x19, x19, #3
  404260:	umulh	x0, x19, x0
  404264:	lsr	x0, x0, #3
  404268:	add	x0, x0, x0, lsl #2
  40426c:	cmp	x19, x0, lsl #1
  404270:	b.ne	404188 <ferror@plt+0x22e8>  // b.any
  404274:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404278:	movk	x0, #0xcccd
  40427c:	umulh	x19, x19, x0
  404280:	lsr	x19, x19, #3
  404284:	b	404188 <ferror@plt+0x22e8>
  404288:	cbz	x0, 404368 <ferror@plt+0x24c8>
  40428c:	stp	x29, x30, [sp, #-64]!
  404290:	mov	x29, sp
  404294:	stp	x19, x20, [sp, #16]
  404298:	stp	x21, x22, [sp, #32]
  40429c:	stp	x23, x24, [sp, #48]
  4042a0:	mov	x19, x0
  4042a4:	mov	x24, x1
  4042a8:	mov	x22, x2
  4042ac:	mov	x23, x3
  4042b0:	ldrsb	w4, [x0]
  4042b4:	cbz	w4, 404370 <ferror@plt+0x24d0>
  4042b8:	cmp	x1, #0x0
  4042bc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4042c0:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4042c4:	b.eq	404378 <ferror@plt+0x24d8>  // b.none
  4042c8:	mov	x21, #0x0                   	// #0
  4042cc:	mov	x0, #0x0                   	// #0
  4042d0:	b	404328 <ferror@plt+0x2488>
  4042d4:	ldrsb	w1, [x19, #1]
  4042d8:	mov	x20, x19
  4042dc:	cbnz	w1, 4042e4 <ferror@plt+0x2444>
  4042e0:	add	x20, x19, #0x1
  4042e4:	cmp	x0, #0x0
  4042e8:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4042ec:	b.eq	404320 <ferror@plt+0x2480>  // b.none
  4042f0:	cmp	x0, x20
  4042f4:	b.cs	404388 <ferror@plt+0x24e8>  // b.hs, b.nlast
  4042f8:	sub	x1, x20, x0
  4042fc:	blr	x23
  404300:	cmn	w0, #0x1
  404304:	b.eq	404354 <ferror@plt+0x24b4>  // b.none
  404308:	add	x1, x21, #0x1
  40430c:	str	w0, [x24, x21, lsl #2]
  404310:	ldrsb	w0, [x20]
  404314:	cbz	w0, 40434c <ferror@plt+0x24ac>
  404318:	mov	x21, x1
  40431c:	mov	x0, #0x0                   	// #0
  404320:	ldrsb	w4, [x19, #1]!
  404324:	cbz	w4, 404350 <ferror@plt+0x24b0>
  404328:	cmp	x22, x21
  40432c:	b.ls	404380 <ferror@plt+0x24e0>  // b.plast
  404330:	cmp	x0, #0x0
  404334:	csel	x0, x0, x19, ne  // ne = any
  404338:	cmp	w4, #0x2c
  40433c:	b.eq	4042d4 <ferror@plt+0x2434>  // b.none
  404340:	ldrsb	w1, [x19, #1]
  404344:	cbz	w1, 4042e0 <ferror@plt+0x2440>
  404348:	b	404320 <ferror@plt+0x2480>
  40434c:	mov	x21, x1
  404350:	mov	w0, w21
  404354:	ldp	x19, x20, [sp, #16]
  404358:	ldp	x21, x22, [sp, #32]
  40435c:	ldp	x23, x24, [sp, #48]
  404360:	ldp	x29, x30, [sp], #64
  404364:	ret
  404368:	mov	w0, #0xffffffff            	// #-1
  40436c:	ret
  404370:	mov	w0, #0xffffffff            	// #-1
  404374:	b	404354 <ferror@plt+0x24b4>
  404378:	mov	w0, #0xffffffff            	// #-1
  40437c:	b	404354 <ferror@plt+0x24b4>
  404380:	mov	w0, #0xfffffffe            	// #-2
  404384:	b	404354 <ferror@plt+0x24b4>
  404388:	mov	w0, #0xffffffff            	// #-1
  40438c:	b	404354 <ferror@plt+0x24b4>
  404390:	cbz	x0, 404408 <ferror@plt+0x2568>
  404394:	stp	x29, x30, [sp, #-32]!
  404398:	mov	x29, sp
  40439c:	str	x19, [sp, #16]
  4043a0:	mov	x19, x3
  4043a4:	mov	x3, x4
  4043a8:	ldrsb	w4, [x0]
  4043ac:	cmp	x19, #0x0
  4043b0:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  4043b4:	b.eq	404410 <ferror@plt+0x2570>  // b.none
  4043b8:	ldr	x5, [x19]
  4043bc:	cmp	x5, x2
  4043c0:	b.hi	404418 <ferror@plt+0x2578>  // b.pmore
  4043c4:	cmp	w4, #0x2b
  4043c8:	b.eq	404400 <ferror@plt+0x2560>  // b.none
  4043cc:	str	xzr, [x19]
  4043d0:	ldr	x4, [x19]
  4043d4:	sub	x2, x2, x4
  4043d8:	add	x1, x1, x4, lsl #2
  4043dc:	bl	404288 <ferror@plt+0x23e8>
  4043e0:	cmp	w0, #0x0
  4043e4:	b.le	4043f4 <ferror@plt+0x2554>
  4043e8:	ldr	x1, [x19]
  4043ec:	add	x1, x1, w0, sxtw
  4043f0:	str	x1, [x19]
  4043f4:	ldr	x19, [sp, #16]
  4043f8:	ldp	x29, x30, [sp], #32
  4043fc:	ret
  404400:	add	x0, x0, #0x1
  404404:	b	4043d0 <ferror@plt+0x2530>
  404408:	mov	w0, #0xffffffff            	// #-1
  40440c:	ret
  404410:	mov	w0, #0xffffffff            	// #-1
  404414:	b	4043f4 <ferror@plt+0x2554>
  404418:	mov	w0, #0xffffffff            	// #-1
  40441c:	b	4043f4 <ferror@plt+0x2554>
  404420:	cmp	x2, #0x0
  404424:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404428:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40442c:	b.eq	404508 <ferror@plt+0x2668>  // b.none
  404430:	stp	x29, x30, [sp, #-64]!
  404434:	mov	x29, sp
  404438:	stp	x19, x20, [sp, #16]
  40443c:	stp	x21, x22, [sp, #32]
  404440:	str	x23, [sp, #48]
  404444:	mov	x19, x0
  404448:	mov	x21, x1
  40444c:	mov	x22, x2
  404450:	mov	x0, #0x0                   	// #0
  404454:	mov	w23, #0x1                   	// #1
  404458:	b	4044cc <ferror@plt+0x262c>
  40445c:	ldrsb	w1, [x19, #1]
  404460:	mov	x20, x19
  404464:	cbnz	w1, 40446c <ferror@plt+0x25cc>
  404468:	add	x20, x19, #0x1
  40446c:	cmp	x0, #0x0
  404470:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  404474:	b.eq	4044c8 <ferror@plt+0x2628>  // b.none
  404478:	cmp	x0, x20
  40447c:	b.cs	404510 <ferror@plt+0x2670>  // b.hs, b.nlast
  404480:	sub	x1, x20, x0
  404484:	blr	x22
  404488:	tbnz	w0, #31, 4044f4 <ferror@plt+0x2654>
  40448c:	add	w1, w0, #0x7
  404490:	cmp	w0, #0x0
  404494:	csel	w1, w1, w0, lt  // lt = tstop
  404498:	asr	w1, w1, #3
  40449c:	negs	w3, w0
  4044a0:	and	w0, w0, #0x7
  4044a4:	and	w3, w3, #0x7
  4044a8:	csneg	w0, w0, w3, mi  // mi = first
  4044ac:	lsl	w3, w23, w0
  4044b0:	ldrb	w0, [x21, w1, sxtw]
  4044b4:	orr	w3, w3, w0
  4044b8:	strb	w3, [x21, w1, sxtw]
  4044bc:	ldrsb	w0, [x20]
  4044c0:	cbz	w0, 404518 <ferror@plt+0x2678>
  4044c4:	mov	x0, #0x0                   	// #0
  4044c8:	add	x19, x19, #0x1
  4044cc:	ldrsb	w1, [x19]
  4044d0:	cbz	w1, 4044f0 <ferror@plt+0x2650>
  4044d4:	cmp	x0, #0x0
  4044d8:	csel	x0, x0, x19, ne  // ne = any
  4044dc:	cmp	w1, #0x2c
  4044e0:	b.eq	40445c <ferror@plt+0x25bc>  // b.none
  4044e4:	ldrsb	w1, [x19, #1]
  4044e8:	cbz	w1, 404468 <ferror@plt+0x25c8>
  4044ec:	b	4044c8 <ferror@plt+0x2628>
  4044f0:	mov	w0, #0x0                   	// #0
  4044f4:	ldp	x19, x20, [sp, #16]
  4044f8:	ldp	x21, x22, [sp, #32]
  4044fc:	ldr	x23, [sp, #48]
  404500:	ldp	x29, x30, [sp], #64
  404504:	ret
  404508:	mov	w0, #0xffffffea            	// #-22
  40450c:	ret
  404510:	mov	w0, #0xffffffff            	// #-1
  404514:	b	4044f4 <ferror@plt+0x2654>
  404518:	mov	w0, #0x0                   	// #0
  40451c:	b	4044f4 <ferror@plt+0x2654>
  404520:	cmp	x2, #0x0
  404524:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404528:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40452c:	b.eq	4045d8 <ferror@plt+0x2738>  // b.none
  404530:	stp	x29, x30, [sp, #-48]!
  404534:	mov	x29, sp
  404538:	stp	x19, x20, [sp, #16]
  40453c:	stp	x21, x22, [sp, #32]
  404540:	mov	x19, x0
  404544:	mov	x21, x1
  404548:	mov	x22, x2
  40454c:	mov	x0, #0x0                   	// #0
  404550:	b	4045a0 <ferror@plt+0x2700>
  404554:	ldrsb	w1, [x19, #1]
  404558:	mov	x20, x19
  40455c:	cbnz	w1, 404564 <ferror@plt+0x26c4>
  404560:	add	x20, x19, #0x1
  404564:	cmp	x0, #0x0
  404568:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  40456c:	b.eq	40459c <ferror@plt+0x26fc>  // b.none
  404570:	cmp	x0, x20
  404574:	b.cs	4045e0 <ferror@plt+0x2740>  // b.hs, b.nlast
  404578:	sub	x1, x20, x0
  40457c:	blr	x22
  404580:	tbnz	x0, #63, 4045c8 <ferror@plt+0x2728>
  404584:	ldr	x3, [x21]
  404588:	orr	x0, x3, x0
  40458c:	str	x0, [x21]
  404590:	ldrsb	w0, [x20]
  404594:	cbz	w0, 4045e8 <ferror@plt+0x2748>
  404598:	mov	x0, #0x0                   	// #0
  40459c:	add	x19, x19, #0x1
  4045a0:	ldrsb	w3, [x19]
  4045a4:	cbz	w3, 4045c4 <ferror@plt+0x2724>
  4045a8:	cmp	x0, #0x0
  4045ac:	csel	x0, x0, x19, ne  // ne = any
  4045b0:	cmp	w3, #0x2c
  4045b4:	b.eq	404554 <ferror@plt+0x26b4>  // b.none
  4045b8:	ldrsb	w1, [x19, #1]
  4045bc:	cbz	w1, 404560 <ferror@plt+0x26c0>
  4045c0:	b	40459c <ferror@plt+0x26fc>
  4045c4:	mov	w0, #0x0                   	// #0
  4045c8:	ldp	x19, x20, [sp, #16]
  4045cc:	ldp	x21, x22, [sp, #32]
  4045d0:	ldp	x29, x30, [sp], #48
  4045d4:	ret
  4045d8:	mov	w0, #0xffffffea            	// #-22
  4045dc:	ret
  4045e0:	mov	w0, #0xffffffff            	// #-1
  4045e4:	b	4045c8 <ferror@plt+0x2728>
  4045e8:	mov	w0, #0x0                   	// #0
  4045ec:	b	4045c8 <ferror@plt+0x2728>
  4045f0:	stp	x29, x30, [sp, #-80]!
  4045f4:	mov	x29, sp
  4045f8:	str	xzr, [sp, #72]
  4045fc:	cbz	x0, 404748 <ferror@plt+0x28a8>
  404600:	stp	x19, x20, [sp, #16]
  404604:	stp	x21, x22, [sp, #32]
  404608:	str	x23, [sp, #48]
  40460c:	mov	x19, x0
  404610:	mov	x23, x1
  404614:	mov	x20, x2
  404618:	mov	w21, w3
  40461c:	str	w3, [x1]
  404620:	str	w3, [x2]
  404624:	bl	401e50 <__errno_location@plt>
  404628:	mov	x22, x0
  40462c:	str	wzr, [x0]
  404630:	ldrsb	w0, [x19]
  404634:	cmp	w0, #0x3a
  404638:	b.eq	404694 <ferror@plt+0x27f4>  // b.none
  40463c:	mov	w2, #0xa                   	// #10
  404640:	add	x1, sp, #0x48
  404644:	mov	x0, x19
  404648:	bl	401d10 <strtol@plt>
  40464c:	str	w0, [x23]
  404650:	str	w0, [x20]
  404654:	ldr	w0, [x22]
  404658:	cbnz	w0, 404778 <ferror@plt+0x28d8>
  40465c:	ldr	x1, [sp, #72]
  404660:	cmp	x1, #0x0
  404664:	ccmp	x1, x19, #0x4, ne  // ne = any
  404668:	b.eq	40478c <ferror@plt+0x28ec>  // b.none
  40466c:	ldrsb	w2, [x1]
  404670:	cmp	w2, #0x3a
  404674:	b.eq	4046dc <ferror@plt+0x283c>  // b.none
  404678:	cmp	w2, #0x2d
  40467c:	b.eq	4046f8 <ferror@plt+0x2858>  // b.none
  404680:	ldp	x19, x20, [sp, #16]
  404684:	ldp	x21, x22, [sp, #32]
  404688:	ldr	x23, [sp, #48]
  40468c:	ldp	x29, x30, [sp], #80
  404690:	ret
  404694:	add	x19, x19, #0x1
  404698:	mov	w2, #0xa                   	// #10
  40469c:	add	x1, sp, #0x48
  4046a0:	mov	x0, x19
  4046a4:	bl	401d10 <strtol@plt>
  4046a8:	str	w0, [x20]
  4046ac:	ldr	w0, [x22]
  4046b0:	cbnz	w0, 404750 <ferror@plt+0x28b0>
  4046b4:	ldr	x0, [sp, #72]
  4046b8:	cbz	x0, 404764 <ferror@plt+0x28c4>
  4046bc:	ldrsb	w1, [x0]
  4046c0:	cmp	w1, #0x0
  4046c4:	ccmp	x0, x19, #0x4, eq  // eq = none
  4046c8:	csetm	w0, eq  // eq = none
  4046cc:	ldp	x19, x20, [sp, #16]
  4046d0:	ldp	x21, x22, [sp, #32]
  4046d4:	ldr	x23, [sp, #48]
  4046d8:	b	40468c <ferror@plt+0x27ec>
  4046dc:	ldrsb	w2, [x1, #1]
  4046e0:	cbnz	w2, 4046f8 <ferror@plt+0x2858>
  4046e4:	str	w21, [x20]
  4046e8:	ldp	x19, x20, [sp, #16]
  4046ec:	ldp	x21, x22, [sp, #32]
  4046f0:	ldr	x23, [sp, #48]
  4046f4:	b	40468c <ferror@plt+0x27ec>
  4046f8:	add	x19, x1, #0x1
  4046fc:	str	xzr, [sp, #72]
  404700:	str	wzr, [x22]
  404704:	mov	w2, #0xa                   	// #10
  404708:	add	x1, sp, #0x48
  40470c:	mov	x0, x19
  404710:	bl	401d10 <strtol@plt>
  404714:	str	w0, [x20]
  404718:	ldr	w0, [x22]
  40471c:	cbnz	w0, 4047a0 <ferror@plt+0x2900>
  404720:	ldr	x0, [sp, #72]
  404724:	cbz	x0, 4047b4 <ferror@plt+0x2914>
  404728:	ldrsb	w1, [x0]
  40472c:	cmp	w1, #0x0
  404730:	ccmp	x0, x19, #0x4, eq  // eq = none
  404734:	csetm	w0, eq  // eq = none
  404738:	ldp	x19, x20, [sp, #16]
  40473c:	ldp	x21, x22, [sp, #32]
  404740:	ldr	x23, [sp, #48]
  404744:	b	40468c <ferror@plt+0x27ec>
  404748:	mov	w0, #0x0                   	// #0
  40474c:	b	40468c <ferror@plt+0x27ec>
  404750:	mov	w0, #0xffffffff            	// #-1
  404754:	ldp	x19, x20, [sp, #16]
  404758:	ldp	x21, x22, [sp, #32]
  40475c:	ldr	x23, [sp, #48]
  404760:	b	40468c <ferror@plt+0x27ec>
  404764:	mov	w0, #0xffffffff            	// #-1
  404768:	ldp	x19, x20, [sp, #16]
  40476c:	ldp	x21, x22, [sp, #32]
  404770:	ldr	x23, [sp, #48]
  404774:	b	40468c <ferror@plt+0x27ec>
  404778:	mov	w0, #0xffffffff            	// #-1
  40477c:	ldp	x19, x20, [sp, #16]
  404780:	ldp	x21, x22, [sp, #32]
  404784:	ldr	x23, [sp, #48]
  404788:	b	40468c <ferror@plt+0x27ec>
  40478c:	mov	w0, #0xffffffff            	// #-1
  404790:	ldp	x19, x20, [sp, #16]
  404794:	ldp	x21, x22, [sp, #32]
  404798:	ldr	x23, [sp, #48]
  40479c:	b	40468c <ferror@plt+0x27ec>
  4047a0:	mov	w0, #0xffffffff            	// #-1
  4047a4:	ldp	x19, x20, [sp, #16]
  4047a8:	ldp	x21, x22, [sp, #32]
  4047ac:	ldr	x23, [sp, #48]
  4047b0:	b	40468c <ferror@plt+0x27ec>
  4047b4:	mov	w0, #0xffffffff            	// #-1
  4047b8:	ldp	x19, x20, [sp, #16]
  4047bc:	ldp	x21, x22, [sp, #32]
  4047c0:	ldr	x23, [sp, #48]
  4047c4:	b	40468c <ferror@plt+0x27ec>
  4047c8:	cmp	x0, #0x0
  4047cc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4047d0:	b.eq	404898 <ferror@plt+0x29f8>  // b.none
  4047d4:	stp	x29, x30, [sp, #-80]!
  4047d8:	mov	x29, sp
  4047dc:	stp	x19, x20, [sp, #16]
  4047e0:	stp	x21, x22, [sp, #32]
  4047e4:	stp	x23, x24, [sp, #48]
  4047e8:	mov	x20, x1
  4047ec:	add	x24, sp, #0x40
  4047f0:	add	x23, sp, #0x48
  4047f4:	b	404824 <ferror@plt+0x2984>
  4047f8:	cmp	x19, #0x0
  4047fc:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  404800:	ccmp	x21, x22, #0x0, ne  // ne = any
  404804:	b.ne	404880 <ferror@plt+0x29e0>  // b.any
  404808:	mov	x2, x21
  40480c:	mov	x1, x20
  404810:	mov	x0, x19
  404814:	bl	401b90 <strncmp@plt>
  404818:	cbnz	w0, 404880 <ferror@plt+0x29e0>
  40481c:	add	x0, x19, x21
  404820:	add	x20, x20, x22
  404824:	mov	x1, x24
  404828:	bl	402f68 <ferror@plt+0x10c8>
  40482c:	mov	x19, x0
  404830:	mov	x1, x23
  404834:	mov	x0, x20
  404838:	bl	402f68 <ferror@plt+0x10c8>
  40483c:	mov	x20, x0
  404840:	ldr	x21, [sp, #64]
  404844:	ldr	x22, [sp, #72]
  404848:	adds	x0, x21, x22
  40484c:	b.eq	404878 <ferror@plt+0x29d8>  // b.none
  404850:	cmp	x0, #0x1
  404854:	b.ne	4047f8 <ferror@plt+0x2958>  // b.any
  404858:	cbz	x19, 404868 <ferror@plt+0x29c8>
  40485c:	ldrsb	w0, [x19]
  404860:	cmp	w0, #0x2f
  404864:	b.eq	404878 <ferror@plt+0x29d8>  // b.none
  404868:	cbz	x20, 404880 <ferror@plt+0x29e0>
  40486c:	ldrsb	w0, [x20]
  404870:	cmp	w0, #0x2f
  404874:	b.ne	4047f8 <ferror@plt+0x2958>  // b.any
  404878:	mov	w0, #0x1                   	// #1
  40487c:	b	404884 <ferror@plt+0x29e4>
  404880:	mov	w0, #0x0                   	// #0
  404884:	ldp	x19, x20, [sp, #16]
  404888:	ldp	x21, x22, [sp, #32]
  40488c:	ldp	x23, x24, [sp, #48]
  404890:	ldp	x29, x30, [sp], #80
  404894:	ret
  404898:	mov	w0, #0x0                   	// #0
  40489c:	ret
  4048a0:	stp	x29, x30, [sp, #-64]!
  4048a4:	mov	x29, sp
  4048a8:	stp	x19, x20, [sp, #16]
  4048ac:	mov	x19, x0
  4048b0:	orr	x0, x0, x1
  4048b4:	cbz	x0, 404938 <ferror@plt+0x2a98>
  4048b8:	stp	x21, x22, [sp, #32]
  4048bc:	mov	x21, x1
  4048c0:	mov	x22, x2
  4048c4:	cbz	x19, 40494c <ferror@plt+0x2aac>
  4048c8:	cbz	x1, 404964 <ferror@plt+0x2ac4>
  4048cc:	stp	x23, x24, [sp, #48]
  4048d0:	mov	x0, x19
  4048d4:	bl	401a30 <strlen@plt>
  4048d8:	mov	x23, x0
  4048dc:	mvn	x0, x0
  4048e0:	mov	x20, #0x0                   	// #0
  4048e4:	cmp	x0, x22
  4048e8:	b.cc	404978 <ferror@plt+0x2ad8>  // b.lo, b.ul, b.last
  4048ec:	add	x24, x23, x22
  4048f0:	add	x0, x24, #0x1
  4048f4:	bl	401b70 <malloc@plt>
  4048f8:	mov	x20, x0
  4048fc:	cbz	x0, 404984 <ferror@plt+0x2ae4>
  404900:	mov	x2, x23
  404904:	mov	x1, x19
  404908:	bl	401a00 <memcpy@plt>
  40490c:	mov	x2, x22
  404910:	mov	x1, x21
  404914:	add	x0, x20, x23
  404918:	bl	401a00 <memcpy@plt>
  40491c:	strb	wzr, [x20, x24]
  404920:	ldp	x21, x22, [sp, #32]
  404924:	ldp	x23, x24, [sp, #48]
  404928:	mov	x0, x20
  40492c:	ldp	x19, x20, [sp, #16]
  404930:	ldp	x29, x30, [sp], #64
  404934:	ret
  404938:	adrp	x0, 405000 <ferror@plt+0x3160>
  40493c:	add	x0, x0, #0xbd8
  404940:	bl	401c20 <strdup@plt>
  404944:	mov	x20, x0
  404948:	b	404928 <ferror@plt+0x2a88>
  40494c:	mov	x1, x2
  404950:	mov	x0, x21
  404954:	bl	401d60 <strndup@plt>
  404958:	mov	x20, x0
  40495c:	ldp	x21, x22, [sp, #32]
  404960:	b	404928 <ferror@plt+0x2a88>
  404964:	mov	x0, x19
  404968:	bl	401c20 <strdup@plt>
  40496c:	mov	x20, x0
  404970:	ldp	x21, x22, [sp, #32]
  404974:	b	404928 <ferror@plt+0x2a88>
  404978:	ldp	x21, x22, [sp, #32]
  40497c:	ldp	x23, x24, [sp, #48]
  404980:	b	404928 <ferror@plt+0x2a88>
  404984:	ldp	x21, x22, [sp, #32]
  404988:	ldp	x23, x24, [sp, #48]
  40498c:	b	404928 <ferror@plt+0x2a88>
  404990:	stp	x29, x30, [sp, #-32]!
  404994:	mov	x29, sp
  404998:	stp	x19, x20, [sp, #16]
  40499c:	mov	x20, x0
  4049a0:	mov	x19, x1
  4049a4:	mov	x2, #0x0                   	// #0
  4049a8:	cbz	x1, 4049b8 <ferror@plt+0x2b18>
  4049ac:	mov	x0, x1
  4049b0:	bl	401a30 <strlen@plt>
  4049b4:	mov	x2, x0
  4049b8:	mov	x1, x19
  4049bc:	mov	x0, x20
  4049c0:	bl	4048a0 <ferror@plt+0x2a00>
  4049c4:	ldp	x19, x20, [sp, #16]
  4049c8:	ldp	x29, x30, [sp], #32
  4049cc:	ret
  4049d0:	stp	x29, x30, [sp, #-288]!
  4049d4:	mov	x29, sp
  4049d8:	str	x19, [sp, #16]
  4049dc:	mov	x19, x0
  4049e0:	str	x2, [sp, #240]
  4049e4:	str	x3, [sp, #248]
  4049e8:	str	x4, [sp, #256]
  4049ec:	str	x5, [sp, #264]
  4049f0:	str	x6, [sp, #272]
  4049f4:	str	x7, [sp, #280]
  4049f8:	str	q0, [sp, #112]
  4049fc:	str	q1, [sp, #128]
  404a00:	str	q2, [sp, #144]
  404a04:	str	q3, [sp, #160]
  404a08:	str	q4, [sp, #176]
  404a0c:	str	q5, [sp, #192]
  404a10:	str	q6, [sp, #208]
  404a14:	str	q7, [sp, #224]
  404a18:	add	x0, sp, #0x120
  404a1c:	str	x0, [sp, #80]
  404a20:	str	x0, [sp, #88]
  404a24:	add	x0, sp, #0xf0
  404a28:	str	x0, [sp, #96]
  404a2c:	mov	w0, #0xffffffd0            	// #-48
  404a30:	str	w0, [sp, #104]
  404a34:	mov	w0, #0xffffff80            	// #-128
  404a38:	str	w0, [sp, #108]
  404a3c:	ldp	x2, x3, [sp, #80]
  404a40:	stp	x2, x3, [sp, #32]
  404a44:	ldp	x2, x3, [sp, #96]
  404a48:	stp	x2, x3, [sp, #48]
  404a4c:	add	x2, sp, #0x20
  404a50:	add	x0, sp, #0x48
  404a54:	bl	401d50 <vasprintf@plt>
  404a58:	tbnz	w0, #31, 404a88 <ferror@plt+0x2be8>
  404a5c:	sxtw	x2, w0
  404a60:	ldr	x1, [sp, #72]
  404a64:	mov	x0, x19
  404a68:	bl	4048a0 <ferror@plt+0x2a00>
  404a6c:	mov	x19, x0
  404a70:	ldr	x0, [sp, #72]
  404a74:	bl	401d20 <free@plt>
  404a78:	mov	x0, x19
  404a7c:	ldr	x19, [sp, #16]
  404a80:	ldp	x29, x30, [sp], #288
  404a84:	ret
  404a88:	mov	x19, #0x0                   	// #0
  404a8c:	b	404a78 <ferror@plt+0x2bd8>
  404a90:	stp	x29, x30, [sp, #-80]!
  404a94:	mov	x29, sp
  404a98:	stp	x19, x20, [sp, #16]
  404a9c:	stp	x21, x22, [sp, #32]
  404aa0:	mov	x19, x0
  404aa4:	ldr	x21, [x0]
  404aa8:	ldrsb	w0, [x21]
  404aac:	cbz	w0, 404be0 <ferror@plt+0x2d40>
  404ab0:	stp	x23, x24, [sp, #48]
  404ab4:	mov	x24, x1
  404ab8:	mov	x22, x2
  404abc:	mov	w23, w3
  404ac0:	mov	x1, x2
  404ac4:	mov	x0, x21
  404ac8:	bl	401d70 <strspn@plt>
  404acc:	add	x20, x21, x0
  404ad0:	ldrsb	w21, [x21, x0]
  404ad4:	cbz	w21, 404b4c <ferror@plt+0x2cac>
  404ad8:	cbz	w23, 404bb0 <ferror@plt+0x2d10>
  404adc:	mov	w1, w21
  404ae0:	adrp	x0, 406000 <ferror@plt+0x4160>
  404ae4:	add	x0, x0, #0x130
  404ae8:	bl	401d80 <strchr@plt>
  404aec:	cbz	x0, 404b6c <ferror@plt+0x2ccc>
  404af0:	strb	w21, [sp, #72]
  404af4:	strb	wzr, [sp, #73]
  404af8:	add	x23, x20, #0x1
  404afc:	add	x1, sp, #0x48
  404b00:	mov	x0, x23
  404b04:	bl	402fdc <ferror@plt+0x113c>
  404b08:	str	x0, [x24]
  404b0c:	add	x1, x20, x0
  404b10:	ldrsb	w1, [x1, #1]
  404b14:	cmp	w1, #0x0
  404b18:	ccmp	w21, w1, #0x0, ne  // ne = any
  404b1c:	b.ne	404b5c <ferror@plt+0x2cbc>  // b.any
  404b20:	add	x0, x0, #0x2
  404b24:	add	x21, x20, x0
  404b28:	ldrsb	w1, [x20, x0]
  404b2c:	cbz	w1, 404b3c <ferror@plt+0x2c9c>
  404b30:	mov	x0, x22
  404b34:	bl	401d80 <strchr@plt>
  404b38:	cbz	x0, 404b5c <ferror@plt+0x2cbc>
  404b3c:	str	x21, [x19]
  404b40:	mov	x20, x23
  404b44:	ldp	x23, x24, [sp, #48]
  404b48:	b	404bcc <ferror@plt+0x2d2c>
  404b4c:	str	x20, [x19]
  404b50:	mov	x20, #0x0                   	// #0
  404b54:	ldp	x23, x24, [sp, #48]
  404b58:	b	404bcc <ferror@plt+0x2d2c>
  404b5c:	str	x20, [x19]
  404b60:	mov	x20, #0x0                   	// #0
  404b64:	ldp	x23, x24, [sp, #48]
  404b68:	b	404bcc <ferror@plt+0x2d2c>
  404b6c:	mov	x1, x22
  404b70:	mov	x0, x20
  404b74:	bl	402fdc <ferror@plt+0x113c>
  404b78:	str	x0, [x24]
  404b7c:	add	x21, x20, x0
  404b80:	ldrsb	w1, [x20, x0]
  404b84:	cbz	w1, 404b94 <ferror@plt+0x2cf4>
  404b88:	mov	x0, x22
  404b8c:	bl	401d80 <strchr@plt>
  404b90:	cbz	x0, 404ba0 <ferror@plt+0x2d00>
  404b94:	str	x21, [x19]
  404b98:	ldp	x23, x24, [sp, #48]
  404b9c:	b	404bcc <ferror@plt+0x2d2c>
  404ba0:	str	x20, [x19]
  404ba4:	mov	x20, x0
  404ba8:	ldp	x23, x24, [sp, #48]
  404bac:	b	404bcc <ferror@plt+0x2d2c>
  404bb0:	mov	x1, x22
  404bb4:	mov	x0, x20
  404bb8:	bl	401e20 <strcspn@plt>
  404bbc:	str	x0, [x24]
  404bc0:	add	x0, x20, x0
  404bc4:	str	x0, [x19]
  404bc8:	ldp	x23, x24, [sp, #48]
  404bcc:	mov	x0, x20
  404bd0:	ldp	x19, x20, [sp, #16]
  404bd4:	ldp	x21, x22, [sp, #32]
  404bd8:	ldp	x29, x30, [sp], #80
  404bdc:	ret
  404be0:	mov	x20, #0x0                   	// #0
  404be4:	b	404bcc <ferror@plt+0x2d2c>
  404be8:	stp	x29, x30, [sp, #-32]!
  404bec:	mov	x29, sp
  404bf0:	str	x19, [sp, #16]
  404bf4:	mov	x19, x0
  404bf8:	mov	x0, x19
  404bfc:	bl	401bc0 <fgetc@plt>
  404c00:	cmn	w0, #0x1
  404c04:	b.eq	404c18 <ferror@plt+0x2d78>  // b.none
  404c08:	cmp	w0, #0xa
  404c0c:	b.ne	404bf8 <ferror@plt+0x2d58>  // b.any
  404c10:	mov	w0, #0x0                   	// #0
  404c14:	b	404c1c <ferror@plt+0x2d7c>
  404c18:	mov	w0, #0x1                   	// #1
  404c1c:	ldr	x19, [sp, #16]
  404c20:	ldp	x29, x30, [sp], #32
  404c24:	ret
  404c28:	stp	x29, x30, [sp, #-144]!
  404c2c:	mov	x29, sp
  404c30:	stp	x19, x20, [sp, #16]
  404c34:	stp	x21, x22, [sp, #32]
  404c38:	stp	x23, x24, [sp, #48]
  404c3c:	stp	x25, x26, [sp, #64]
  404c40:	stp	x27, x28, [sp, #80]
  404c44:	str	x1, [sp, #120]
  404c48:	cbz	x0, 404c88 <ferror@plt+0x2de8>
  404c4c:	mov	x19, x0
  404c50:	ldr	x0, [sp, #120]
  404c54:	cbz	x0, 404ca8 <ferror@plt+0x2e08>
  404c58:	mov	w20, #0x0                   	// #0
  404c5c:	str	xzr, [sp, #104]
  404c60:	adrp	x0, 406000 <ferror@plt+0x4160>
  404c64:	add	x0, x0, #0x150
  404c68:	str	x0, [sp, #96]
  404c6c:	add	x0, sp, #0x88
  404c70:	str	x0, [sp, #112]
  404c74:	adrp	x0, 417000 <ferror@plt+0x15160>
  404c78:	add	x28, x0, #0xb38
  404c7c:	mov	x27, #0xcccccccccccccccc    	// #-3689348814741910324
  404c80:	movk	x27, #0xcccd
  404c84:	b	404ddc <ferror@plt+0x2f3c>
  404c88:	adrp	x3, 406000 <ferror@plt+0x4160>
  404c8c:	add	x3, x3, #0x438
  404c90:	mov	w2, #0x4d                  	// #77
  404c94:	adrp	x1, 406000 <ferror@plt+0x4160>
  404c98:	add	x1, x1, #0x138
  404c9c:	adrp	x0, 405000 <ferror@plt+0x3160>
  404ca0:	add	x0, x0, #0xcd8
  404ca4:	bl	401e40 <__assert_fail@plt>
  404ca8:	adrp	x3, 406000 <ferror@plt+0x4160>
  404cac:	add	x3, x3, #0x438
  404cb0:	mov	w2, #0x4e                  	// #78
  404cb4:	adrp	x1, 406000 <ferror@plt+0x4160>
  404cb8:	add	x1, x1, #0x138
  404cbc:	adrp	x0, 406000 <ferror@plt+0x4160>
  404cc0:	add	x0, x0, #0x148
  404cc4:	bl	401e40 <__assert_fail@plt>
  404cc8:	mov	w0, #0xffffffea            	// #-22
  404ccc:	cbz	w20, 404e70 <ferror@plt+0x2fd0>
  404cd0:	ldr	x0, [sp, #120]
  404cd4:	ldr	x1, [sp, #104]
  404cd8:	str	x1, [x0]
  404cdc:	mov	w0, #0x0                   	// #0
  404ce0:	b	404e70 <ferror@plt+0x2fd0>
  404ce4:	neg	w0, w0
  404ce8:	b	404e70 <ferror@plt+0x2fd0>
  404cec:	add	x20, x20, #0x1
  404cf0:	str	wzr, [x19]
  404cf4:	mov	w2, #0xa                   	// #10
  404cf8:	ldr	x1, [sp, #112]
  404cfc:	mov	x0, x20
  404d00:	bl	401a80 <strtoll@plt>
  404d04:	mov	x23, x0
  404d08:	ldr	w0, [x19]
  404d0c:	cmp	w0, #0x0
  404d10:	b.gt	404d2c <ferror@plt+0x2e8c>
  404d14:	tbnz	x23, #63, 404d3c <ferror@plt+0x2e9c>
  404d18:	ldr	x24, [sp, #136]
  404d1c:	cmp	x24, x20
  404d20:	b.eq	404d44 <ferror@plt+0x2ea4>  // b.none
  404d24:	sub	w24, w24, w20
  404d28:	b	404e44 <ferror@plt+0x2fa4>
  404d2c:	neg	w0, w0
  404d30:	b	404e70 <ferror@plt+0x2fd0>
  404d34:	mov	w0, #0xffffffde            	// #-34
  404d38:	b	404e70 <ferror@plt+0x2fd0>
  404d3c:	mov	w0, #0xffffffde            	// #-34
  404d40:	b	404e70 <ferror@plt+0x2fd0>
  404d44:	mov	w0, #0xffffffea            	// #-22
  404d48:	b	404e70 <ferror@plt+0x2fd0>
  404d4c:	mov	w0, #0xffffffea            	// #-22
  404d50:	b	404e70 <ferror@plt+0x2fd0>
  404d54:	mov	w0, #0xffffffea            	// #-22
  404d58:	b	404e70 <ferror@plt+0x2fd0>
  404d5c:	add	w21, w21, #0x1
  404d60:	add	x22, x22, #0x10
  404d64:	cmp	w21, #0x1c
  404d68:	b.eq	404e6c <ferror@plt+0x2fcc>  // b.none
  404d6c:	ldr	x20, [x22]
  404d70:	cbz	x20, 404d5c <ferror@plt+0x2ebc>
  404d74:	mov	x0, x20
  404d78:	bl	401a30 <strlen@plt>
  404d7c:	mov	x19, x0
  404d80:	cbz	x0, 404d5c <ferror@plt+0x2ebc>
  404d84:	mov	x2, x0
  404d88:	mov	x1, x20
  404d8c:	mov	x0, x25
  404d90:	bl	401b90 <strncmp@plt>
  404d94:	cbnz	w0, 404d5c <ferror@plt+0x2ebc>
  404d98:	ubfiz	x0, x21, #4, #32
  404d9c:	add	x0, x28, x0
  404da0:	ldr	x0, [x0, #8]
  404da4:	mul	x23, x23, x0
  404da8:	cbz	w24, 404dbc <ferror@plt+0x2f1c>
  404dac:	umulh	x23, x23, x27
  404db0:	lsr	x23, x23, #3
  404db4:	subs	w24, w24, #0x1
  404db8:	b.ne	404dac <ferror@plt+0x2f0c>  // b.any
  404dbc:	madd	x23, x26, x0, x23
  404dc0:	ldr	x0, [sp, #104]
  404dc4:	add	x0, x0, x23
  404dc8:	str	x0, [sp, #104]
  404dcc:	add	x19, x25, x19
  404dd0:	cmp	w21, #0x1b
  404dd4:	b.hi	404d54 <ferror@plt+0x2eb4>  // b.pmore
  404dd8:	mov	w20, #0x1                   	// #1
  404ddc:	ldr	x1, [sp, #96]
  404de0:	mov	x0, x19
  404de4:	bl	401d70 <strspn@plt>
  404de8:	add	x21, x19, x0
  404dec:	ldrsb	w0, [x19, x0]
  404df0:	cbz	w0, 404cc8 <ferror@plt+0x2e28>
  404df4:	bl	401e50 <__errno_location@plt>
  404df8:	mov	x19, x0
  404dfc:	str	wzr, [x0]
  404e00:	mov	w2, #0xa                   	// #10
  404e04:	ldr	x1, [sp, #112]
  404e08:	mov	x0, x21
  404e0c:	bl	401a80 <strtoll@plt>
  404e10:	mov	x26, x0
  404e14:	ldr	w0, [x19]
  404e18:	cmp	w0, #0x0
  404e1c:	b.gt	404ce4 <ferror@plt+0x2e44>
  404e20:	tbnz	x26, #63, 404d34 <ferror@plt+0x2e94>
  404e24:	ldr	x20, [sp, #136]
  404e28:	ldrsb	w0, [x20]
  404e2c:	cmp	w0, #0x2e
  404e30:	b.eq	404cec <ferror@plt+0x2e4c>  // b.none
  404e34:	cmp	x20, x21
  404e38:	b.eq	404d4c <ferror@plt+0x2eac>  // b.none
  404e3c:	mov	w24, #0x0                   	// #0
  404e40:	mov	x23, #0x0                   	// #0
  404e44:	ldr	x25, [sp, #136]
  404e48:	ldr	x1, [sp, #96]
  404e4c:	mov	x0, x25
  404e50:	bl	401d70 <strspn@plt>
  404e54:	add	x25, x25, x0
  404e58:	str	x25, [sp, #136]
  404e5c:	adrp	x0, 417000 <ferror@plt+0x15160>
  404e60:	add	x22, x0, #0xb38
  404e64:	mov	w21, #0x0                   	// #0
  404e68:	b	404d6c <ferror@plt+0x2ecc>
  404e6c:	mov	w0, #0xffffffea            	// #-22
  404e70:	ldp	x19, x20, [sp, #16]
  404e74:	ldp	x21, x22, [sp, #32]
  404e78:	ldp	x23, x24, [sp, #48]
  404e7c:	ldp	x25, x26, [sp, #64]
  404e80:	ldp	x27, x28, [sp, #80]
  404e84:	ldp	x29, x30, [sp], #144
  404e88:	ret
  404e8c:	stp	x29, x30, [sp, #-208]!
  404e90:	mov	x29, sp
  404e94:	str	xzr, [sp, #80]
  404e98:	str	xzr, [sp, #72]
  404e9c:	cbz	x0, 404f9c <ferror@plt+0x30fc>
  404ea0:	stp	x19, x20, [sp, #16]
  404ea4:	mov	x19, x0
  404ea8:	mov	x20, x1
  404eac:	cbz	x1, 404fcc <ferror@plt+0x312c>
  404eb0:	mov	x0, #0x0                   	// #0
  404eb4:	bl	401b60 <time@plt>
  404eb8:	str	x0, [sp, #88]
  404ebc:	add	x1, sp, #0x98
  404ec0:	add	x0, sp, #0x58
  404ec4:	bl	401ad0 <localtime_r@plt>
  404ec8:	mov	w0, #0xffffffff            	// #-1
  404ecc:	str	w0, [sp, #184]
  404ed0:	adrp	x1, 406000 <ferror@plt+0x4160>
  404ed4:	add	x1, x1, #0x158
  404ed8:	mov	x0, x19
  404edc:	bl	401ce0 <strcmp@plt>
  404ee0:	cbz	w0, 405004 <ferror@plt+0x3164>
  404ee4:	adrp	x1, 406000 <ferror@plt+0x4160>
  404ee8:	add	x1, x1, #0x160
  404eec:	mov	x0, x19
  404ef0:	bl	401ce0 <strcmp@plt>
  404ef4:	cbz	w0, 404ff8 <ferror@plt+0x3158>
  404ef8:	adrp	x1, 406000 <ferror@plt+0x4160>
  404efc:	add	x1, x1, #0x168
  404f00:	mov	x0, x19
  404f04:	bl	401ce0 <strcmp@plt>
  404f08:	cbz	w0, 40501c <ferror@plt+0x317c>
  404f0c:	adrp	x1, 406000 <ferror@plt+0x4160>
  404f10:	add	x1, x1, #0x178
  404f14:	mov	x0, x19
  404f18:	bl	401ce0 <strcmp@plt>
  404f1c:	cbz	w0, 405038 <ferror@plt+0x3198>
  404f20:	ldrsb	w0, [x19]
  404f24:	cmp	w0, #0x2b
  404f28:	b.eq	405054 <ferror@plt+0x31b4>  // b.none
  404f2c:	cmp	w0, #0x2d
  404f30:	b.eq	40506c <ferror@plt+0x31cc>  // b.none
  404f34:	stp	x21, x22, [sp, #32]
  404f38:	mov	x0, x19
  404f3c:	bl	401a30 <strlen@plt>
  404f40:	cmp	x0, #0x3
  404f44:	b.ls	405094 <ferror@plt+0x31f4>  // b.plast
  404f48:	sub	x21, x0, #0x4
  404f4c:	mov	x2, #0x4                   	// #4
  404f50:	adrp	x1, 406000 <ferror@plt+0x4160>
  404f54:	add	x1, x1, #0x188
  404f58:	add	x0, x19, x21
  404f5c:	bl	401cb0 <memcmp@plt>
  404f60:	cbnz	w0, 405084 <ferror@plt+0x31e4>
  404f64:	mov	x1, x21
  404f68:	mov	x0, x19
  404f6c:	bl	401d60 <strndup@plt>
  404f70:	mov	x21, x0
  404f74:	cbz	x0, 405480 <ferror@plt+0x35e0>
  404f78:	add	x1, sp, #0x48
  404f7c:	mov	x0, x21
  404f80:	bl	404c28 <ferror@plt+0x2d88>
  404f84:	mov	w19, w0
  404f88:	mov	x0, x21
  404f8c:	bl	401d20 <free@plt>
  404f90:	tbnz	w19, #31, 40508c <ferror@plt+0x31ec>
  404f94:	ldp	x21, x22, [sp, #32]
  404f98:	b	405004 <ferror@plt+0x3164>
  404f9c:	stp	x19, x20, [sp, #16]
  404fa0:	stp	x21, x22, [sp, #32]
  404fa4:	stp	x23, x24, [sp, #48]
  404fa8:	adrp	x3, 406000 <ferror@plt+0x4160>
  404fac:	add	x3, x3, #0x438
  404fb0:	add	x3, x3, #0x10
  404fb4:	mov	w2, #0xc4                  	// #196
  404fb8:	adrp	x1, 406000 <ferror@plt+0x4160>
  404fbc:	add	x1, x1, #0x138
  404fc0:	adrp	x0, 405000 <ferror@plt+0x3160>
  404fc4:	add	x0, x0, #0xcd8
  404fc8:	bl	401e40 <__assert_fail@plt>
  404fcc:	stp	x21, x22, [sp, #32]
  404fd0:	stp	x23, x24, [sp, #48]
  404fd4:	adrp	x3, 406000 <ferror@plt+0x4160>
  404fd8:	add	x3, x3, #0x438
  404fdc:	add	x3, x3, #0x10
  404fe0:	mov	w2, #0xc5                  	// #197
  404fe4:	adrp	x1, 406000 <ferror@plt+0x4160>
  404fe8:	add	x1, x1, #0x138
  404fec:	adrp	x0, 406000 <ferror@plt+0x4160>
  404ff0:	add	x0, x0, #0x148
  404ff4:	bl	401e40 <__assert_fail@plt>
  404ff8:	str	wzr, [sp, #160]
  404ffc:	str	wzr, [sp, #156]
  405000:	str	wzr, [sp, #152]
  405004:	add	x0, sp, #0x98
  405008:	bl	401c70 <mktime@plt>
  40500c:	mov	w19, #0xffffffea            	// #-22
  405010:	cmn	x0, #0x1
  405014:	b.eq	4053f4 <ferror@plt+0x3554>  // b.none
  405018:	b	4053cc <ferror@plt+0x352c>
  40501c:	ldr	w0, [sp, #164]
  405020:	sub	w0, w0, #0x1
  405024:	str	w0, [sp, #164]
  405028:	str	wzr, [sp, #160]
  40502c:	str	wzr, [sp, #156]
  405030:	str	wzr, [sp, #152]
  405034:	b	405004 <ferror@plt+0x3164>
  405038:	ldr	w0, [sp, #164]
  40503c:	add	w0, w0, #0x1
  405040:	str	w0, [sp, #164]
  405044:	str	wzr, [sp, #160]
  405048:	str	wzr, [sp, #156]
  40504c:	str	wzr, [sp, #152]
  405050:	b	405004 <ferror@plt+0x3164>
  405054:	add	x1, sp, #0x50
  405058:	add	x0, x19, #0x1
  40505c:	bl	404c28 <ferror@plt+0x2d88>
  405060:	mov	w19, w0
  405064:	tbz	w0, #31, 405004 <ferror@plt+0x3164>
  405068:	b	4053f4 <ferror@plt+0x3554>
  40506c:	add	x1, sp, #0x48
  405070:	add	x0, x19, #0x1
  405074:	bl	404c28 <ferror@plt+0x2d88>
  405078:	mov	w19, w0
  40507c:	tbz	w0, #31, 405004 <ferror@plt+0x3164>
  405080:	b	4053f4 <ferror@plt+0x3554>
  405084:	stp	x23, x24, [sp, #48]
  405088:	b	405098 <ferror@plt+0x31f8>
  40508c:	ldp	x21, x22, [sp, #32]
  405090:	b	4053f4 <ferror@plt+0x3554>
  405094:	stp	x23, x24, [sp, #48]
  405098:	adrp	x21, 417000 <ferror@plt+0x15160>
  40509c:	add	x21, x21, #0xb38
  4050a0:	add	x21, x21, #0x1c0
  4050a4:	mov	w24, #0x0                   	// #0
  4050a8:	b	4050bc <ferror@plt+0x321c>
  4050ac:	add	w24, w24, #0x1
  4050b0:	add	x21, x21, #0x10
  4050b4:	cmp	w24, #0xe
  4050b8:	b.eq	405398 <ferror@plt+0x34f8>  // b.none
  4050bc:	ldr	x23, [x21]
  4050c0:	cbz	x23, 4050ac <ferror@plt+0x320c>
  4050c4:	mov	x0, x23
  4050c8:	bl	401a30 <strlen@plt>
  4050cc:	mov	x22, x0
  4050d0:	cbz	x0, 4050ac <ferror@plt+0x320c>
  4050d4:	mov	x2, x0
  4050d8:	mov	x1, x23
  4050dc:	mov	x0, x19
  4050e0:	bl	401d40 <strncasecmp@plt>
  4050e4:	cbnz	w0, 4050ac <ferror@plt+0x320c>
  4050e8:	ldrsb	w0, [x19, x22]
  4050ec:	cmp	w0, #0x20
  4050f0:	b.ne	4050ac <ferror@plt+0x320c>  // b.any
  4050f4:	ubfiz	x24, x24, #4, #32
  4050f8:	adrp	x0, 417000 <ferror@plt+0x15160>
  4050fc:	add	x0, x0, #0xb38
  405100:	add	x24, x0, x24
  405104:	ldr	w21, [x24, #456]
  405108:	add	x22, x22, #0x1
  40510c:	add	x19, x19, x22
  405110:	ldp	x0, x1, [sp, #152]
  405114:	stp	x0, x1, [sp, #96]
  405118:	ldp	x0, x1, [sp, #168]
  40511c:	stp	x0, x1, [sp, #112]
  405120:	ldp	x0, x1, [sp, #184]
  405124:	stp	x0, x1, [sp, #128]
  405128:	ldr	x0, [sp, #200]
  40512c:	str	x0, [sp, #144]
  405130:	add	x2, sp, #0x98
  405134:	adrp	x1, 406000 <ferror@plt+0x4160>
  405138:	add	x1, x1, #0x190
  40513c:	mov	x0, x19
  405140:	bl	401b20 <strptime@plt>
  405144:	cbz	x0, 405150 <ferror@plt+0x32b0>
  405148:	ldrsb	w0, [x0]
  40514c:	cbz	w0, 4053a4 <ferror@plt+0x3504>
  405150:	ldp	x0, x1, [sp, #96]
  405154:	stp	x0, x1, [sp, #152]
  405158:	ldp	x0, x1, [sp, #112]
  40515c:	stp	x0, x1, [sp, #168]
  405160:	ldp	x0, x1, [sp, #128]
  405164:	stp	x0, x1, [sp, #184]
  405168:	ldr	x0, [sp, #144]
  40516c:	str	x0, [sp, #200]
  405170:	add	x2, sp, #0x98
  405174:	adrp	x1, 406000 <ferror@plt+0x4160>
  405178:	add	x1, x1, #0x1a8
  40517c:	mov	x0, x19
  405180:	bl	401b20 <strptime@plt>
  405184:	cbz	x0, 405190 <ferror@plt+0x32f0>
  405188:	ldrsb	w0, [x0]
  40518c:	cbz	w0, 4053a4 <ferror@plt+0x3504>
  405190:	ldp	x0, x1, [sp, #96]
  405194:	stp	x0, x1, [sp, #152]
  405198:	ldp	x0, x1, [sp, #112]
  40519c:	stp	x0, x1, [sp, #168]
  4051a0:	ldp	x0, x1, [sp, #128]
  4051a4:	stp	x0, x1, [sp, #184]
  4051a8:	ldr	x0, [sp, #144]
  4051ac:	str	x0, [sp, #200]
  4051b0:	add	x2, sp, #0x98
  4051b4:	adrp	x1, 406000 <ferror@plt+0x4160>
  4051b8:	add	x1, x1, #0x1c0
  4051bc:	mov	x0, x19
  4051c0:	bl	401b20 <strptime@plt>
  4051c4:	cbz	x0, 4051d0 <ferror@plt+0x3330>
  4051c8:	ldrsb	w0, [x0]
  4051cc:	cbz	w0, 4053a4 <ferror@plt+0x3504>
  4051d0:	ldp	x0, x1, [sp, #96]
  4051d4:	stp	x0, x1, [sp, #152]
  4051d8:	ldp	x0, x1, [sp, #112]
  4051dc:	stp	x0, x1, [sp, #168]
  4051e0:	ldp	x0, x1, [sp, #128]
  4051e4:	stp	x0, x1, [sp, #184]
  4051e8:	ldr	x0, [sp, #144]
  4051ec:	str	x0, [sp, #200]
  4051f0:	add	x2, sp, #0x98
  4051f4:	adrp	x1, 406000 <ferror@plt+0x4160>
  4051f8:	add	x1, x1, #0x1d8
  4051fc:	mov	x0, x19
  405200:	bl	401b20 <strptime@plt>
  405204:	cbz	x0, 405210 <ferror@plt+0x3370>
  405208:	ldrsb	w0, [x0]
  40520c:	cbz	w0, 4053a0 <ferror@plt+0x3500>
  405210:	ldp	x0, x1, [sp, #96]
  405214:	stp	x0, x1, [sp, #152]
  405218:	ldp	x0, x1, [sp, #112]
  40521c:	stp	x0, x1, [sp, #168]
  405220:	ldp	x0, x1, [sp, #128]
  405224:	stp	x0, x1, [sp, #184]
  405228:	ldr	x0, [sp, #144]
  40522c:	str	x0, [sp, #200]
  405230:	add	x2, sp, #0x98
  405234:	adrp	x1, 406000 <ferror@plt+0x4160>
  405238:	add	x1, x1, #0x1e8
  40523c:	mov	x0, x19
  405240:	bl	401b20 <strptime@plt>
  405244:	cbz	x0, 405250 <ferror@plt+0x33b0>
  405248:	ldrsb	w0, [x0]
  40524c:	cbz	w0, 405404 <ferror@plt+0x3564>
  405250:	ldp	x0, x1, [sp, #96]
  405254:	stp	x0, x1, [sp, #152]
  405258:	ldp	x0, x1, [sp, #112]
  40525c:	stp	x0, x1, [sp, #168]
  405260:	ldp	x0, x1, [sp, #128]
  405264:	stp	x0, x1, [sp, #184]
  405268:	ldr	x0, [sp, #144]
  40526c:	str	x0, [sp, #200]
  405270:	add	x2, sp, #0x98
  405274:	adrp	x1, 406000 <ferror@plt+0x4160>
  405278:	add	x1, x1, #0x1f8
  40527c:	mov	x0, x19
  405280:	bl	401b20 <strptime@plt>
  405284:	cbz	x0, 405290 <ferror@plt+0x33f0>
  405288:	ldrsb	w0, [x0]
  40528c:	cbz	w0, 40540c <ferror@plt+0x356c>
  405290:	ldp	x0, x1, [sp, #96]
  405294:	stp	x0, x1, [sp, #152]
  405298:	ldp	x0, x1, [sp, #112]
  40529c:	stp	x0, x1, [sp, #168]
  4052a0:	ldp	x0, x1, [sp, #128]
  4052a4:	stp	x0, x1, [sp, #184]
  4052a8:	ldr	x0, [sp, #144]
  4052ac:	str	x0, [sp, #200]
  4052b0:	add	x2, sp, #0x98
  4052b4:	adrp	x1, 406000 <ferror@plt+0x4160>
  4052b8:	add	x1, x1, #0x208
  4052bc:	mov	x0, x19
  4052c0:	bl	401b20 <strptime@plt>
  4052c4:	cbz	x0, 4052d0 <ferror@plt+0x3430>
  4052c8:	ldrsb	w0, [x0]
  4052cc:	cbz	w0, 40541c <ferror@plt+0x357c>
  4052d0:	ldp	x0, x1, [sp, #96]
  4052d4:	stp	x0, x1, [sp, #152]
  4052d8:	ldp	x0, x1, [sp, #112]
  4052dc:	stp	x0, x1, [sp, #168]
  4052e0:	ldp	x0, x1, [sp, #128]
  4052e4:	stp	x0, x1, [sp, #184]
  4052e8:	ldr	x0, [sp, #144]
  4052ec:	str	x0, [sp, #200]
  4052f0:	add	x2, sp, #0x98
  4052f4:	adrp	x1, 406000 <ferror@plt+0x4160>
  4052f8:	add	x1, x1, #0x218
  4052fc:	mov	x0, x19
  405300:	bl	401b20 <strptime@plt>
  405304:	cbz	x0, 405310 <ferror@plt+0x3470>
  405308:	ldrsb	w0, [x0]
  40530c:	cbz	w0, 4053a4 <ferror@plt+0x3504>
  405310:	ldp	x0, x1, [sp, #96]
  405314:	stp	x0, x1, [sp, #152]
  405318:	ldp	x0, x1, [sp, #112]
  40531c:	stp	x0, x1, [sp, #168]
  405320:	ldp	x0, x1, [sp, #128]
  405324:	stp	x0, x1, [sp, #184]
  405328:	ldr	x0, [sp, #144]
  40532c:	str	x0, [sp, #200]
  405330:	add	x2, sp, #0x98
  405334:	adrp	x1, 406000 <ferror@plt+0x4160>
  405338:	add	x1, x1, #0x228
  40533c:	mov	x0, x19
  405340:	bl	401b20 <strptime@plt>
  405344:	cbz	x0, 405350 <ferror@plt+0x34b0>
  405348:	ldrsb	w0, [x0]
  40534c:	cbz	w0, 40542c <ferror@plt+0x358c>
  405350:	ldp	x0, x1, [sp, #96]
  405354:	stp	x0, x1, [sp, #152]
  405358:	ldp	x0, x1, [sp, #112]
  40535c:	stp	x0, x1, [sp, #168]
  405360:	ldp	x0, x1, [sp, #128]
  405364:	stp	x0, x1, [sp, #184]
  405368:	ldr	x0, [sp, #144]
  40536c:	str	x0, [sp, #200]
  405370:	add	x2, sp, #0x98
  405374:	adrp	x1, 406000 <ferror@plt+0x4160>
  405378:	add	x1, x1, #0x230
  40537c:	mov	x0, x19
  405380:	bl	401b20 <strptime@plt>
  405384:	cbz	x0, 405440 <ferror@plt+0x35a0>
  405388:	ldrsb	w0, [x0]
  40538c:	cbnz	w0, 405450 <ferror@plt+0x35b0>
  405390:	str	wzr, [sp, #152]
  405394:	b	4053a4 <ferror@plt+0x3504>
  405398:	mov	w21, #0xffffffff            	// #-1
  40539c:	b	405110 <ferror@plt+0x3270>
  4053a0:	str	wzr, [sp, #152]
  4053a4:	add	x0, sp, #0x98
  4053a8:	bl	401c70 <mktime@plt>
  4053ac:	cmn	x0, #0x1
  4053b0:	b.eq	405460 <ferror@plt+0x35c0>  // b.none
  4053b4:	tbnz	w21, #31, 405434 <ferror@plt+0x3594>
  4053b8:	ldr	w1, [sp, #176]
  4053bc:	cmp	w1, w21
  4053c0:	b.ne	405470 <ferror@plt+0x35d0>  // b.any
  4053c4:	ldp	x21, x22, [sp, #32]
  4053c8:	ldp	x23, x24, [sp, #48]
  4053cc:	mov	x2, #0x4240                	// #16960
  4053d0:	movk	x2, #0xf, lsl #16
  4053d4:	ldr	x1, [sp, #80]
  4053d8:	madd	x0, x0, x2, x1
  4053dc:	ldr	x2, [sp, #72]
  4053e0:	sub	x1, x0, x2
  4053e4:	cmp	x2, x0
  4053e8:	csel	x0, x1, xzr, cc  // cc = lo, ul, last
  4053ec:	str	x0, [x20]
  4053f0:	mov	w19, #0x0                   	// #0
  4053f4:	mov	w0, w19
  4053f8:	ldp	x19, x20, [sp, #16]
  4053fc:	ldp	x29, x30, [sp], #208
  405400:	ret
  405404:	str	wzr, [sp, #152]
  405408:	b	4053a4 <ferror@plt+0x3504>
  40540c:	str	wzr, [sp, #160]
  405410:	str	wzr, [sp, #156]
  405414:	str	wzr, [sp, #152]
  405418:	b	4053a4 <ferror@plt+0x3504>
  40541c:	str	wzr, [sp, #160]
  405420:	str	wzr, [sp, #156]
  405424:	str	wzr, [sp, #152]
  405428:	b	4053a4 <ferror@plt+0x3504>
  40542c:	str	wzr, [sp, #152]
  405430:	b	4053a4 <ferror@plt+0x3504>
  405434:	ldp	x21, x22, [sp, #32]
  405438:	ldp	x23, x24, [sp, #48]
  40543c:	b	4053cc <ferror@plt+0x352c>
  405440:	mov	w19, #0xffffffea            	// #-22
  405444:	ldp	x21, x22, [sp, #32]
  405448:	ldp	x23, x24, [sp, #48]
  40544c:	b	4053f4 <ferror@plt+0x3554>
  405450:	mov	w19, #0xffffffea            	// #-22
  405454:	ldp	x21, x22, [sp, #32]
  405458:	ldp	x23, x24, [sp, #48]
  40545c:	b	4053f4 <ferror@plt+0x3554>
  405460:	mov	w19, #0xffffffea            	// #-22
  405464:	ldp	x21, x22, [sp, #32]
  405468:	ldp	x23, x24, [sp, #48]
  40546c:	b	4053f4 <ferror@plt+0x3554>
  405470:	mov	w19, #0xffffffea            	// #-22
  405474:	ldp	x21, x22, [sp, #32]
  405478:	ldp	x23, x24, [sp, #48]
  40547c:	b	4053f4 <ferror@plt+0x3554>
  405480:	mov	w19, #0xfffffff4            	// #-12
  405484:	ldp	x21, x22, [sp, #32]
  405488:	b	4053f4 <ferror@plt+0x3554>
  40548c:	ldr	w1, [x0, #32]
  405490:	tbnz	w1, #31, 40549c <ferror@plt+0x35fc>
  405494:	ldr	w0, [x0, #40]
  405498:	ret
  40549c:	mov	w0, #0x0                   	// #0
  4054a0:	b	405498 <ferror@plt+0x35f8>
  4054a4:	stp	x29, x30, [sp, #-64]!
  4054a8:	mov	x29, sp
  4054ac:	stp	x19, x20, [sp, #16]
  4054b0:	stp	x21, x22, [sp, #32]
  4054b4:	str	x23, [sp, #48]
  4054b8:	mov	x22, x0
  4054bc:	mov	x23, x1
  4054c0:	mov	w19, w2
  4054c4:	mov	x21, x3
  4054c8:	mov	x20, x4
  4054cc:	tbnz	w19, #0, 405504 <ferror@plt+0x3664>
  4054d0:	and	w0, w19, #0x3
  4054d4:	cmp	w0, #0x3
  4054d8:	b.eq	405548 <ferror@plt+0x36a8>  // b.none
  4054dc:	tbnz	w19, #1, 405568 <ferror@plt+0x36c8>
  4054e0:	tbnz	w19, #3, 4055a4 <ferror@plt+0x3704>
  4054e4:	tbnz	w19, #4, 4055d8 <ferror@plt+0x3738>
  4054e8:	and	w0, w19, #0x4
  4054ec:	tbnz	w19, #2, 40560c <ferror@plt+0x376c>
  4054f0:	ldp	x19, x20, [sp, #16]
  4054f4:	ldp	x21, x22, [sp, #32]
  4054f8:	ldr	x23, [sp, #48]
  4054fc:	ldp	x29, x30, [sp], #64
  405500:	ret
  405504:	ldr	w4, [x0, #16]
  405508:	ldrsw	x3, [x0, #20]
  40550c:	ldr	w5, [x0, #12]
  405510:	add	w4, w4, #0x1
  405514:	add	x3, x3, #0x76c
  405518:	adrp	x2, 406000 <ferror@plt+0x4160>
  40551c:	add	x2, x2, #0x240
  405520:	mov	x1, x20
  405524:	mov	x0, x21
  405528:	bl	401b30 <snprintf@plt>
  40552c:	tbnz	w0, #31, 40567c <ferror@plt+0x37dc>
  405530:	sxtw	x1, w0
  405534:	cmp	x20, w0, sxtw
  405538:	b.cc	40567c <ferror@plt+0x37dc>  // b.lo, b.ul, b.last
  40553c:	sub	x20, x20, x1
  405540:	add	x21, x21, x1
  405544:	b	4054d0 <ferror@plt+0x3630>
  405548:	cbz	x20, 40567c <ferror@plt+0x37dc>
  40554c:	tst	x19, #0x20
  405550:	mov	w0, #0x54                  	// #84
  405554:	mov	w1, #0x20                  	// #32
  405558:	csel	w0, w0, w1, ne  // ne = any
  40555c:	strb	w0, [x21], #1
  405560:	sub	x20, x20, #0x1
  405564:	b	4054dc <ferror@plt+0x363c>
  405568:	ldr	w5, [x22]
  40556c:	ldr	w4, [x22, #4]
  405570:	ldr	w3, [x22, #8]
  405574:	adrp	x2, 406000 <ferror@plt+0x4160>
  405578:	add	x2, x2, #0x250
  40557c:	mov	x1, x20
  405580:	mov	x0, x21
  405584:	bl	401b30 <snprintf@plt>
  405588:	tbnz	w0, #31, 40567c <ferror@plt+0x37dc>
  40558c:	sxtw	x1, w0
  405590:	cmp	x20, w0, sxtw
  405594:	b.cc	40567c <ferror@plt+0x37dc>  // b.lo, b.ul, b.last
  405598:	sub	x20, x20, x1
  40559c:	add	x21, x21, x1
  4055a0:	b	4054e0 <ferror@plt+0x3640>
  4055a4:	mov	x3, x23
  4055a8:	adrp	x2, 406000 <ferror@plt+0x4160>
  4055ac:	add	x2, x2, #0x260
  4055b0:	mov	x1, x20
  4055b4:	mov	x0, x21
  4055b8:	bl	401b30 <snprintf@plt>
  4055bc:	tbnz	w0, #31, 40567c <ferror@plt+0x37dc>
  4055c0:	sxtw	x1, w0
  4055c4:	cmp	x20, w0, sxtw
  4055c8:	b.cc	40567c <ferror@plt+0x37dc>  // b.lo, b.ul, b.last
  4055cc:	sub	x20, x20, x1
  4055d0:	add	x21, x21, x1
  4055d4:	b	4054e8 <ferror@plt+0x3648>
  4055d8:	mov	x3, x23
  4055dc:	adrp	x2, 406000 <ferror@plt+0x4160>
  4055e0:	add	x2, x2, #0x268
  4055e4:	mov	x1, x20
  4055e8:	mov	x0, x21
  4055ec:	bl	401b30 <snprintf@plt>
  4055f0:	tbnz	w0, #31, 40567c <ferror@plt+0x37dc>
  4055f4:	sxtw	x1, w0
  4055f8:	cmp	x20, w0, sxtw
  4055fc:	b.cc	40567c <ferror@plt+0x37dc>  // b.lo, b.ul, b.last
  405600:	sub	x20, x20, x1
  405604:	add	x21, x21, x1
  405608:	b	4054e8 <ferror@plt+0x3648>
  40560c:	mov	x0, x22
  405610:	bl	40548c <ferror@plt+0x35ec>
  405614:	mov	w1, #0x8889                	// #34953
  405618:	movk	w1, #0x8888, lsl #16
  40561c:	smull	x4, w0, w1
  405620:	lsr	x4, x4, #32
  405624:	add	w4, w0, w4
  405628:	asr	w4, w4, #5
  40562c:	sub	w4, w4, w0, asr #31
  405630:	smull	x3, w4, w1
  405634:	lsr	x3, x3, #32
  405638:	add	w3, w4, w3
  40563c:	asr	w3, w3, #5
  405640:	sub	w3, w3, w4, asr #31
  405644:	lsl	w0, w3, #4
  405648:	sub	w0, w0, w3
  40564c:	subs	w4, w4, w0, lsl #2
  405650:	cneg	w4, w4, mi  // mi = first
  405654:	adrp	x2, 406000 <ferror@plt+0x4160>
  405658:	add	x2, x2, #0x270
  40565c:	mov	x1, x20
  405660:	mov	x0, x21
  405664:	bl	401b30 <snprintf@plt>
  405668:	mov	w1, w0
  40566c:	tbnz	w0, #31, 40567c <ferror@plt+0x37dc>
  405670:	mov	w0, #0x0                   	// #0
  405674:	cmp	x20, w1, sxtw
  405678:	b.cs	4054f0 <ferror@plt+0x3650>  // b.hs, b.nlast
  40567c:	mov	w2, #0x5                   	// #5
  405680:	adrp	x1, 406000 <ferror@plt+0x4160>
  405684:	add	x1, x1, #0x280
  405688:	mov	x0, #0x0                   	// #0
  40568c:	bl	401e00 <dcgettext@plt>
  405690:	bl	401de0 <warnx@plt>
  405694:	mov	w0, #0xffffffff            	// #-1
  405698:	b	4054f0 <ferror@plt+0x3650>
  40569c:	stp	x29, x30, [sp, #-112]!
  4056a0:	mov	x29, sp
  4056a4:	stp	x19, x20, [sp, #16]
  4056a8:	stp	x21, x22, [sp, #32]
  4056ac:	mov	x19, x0
  4056b0:	mov	w20, w1
  4056b4:	mov	x21, x2
  4056b8:	mov	x22, x3
  4056bc:	tbz	w20, #6, 4056f4 <ferror@plt+0x3854>
  4056c0:	add	x1, sp, #0x38
  4056c4:	bl	401be0 <gmtime_r@plt>
  4056c8:	cbz	x0, 405700 <ferror@plt+0x3860>
  4056cc:	mov	x4, x22
  4056d0:	mov	x3, x21
  4056d4:	mov	w2, w20
  4056d8:	ldr	x1, [x19, #8]
  4056dc:	add	x0, sp, #0x38
  4056e0:	bl	4054a4 <ferror@plt+0x3604>
  4056e4:	ldp	x19, x20, [sp, #16]
  4056e8:	ldp	x21, x22, [sp, #32]
  4056ec:	ldp	x29, x30, [sp], #112
  4056f0:	ret
  4056f4:	add	x1, sp, #0x38
  4056f8:	bl	401ad0 <localtime_r@plt>
  4056fc:	b	4056c8 <ferror@plt+0x3828>
  405700:	mov	w2, #0x5                   	// #5
  405704:	adrp	x1, 406000 <ferror@plt+0x4160>
  405708:	add	x1, x1, #0x2a8
  40570c:	mov	x0, #0x0                   	// #0
  405710:	bl	401e00 <dcgettext@plt>
  405714:	ldr	x1, [x19]
  405718:	bl	401de0 <warnx@plt>
  40571c:	mov	w0, #0xffffffff            	// #-1
  405720:	b	4056e4 <ferror@plt+0x3844>
  405724:	stp	x29, x30, [sp, #-16]!
  405728:	mov	x29, sp
  40572c:	mov	x4, x3
  405730:	mov	x3, x2
  405734:	mov	w2, w1
  405738:	mov	x1, #0x0                   	// #0
  40573c:	bl	4054a4 <ferror@plt+0x3604>
  405740:	ldp	x29, x30, [sp], #16
  405744:	ret
  405748:	stp	x29, x30, [sp, #-112]!
  40574c:	mov	x29, sp
  405750:	stp	x19, x20, [sp, #16]
  405754:	stp	x21, x22, [sp, #32]
  405758:	mov	x20, x0
  40575c:	mov	w19, w1
  405760:	mov	x21, x2
  405764:	mov	x22, x3
  405768:	tbz	w19, #6, 4057a0 <ferror@plt+0x3900>
  40576c:	add	x1, sp, #0x38
  405770:	bl	401be0 <gmtime_r@plt>
  405774:	cbz	x0, 4057ac <ferror@plt+0x390c>
  405778:	mov	x4, x22
  40577c:	mov	x3, x21
  405780:	mov	w2, w19
  405784:	mov	x1, #0x0                   	// #0
  405788:	add	x0, sp, #0x38
  40578c:	bl	4054a4 <ferror@plt+0x3604>
  405790:	ldp	x19, x20, [sp, #16]
  405794:	ldp	x21, x22, [sp, #32]
  405798:	ldp	x29, x30, [sp], #112
  40579c:	ret
  4057a0:	add	x1, sp, #0x38
  4057a4:	bl	401ad0 <localtime_r@plt>
  4057a8:	b	405774 <ferror@plt+0x38d4>
  4057ac:	mov	w2, #0x5                   	// #5
  4057b0:	adrp	x1, 406000 <ferror@plt+0x4160>
  4057b4:	add	x1, x1, #0x2a8
  4057b8:	mov	x0, #0x0                   	// #0
  4057bc:	bl	401e00 <dcgettext@plt>
  4057c0:	mov	x1, x20
  4057c4:	bl	401de0 <warnx@plt>
  4057c8:	mov	w0, #0xffffffff            	// #-1
  4057cc:	b	405790 <ferror@plt+0x38f0>
  4057d0:	stp	x29, x30, [sp, #-176]!
  4057d4:	mov	x29, sp
  4057d8:	stp	x19, x20, [sp, #16]
  4057dc:	stp	x21, x22, [sp, #32]
  4057e0:	str	x23, [sp, #48]
  4057e4:	mov	x21, x0
  4057e8:	mov	x19, x1
  4057ec:	mov	w23, w2
  4057f0:	mov	x22, x3
  4057f4:	mov	x20, x4
  4057f8:	ldr	x0, [x1]
  4057fc:	cbz	x0, 405858 <ferror@plt+0x39b8>
  405800:	add	x1, sp, #0x78
  405804:	mov	x0, x21
  405808:	bl	401ad0 <localtime_r@plt>
  40580c:	add	x1, sp, #0x40
  405810:	mov	x0, x19
  405814:	bl	401ad0 <localtime_r@plt>
  405818:	ldr	w1, [sp, #92]
  40581c:	ldr	w0, [sp, #148]
  405820:	cmp	w1, w0
  405824:	b.eq	405868 <ferror@plt+0x39c8>  // b.none
  405828:	ldr	w1, [sp, #140]
  40582c:	ldr	w0, [sp, #84]
  405830:	cmp	w1, w0
  405834:	b.ne	405878 <ferror@plt+0x39d8>  // b.any
  405838:	tbz	w23, #1, 4058d8 <ferror@plt+0x3a38>
  40583c:	add	x3, sp, #0x78
  405840:	adrp	x2, 406000 <ferror@plt+0x4160>
  405844:	add	x2, x2, #0x2d8
  405848:	mov	x1, x20
  40584c:	mov	x0, x22
  405850:	bl	401ae0 <strftime@plt>
  405854:	b	405890 <ferror@plt+0x39f0>
  405858:	mov	x1, #0x0                   	// #0
  40585c:	mov	x0, x19
  405860:	bl	401bd0 <gettimeofday@plt>
  405864:	b	405800 <ferror@plt+0x3960>
  405868:	ldr	w1, [sp, #140]
  40586c:	ldr	w0, [sp, #84]
  405870:	cmp	w1, w0
  405874:	b.eq	4058ac <ferror@plt+0x3a0c>  // b.none
  405878:	add	x3, sp, #0x78
  40587c:	adrp	x2, 406000 <ferror@plt+0x4160>
  405880:	add	x2, x2, #0x2f0
  405884:	mov	x1, x20
  405888:	mov	x0, x22
  40588c:	bl	401ae0 <strftime@plt>
  405890:	cmp	w0, #0x0
  405894:	csetm	w0, le
  405898:	ldp	x19, x20, [sp, #16]
  40589c:	ldp	x21, x22, [sp, #32]
  4058a0:	ldr	x23, [sp, #48]
  4058a4:	ldp	x29, x30, [sp], #176
  4058a8:	ret
  4058ac:	ldr	w4, [sp, #124]
  4058b0:	ldr	w3, [sp, #128]
  4058b4:	adrp	x2, 406000 <ferror@plt+0x4160>
  4058b8:	add	x2, x2, #0x2c8
  4058bc:	mov	x1, x20
  4058c0:	mov	x0, x22
  4058c4:	bl	401b30 <snprintf@plt>
  4058c8:	tbnz	w0, #31, 4058f4 <ferror@plt+0x3a54>
  4058cc:	cmp	x20, w0, sxtw
  4058d0:	csetm	w0, cc  // cc = lo, ul, last
  4058d4:	b	405898 <ferror@plt+0x39f8>
  4058d8:	add	x3, sp, #0x78
  4058dc:	adrp	x2, 406000 <ferror@plt+0x4160>
  4058e0:	add	x2, x2, #0x2e8
  4058e4:	mov	x1, x20
  4058e8:	mov	x0, x22
  4058ec:	bl	401ae0 <strftime@plt>
  4058f0:	b	405890 <ferror@plt+0x39f0>
  4058f4:	mov	w0, #0xffffffff            	// #-1
  4058f8:	b	405898 <ferror@plt+0x39f8>
  4058fc:	nop
  405900:	stp	x29, x30, [sp, #-64]!
  405904:	mov	x29, sp
  405908:	stp	x19, x20, [sp, #16]
  40590c:	adrp	x20, 417000 <ferror@plt+0x15160>
  405910:	add	x20, x20, #0xb30
  405914:	stp	x21, x22, [sp, #32]
  405918:	adrp	x21, 417000 <ferror@plt+0x15160>
  40591c:	add	x21, x21, #0xb28
  405920:	sub	x20, x20, x21
  405924:	mov	w22, w0
  405928:	stp	x23, x24, [sp, #48]
  40592c:	mov	x23, x1
  405930:	mov	x24, x2
  405934:	bl	4019c0 <memcpy@plt-0x40>
  405938:	cmp	xzr, x20, asr #3
  40593c:	b.eq	405968 <ferror@plt+0x3ac8>  // b.none
  405940:	asr	x20, x20, #3
  405944:	mov	x19, #0x0                   	// #0
  405948:	ldr	x3, [x21, x19, lsl #3]
  40594c:	mov	x2, x24
  405950:	add	x19, x19, #0x1
  405954:	mov	x1, x23
  405958:	mov	w0, w22
  40595c:	blr	x3
  405960:	cmp	x20, x19
  405964:	b.ne	405948 <ferror@plt+0x3aa8>  // b.any
  405968:	ldp	x19, x20, [sp, #16]
  40596c:	ldp	x21, x22, [sp, #32]
  405970:	ldp	x23, x24, [sp, #48]
  405974:	ldp	x29, x30, [sp], #64
  405978:	ret
  40597c:	nop
  405980:	ret
  405984:	nop
  405988:	adrp	x2, 418000 <ferror@plt+0x16160>
  40598c:	mov	x1, #0x0                   	// #0
  405990:	ldr	x2, [x2, #608]
  405994:	b	401af0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405998 <.fini>:
  405998:	stp	x29, x30, [sp, #-16]!
  40599c:	mov	x29, sp
  4059a0:	ldp	x29, x30, [sp], #16
  4059a4:	ret
