
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003711                       # Number of seconds simulated
sim_ticks                                  3710966400                       # Number of ticks simulated
final_tick                               530677329585                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 348959                       # Simulator instruction rate (inst/s)
host_op_rate                                   441152                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 320641                       # Simulator tick rate (ticks/s)
host_mem_usage                               16935332                       # Number of bytes of host memory used
host_seconds                                 11573.60                       # Real time elapsed on the host
sim_insts                                  4038715548                       # Number of instructions simulated
sim_ops                                    5105720886                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       214016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        40960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        40960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        90880                       # Number of bytes read from this memory
system.physmem.bytes_read::total               394240                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       198784                       # Number of bytes written to this memory
system.physmem.bytes_written::total            198784                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1672                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          320                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          320                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          710                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3080                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1553                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1553                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       482893                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     57671231                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       517385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11037556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       551878                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11037556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       448401                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     24489578                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               106236478                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       482893                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       517385                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       551878                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       448401                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2000557                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          53566640                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               53566640                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          53566640                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       482893                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     57671231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       517385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11037556                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       551878                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11037556                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       448401                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     24489578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              159803118                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8899201                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3122923                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2537559                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214297                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1293105                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1214255                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328073                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9189                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3128393                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17298000                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3122923                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1542328                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3801350                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1147297                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        754144                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1531630                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91945                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8612177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.481331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.297889                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4810827     55.86%     55.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          334045      3.88%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          269689      3.13%     62.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          653779      7.59%     70.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          177456      2.06%     72.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          227826      2.65%     75.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          164966      1.92%     77.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92556      1.07%     78.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1881033     21.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8612177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350922                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.943770                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3273830                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       735297                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3654561                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24821                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        923666                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       533650                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4696                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20671653                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         9870                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        923666                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3514659                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         150519                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       231795                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3432923                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       358613                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19935103                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3018                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148482                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111690                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          282                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27904710                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93044753                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93044753                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10835400                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4149                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2361                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           985668                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1859559                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       946920                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14993                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       322947                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18847045                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3993                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14951274                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30671                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6537276                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19977172                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          689                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8612177                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.736062                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.883692                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3068960     35.64%     35.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1824305     21.18%     56.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1205740     14.00%     70.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       885892     10.29%     81.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       759104      8.81%     89.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       395093      4.59%     94.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       337636      3.92%     98.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63460      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        71987      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8612177                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87729     71.37%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17637     14.35%     85.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17547     14.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12458059     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212846      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1484091      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       794625      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14951274                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.680069                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             122913                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008221                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38668305                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25388381                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14568835                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15074187                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56786                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       736201                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          249                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       244305                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        923666                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          68734                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8378                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18851038                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        41756                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1859559                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       946920                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2341                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7538                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126475                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121903                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248378                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14713003                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393087                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       238267                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2166797                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2076200                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            773710                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.653295                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14578723                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14568835                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9488737                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26782815                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.637095                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354285                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6570439                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214341                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7688511                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.597285                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.130383                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3063141     39.84%     39.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2097244     27.28%     67.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       852472     11.09%     78.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       481138      6.26%     84.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       391787      5.10%     89.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       159511      2.07%     91.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       190157      2.47%     94.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94995      1.24%     95.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       358066      4.66%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7688511                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       358066                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26181624                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38626618                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4289                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 287024                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.889920                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.889920                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.123696                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.123696                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66182944                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20136191                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19078131                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8899201                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3282431                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2678463                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       219874                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1384675                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1279984                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          352457                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9872                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3279969                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              18039667                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3282431                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1632441                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              4002362                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1167981                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        534359                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1616579                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       103749                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8762099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.550653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.297653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4759737     54.32%     54.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          264922      3.02%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          493169      5.63%     62.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          492168      5.62%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          304926      3.48%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          242359      2.77%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          153005      1.75%     76.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          142722      1.63%     78.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1909091     21.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8762099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368846                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.027111                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3419903                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       528454                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3844918                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23636                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        945184                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       553118                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          248                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21633191                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1344                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        945184                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3668252                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         102678                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        84925                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3615431                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       345625                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20859446                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        143455                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       106135                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     29294896                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     97312960                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     97312960                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     18073431                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11221337                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3681                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1782                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           967136                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1929202                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       983971                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12664                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       452306                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19652099                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3564                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15633382                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30801                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6664241                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20417049                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8762099                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784205                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.890870                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2978806     34.00%     34.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1882085     21.48%     55.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1320423     15.07%     70.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       823474      9.40%     79.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       856400      9.77%     89.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       420382      4.80%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       327964      3.74%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        75785      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        76780      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8762099                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          97742     72.99%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18446     13.77%     86.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17729     13.24%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     13080692     83.67%     83.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       209909      1.34%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1780      0.01%     85.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1514768      9.69%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       826233      5.29%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15633382                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.756717                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             133917                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008566                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     40193580                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     26319942                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15276924                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15767299                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        49100                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       750622                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          194                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       237335                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        945184                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          52473                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9246                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19655663                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45799                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1929202                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       983971                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1782                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7228                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       137090                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122386                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       259476                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15428505                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1445801                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       204876                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2255083                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2187787                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            809282                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.733696                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15281728                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15276924                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9738418                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27935316                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.716662                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348606                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10526775                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12962142                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6693517                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3564                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       222322                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7816915                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.658217                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.146008                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2951301     37.76%     37.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2194083     28.07%     65.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       909449     11.63%     77.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       455808      5.83%     83.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       456797      5.84%     89.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       187236      2.40%     91.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       189915      2.43%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        99729      1.28%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       372597      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7816915                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10526775                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12962142                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1925216                       # Number of memory references committed
system.switch_cpus1.commit.loads              1178580                       # Number of loads committed
system.switch_cpus1.commit.membars               1782                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1871104                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11677904                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       267431                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       372597                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            27099977                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           40257217                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3227                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 137102                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10526775                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12962142                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10526775                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.845387                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.845387                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.182890                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.182890                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        69307609                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       21225113                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19876132                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3564                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8899201                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3337798                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2726159                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       224083                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1418259                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1313619                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          345071                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9940                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3455467                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18137885                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3337798                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1658690                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3933154                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1166230                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        540616                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1683444                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        88427                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8869572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.528890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.336387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4936418     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          323329      3.65%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          484849      5.47%     64.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          333711      3.76%     68.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          234110      2.64%     71.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          228650      2.58%     73.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          139102      1.57%     75.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          293514      3.31%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1895889     21.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8869572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375067                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038148                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3553272                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       565498                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3755736                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        54958                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        940107                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       559551                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21727885                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1179                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        940107                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3755179                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          51913                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       226878                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3604725                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       290766                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      21070057                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        120403                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        99747                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29552727                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     98087718                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     98087718                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18150540                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11402183                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3798                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1810                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           869583                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1935291                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       986375                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11755                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       384235                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19622845                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3614                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15656256                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31245                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6564183                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20112611                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8869572                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.765165                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.909759                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3191970     35.99%     35.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1737668     19.59%     55.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1326244     14.95%     70.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       854112      9.63%     80.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       836454      9.43%     89.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       412205      4.65%     94.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       362176      4.08%     98.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        66077      0.74%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        82666      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8869572                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          85138     71.65%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16847     14.18%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16843     14.17%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13099164     83.67%     83.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       197594      1.26%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1803      0.01%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1541078      9.84%     94.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       816617      5.22%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15656256                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.759288                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             118828                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007590                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     40332157                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26190686                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15222854                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15775084                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        49242                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       755788                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          605                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       236202                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        940107                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          26938                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5235                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19626463                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        76642                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1935291                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       986375                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1810                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4439                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       136151                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       121934                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       258085                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15369292                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1439603                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       286964                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2238491                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2183710                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            798888                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.727042                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15229714                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15222854                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9864059                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         28031546                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.710587                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351891                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10553475                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13008694                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6617789                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3608                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       225694                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7929465                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.640551                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.170012                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3060434     38.60%     38.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2257140     28.47%     67.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       850609     10.73%     77.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       477156      6.02%     83.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       408865      5.16%     88.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       182693      2.30%     91.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       176200      2.22%     93.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       118201      1.49%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       398167      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7929465                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10553475                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13008694                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1929676                       # Number of memory references committed
system.switch_cpus2.commit.loads              1179503                       # Number of loads committed
system.switch_cpus2.commit.membars               1804                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1887373                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11711210                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       269052                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       398167                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            27157781                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           40193700                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1793                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  29629                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10553475                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13008694                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10553475                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.843248                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.843248                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.185890                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.185890                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        69029803                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21180856                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19960533                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3608                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8899201                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3208037                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2613063                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       215783                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1366273                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1261669                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          329837                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9660                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3548604                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17556007                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3208037                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1591506                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3687017                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1108019                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        569372                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1734147                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        86371                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8693680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.488069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.299920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5006663     57.59%     57.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          199050      2.29%     59.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          257888      2.97%     62.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          390181      4.49%     67.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          377907      4.35%     71.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          287481      3.31%     74.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          171682      1.97%     76.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          256641      2.95%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1746187     20.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8693680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.360486                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.972762                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3666437                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       558205                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3552399                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        28191                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        888446                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       541006                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21000838                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1176                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        888446                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3861936                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         111451                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       163799                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3380588                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       287453                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20384380                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           59                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        124111                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        90550                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     28403832                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94945648                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94945648                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17597116                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10806690                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4224                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2351                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           820304                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1891083                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       999676                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19431                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       407391                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18940876                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4022                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15224784                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29095                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6199208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18882741                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          586                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8693680                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.751247                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.892059                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3019704     34.73%     34.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1912508     22.00%     56.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1257587     14.47%     71.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       832289      9.57%     80.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       777931      8.95%     89.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       417829      4.81%     94.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       307384      3.54%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        92522      1.06%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        75926      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8693680                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          75395     69.89%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15284     14.17%     84.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17192     15.94%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12670293     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       214942      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1718      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1505653      9.89%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       832178      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15224784                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.710803                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             107871                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007085                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39280213                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25144197                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14798118                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15332655                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        50964                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       729231                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          222                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           95                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       254786                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           40                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        888446                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          66968                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        10433                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18944903                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       129214                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1891083                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       999676                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2304                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7805                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           95                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       131464                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       121763                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       253227                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14934662                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1417349                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       290121                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2232320                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2090241                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            814971                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.678203                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14802416                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14798118                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9504339                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26688004                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.662859                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356128                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10307341                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12668478                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6276451                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3436                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       219061                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7805234                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.623075                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.144682                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3014426     38.62%     38.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2244882     28.76%     67.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       821882     10.53%     77.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       470902      6.03%     83.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       395694      5.07%     89.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       207088      2.65%     91.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       185493      2.38%     94.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        82984      1.06%     95.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       381883      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7805234                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10307341                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12668478                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1906742                       # Number of memory references committed
system.switch_cpus3.commit.loads              1161852                       # Number of loads committed
system.switch_cpus3.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1816851                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11419078                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       258503                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       381883                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26368280                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38778780                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 205521                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10307341                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12668478                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10307341                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.863385                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.863385                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.158232                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.158232                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        67212888                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20441528                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19393648                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3436                       # number of misc regfile writes
system.l20.replacements                          1686                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          744464                       # Total number of references to valid blocks.
system.l20.sampled_refs                         18070                       # Sample count of references to valid blocks.
system.l20.avg_refs                         41.198893                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         1030.273100                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.962337                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   851.060157                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                    1                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         14487.704407                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.062883                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000852                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.051945                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000061                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.884259                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         5591                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   5591                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2100                       # number of Writeback hits
system.l20.Writeback_hits::total                 2100                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         5591                       # number of demand (read+write) hits
system.l20.demand_hits::total                    5591                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         5591                       # number of overall hits
system.l20.overall_hits::total                   5591                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1672                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1686                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1672                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1686                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1672                       # number of overall misses
system.l20.overall_misses::total                 1686                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2356657                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    270571611                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      272928268                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2356657                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    270571611                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       272928268                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2356657                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    270571611                       # number of overall miss cycles
system.l20.overall_miss_latency::total      272928268                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7263                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7277                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2100                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2100                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7263                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7277                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7263                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7277                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.230208                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.231689                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.230208                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.231689                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.230208                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.231689                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 168332.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 161825.126196                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 161879.162515                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 168332.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 161825.126196                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 161879.162515                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 168332.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 161825.126196                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 161879.162515                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 533                       # number of writebacks
system.l20.writebacks::total                      533                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1672                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1686                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1672                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1686                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1672                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1686                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2197564                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    251539083                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    253736647                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2197564                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    251539083                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    253736647                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2197564                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    251539083                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    253736647                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.230208                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.231689                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.230208                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.231689                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.230208                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.231689                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156968.857143                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 150442.035287                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 150496.231910                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 156968.857143                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 150442.035287                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 150496.231910                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 156968.857143                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 150442.035287                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 150496.231910                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           335                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          384796                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16719                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.015491                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1082.697110                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.971125                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   146.393878                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                    1                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         15138.937887                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.066083                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000914                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.008935                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000061                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.924007                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3739                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3739                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1118                       # number of Writeback hits
system.l21.Writeback_hits::total                 1118                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3739                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3739                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3739                       # number of overall hits
system.l21.overall_hits::total                   3739                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          320                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  335                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          320                       # number of demand (read+write) misses
system.l21.demand_misses::total                   335                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          320                       # number of overall misses
system.l21.overall_misses::total                  335                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2277296                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     49641075                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       51918371                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2277296                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     49641075                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        51918371                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2277296                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     49641075                       # number of overall miss cycles
system.l21.overall_miss_latency::total       51918371                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4059                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4074                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1118                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1118                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4059                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4074                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4059                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4074                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.078837                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.082229                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.078837                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.082229                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.078837                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.082229                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 151819.733333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 155128.359375                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 154980.211940                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 151819.733333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 155128.359375                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 154980.211940                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 151819.733333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 155128.359375                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 154980.211940                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 261                       # number of writebacks
system.l21.writebacks::total                      261                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          320                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             335                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          320                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              335                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          320                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             335                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2100596                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     45857757                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     47958353                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2100596                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     45857757                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     47958353                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2100596                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     45857757                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     47958353                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.078837                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.082229                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.078837                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.082229                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.078837                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.082229                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 140039.733333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143305.490625                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143159.262687                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 140039.733333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143305.490625                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143159.262687                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 140039.733333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143305.490625                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143159.262687                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           336                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          321869                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16720                       # Sample count of references to valid blocks.
system.l22.avg_refs                         19.250538                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1341.411578                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.967539                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   165.242952                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst            19.121573                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         14842.256358                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.081873                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000975                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.010086                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.001167                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.905899                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         3232                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3232                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1057                       # number of Writeback hits
system.l22.Writeback_hits::total                 1057                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         3232                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3232                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         3232                       # number of overall hits
system.l22.overall_hits::total                   3232                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          320                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  336                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          320                       # number of demand (read+write) misses
system.l22.demand_misses::total                   336                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          320                       # number of overall misses
system.l22.overall_misses::total                  336                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2818467                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     48516712                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       51335179                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2818467                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     48516712                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        51335179                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2818467                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     48516712                       # number of overall miss cycles
system.l22.overall_miss_latency::total       51335179                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3552                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3568                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1057                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1057                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3552                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3568                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3552                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3568                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.090090                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.094170                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.090090                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.094170                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.090090                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.094170                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 176154.187500                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 151614.725000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 152783.270833                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 176154.187500                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 151614.725000                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 152783.270833                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 176154.187500                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 151614.725000                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 152783.270833                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 258                       # number of writebacks
system.l22.writebacks::total                      258                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          320                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             336                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          320                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              336                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          320                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             336                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2636244                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     44873151                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     47509395                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2636244                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     44873151                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     47509395                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2636244                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     44873151                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     47509395                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.090090                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.094170                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.090090                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.094170                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.090090                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.094170                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 164765.250000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 140228.596875                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 141397.008929                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 164765.250000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 140228.596875                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 141397.008929                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 164765.250000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 140228.596875                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 141397.008929                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           723                       # number of replacements
system.l23.tagsinuse                     16383.894213                       # Cycle average of tags in use
system.l23.total_refs                          581647                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17107                       # Sample count of references to valid blocks.
system.l23.avg_refs                         34.000526                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         2527.285520                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.966376                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   358.474074                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         13485.168244                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.154253                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000791                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.021880                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.823069                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999994                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         4830                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4830                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2761                       # number of Writeback hits
system.l23.Writeback_hits::total                 2761                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         4830                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4830                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         4830                       # number of overall hits
system.l23.overall_hits::total                   4830                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          708                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  721                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          710                       # number of demand (read+write) misses
system.l23.demand_misses::total                   723                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          710                       # number of overall misses
system.l23.overall_misses::total                  723                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2177697                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    100353920                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      102531617                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       243067                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       243067                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2177697                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    100596987                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       102774684                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2177697                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    100596987                       # number of overall miss cycles
system.l23.overall_miss_latency::total      102774684                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5538                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5551                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2761                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2761                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5540                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5553                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5540                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5553                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.127844                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.129887                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.128159                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.130200                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.128159                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.130200                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 167515.153846                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 141742.824859                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 142207.513176                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 121533.500000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 121533.500000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 167515.153846                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 141685.897183                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 142150.323651                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 167515.153846                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 141685.897183                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 142150.323651                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 501                       # number of writebacks
system.l23.writebacks::total                      501                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          708                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             721                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          710                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              723                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          710                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             723                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2030015                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     92264185                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     94294200                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       220407                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       220407                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2030015                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     92484592                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     94514607                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2030015                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     92484592                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     94514607                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.127844                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.129887                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.128159                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.130200                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.128159                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.130200                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       156155                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 130316.645480                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 130782.524272                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 110203.500000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 110203.500000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst       156155                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 130259.988732                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 130725.597510                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst       156155                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 130259.988732                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 130725.597510                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.962294                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001539229                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015169.474849                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.962294                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022375                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796414                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1531612                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1531612                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1531612                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1531612                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1531612                       # number of overall hits
system.cpu0.icache.overall_hits::total        1531612                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2954997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2954997                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2954997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2954997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2954997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2954997                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1531630                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1531630                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1531630                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1531630                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1531630                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1531630                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 164166.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 164166.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 164166.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 164166.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 164166.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 164166.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2370657                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2370657                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2370657                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2370657                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2370657                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2370657                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 169332.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 169332.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 169332.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 169332.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 169332.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 169332.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7263                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164721211                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7519                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21907.329565                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.369924                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.630076                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872539                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127461                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1057527                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1057527                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2238                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2238                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1756837                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1756837                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1756837                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1756837                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15928                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15928                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15928                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15928                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15928                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15928                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    971284752                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    971284752                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    971284752                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    971284752                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    971284752                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    971284752                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1073455                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1073455                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1772765                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1772765                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1772765                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1772765                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014838                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014838                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008985                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008985                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008985                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008985                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 60979.705676                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60979.705676                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 60979.705676                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60979.705676                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 60979.705676                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60979.705676                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2100                       # number of writebacks
system.cpu0.dcache.writebacks::total             2100                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8665                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8665                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8665                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8665                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8665                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8665                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7263                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7263                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7263                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7263                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7263                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7263                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    314837807                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    314837807                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    314837807                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    314837807                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    314837807                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    314837807                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006766                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006766                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004097                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004097                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004097                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004097                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43348.176649                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 43348.176649                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 43348.176649                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 43348.176649                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 43348.176649                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 43348.176649                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.971078                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999516870                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2154131.185345                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.971078                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023992                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743543                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1616561                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1616561                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1616561                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1616561                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1616561                       # number of overall hits
system.cpu1.icache.overall_hits::total        1616561                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3129751                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3129751                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3129751                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3129751                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3129751                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3129751                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1616579                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1616579                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1616579                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1616579                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1616579                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1616579                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 173875.055556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 173875.055556                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 173875.055556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 173875.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 173875.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 173875.055556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2292296                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2292296                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2292296                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2292296                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2292296                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2292296                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 152819.733333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 152819.733333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 152819.733333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 152819.733333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 152819.733333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 152819.733333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4059                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153178136                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4315                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35498.988644                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.978289                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.021711                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.863196                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.136804                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1103740                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1103740                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       743134                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        743134                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1782                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1782                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1782                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1782                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1846874                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1846874                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1846874                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1846874                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10482                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10482                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10482                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10482                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10482                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10482                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    444893598                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    444893598                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    444893598                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    444893598                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    444893598                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    444893598                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1114222                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1114222                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       743134                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       743134                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1782                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1782                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1857356                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1857356                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1857356                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1857356                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009407                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009407                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005644                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005644                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005644                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005644                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 42443.579279                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42443.579279                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 42443.579279                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42443.579279                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 42443.579279                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 42443.579279                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1118                       # number of writebacks
system.cpu1.dcache.writebacks::total             1118                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6423                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6423                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6423                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6423                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6423                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6423                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4059                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4059                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4059                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4059                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4059                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4059                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     74253732                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     74253732                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     74253732                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     74253732                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     74253732                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     74253732                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003643                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003643                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002185                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002185                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002185                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002185                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18293.602365                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18293.602365                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18293.602365                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18293.602365                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18293.602365                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18293.602365                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.967489                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1002979711                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2170951.755411                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.967489                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025589                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740333                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1683425                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1683425                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1683425                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1683425                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1683425                       # number of overall hits
system.cpu2.icache.overall_hits::total        1683425                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3034855                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3034855                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3034855                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3034855                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3034855                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3034855                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1683444                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1683444                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1683444                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1683444                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1683444                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1683444                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 159729.210526                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 159729.210526                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 159729.210526                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 159729.210526                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 159729.210526                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 159729.210526                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2839486                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2839486                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2839486                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2839486                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2839486                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2839486                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 177467.875000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 177467.875000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 177467.875000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 177467.875000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 177467.875000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 177467.875000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3552                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148215811                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3808                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              38922.219275                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   215.771481                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    40.228519                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.842857                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.157143                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1096111                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1096111                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       746566                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        746566                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1807                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1807                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1804                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1804                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1842677                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1842677                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1842677                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1842677                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7149                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7149                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7149                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7149                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7149                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7149                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    236109517                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    236109517                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    236109517                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    236109517                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    236109517                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    236109517                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1103260                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1103260                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       746566                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       746566                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1804                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1804                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1849826                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1849826                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1849826                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1849826                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006480                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006480                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003865                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003865                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003865                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003865                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 33026.929221                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33026.929221                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 33026.929221                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33026.929221                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 33026.929221                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33026.929221                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1057                       # number of writebacks
system.cpu2.dcache.writebacks::total             1057                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3597                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3597                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3597                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3597                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3597                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3597                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3552                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3552                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3552                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3552                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3552                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3552                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     74199960                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     74199960                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     74199960                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     74199960                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     74199960                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     74199960                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003220                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003220                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001920                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001920                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001920                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001920                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20889.628378                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20889.628378                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20889.628378                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20889.628378                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20889.628378                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20889.628378                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.966336                       # Cycle average of tags in use
system.cpu3.icache.total_refs               999888406                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2015904.044355                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.966336                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020779                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794818                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1734130                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1734130                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1734130                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1734130                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1734130                       # number of overall hits
system.cpu3.icache.overall_hits::total        1734130                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2769073                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2769073                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2769073                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2769073                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2769073                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2769073                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1734147                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1734147                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1734147                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1734147                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1734147                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1734147                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 162886.647059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 162886.647059                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 162886.647059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 162886.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 162886.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 162886.647059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2190943                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2190943                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2190943                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2190943                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2190943                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2190943                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 168534.076923                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 168534.076923                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 168534.076923                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 168534.076923                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 168534.076923                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 168534.076923                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5540                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157510570                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5796                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27175.736715                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.171889                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.828111                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883484                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116516                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1079545                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1079545                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       740900                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        740900                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1805                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1805                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1718                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1718                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1820445                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1820445                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1820445                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1820445                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14022                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14022                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          440                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          440                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14462                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14462                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14462                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14462                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    610211181                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    610211181                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     68130493                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     68130493                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    678341674                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    678341674                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    678341674                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    678341674                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1093567                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1093567                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       741340                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       741340                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1718                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1718                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1834907                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1834907                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1834907                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1834907                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012822                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012822                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000594                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000594                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007882                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007882                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007882                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007882                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 43518.127300                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43518.127300                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 154842.029545                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 154842.029545                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 46905.108145                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 46905.108145                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 46905.108145                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 46905.108145                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       185713                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 92856.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2761                       # number of writebacks
system.cpu3.dcache.writebacks::total             2761                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8484                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8484                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          438                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          438                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8922                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8922                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8922                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8922                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5538                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5538                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5540                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5540                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5540                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5540                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    140545297                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    140545297                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       245067                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       245067                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    140790364                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    140790364                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    140790364                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    140790364                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005064                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005064                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003019                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003019                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003019                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003019                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 25378.349043                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25378.349043                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 122533.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 122533.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 25413.423105                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25413.423105                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 25413.423105                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25413.423105                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
