{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710929800123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710929800124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 11:16:39 2024 " "Processing started: Wed Mar 20 11:16:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710929800124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710929800124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Etapa2_2 -c Etapa2_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Etapa2_2 -c Etapa2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710929800124 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710929802814 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "clock_generator.vhd " "Can't analyze file -- file clock_generator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1710929802913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/roger/onedrive/escritorio/uni/q6/pec/entrega inicial/etapa 2.1/unidad_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/roger/onedrive/escritorio/uni/q6/pec/entrega inicial/etapa 2.1/unidad_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidad_control-Structure " "Found design unit 1: unidad_control-Structure" {  } { { "../Etapa 2.1/unidad_control.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.1/unidad_control.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710929804329 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "../Etapa 2.1/unidad_control.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.1/unidad_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710929804329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710929804329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/roger/onedrive/escritorio/uni/q6/pec/entrega inicial/etapa 2.1/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/roger/onedrive/escritorio/uni/q6/pec/entrega inicial/etapa 2.1/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "../Etapa 2.1/regfile.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.1/regfile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710929804337 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../Etapa 2.1/regfile.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.1/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710929804337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710929804337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/roger/onedrive/escritorio/uni/q6/pec/entrega inicial/etapa 2.1/proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/roger/onedrive/escritorio/uni/q6/pec/entrega inicial/etapa 2.1/proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Structure " "Found design unit 1: proc-Structure" {  } { { "../Etapa 2.1/proc.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.1/proc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710929804340 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "../Etapa 2.1/proc.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.1/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710929804340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710929804340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/roger/onedrive/escritorio/uni/q6/pec/entrega inicial/etapa 2.1/multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/roger/onedrive/escritorio/uni/q6/pec/entrega inicial/etapa 2.1/multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-Structure " "Found design unit 1: multi-Structure" {  } { { "../Etapa 2.1/multi.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.1/multi.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710929804346 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "../Etapa 2.1/multi.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.1/multi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710929804346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710929804346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/roger/onedrive/escritorio/uni/q6/pec/entrega inicial/etapa 2.1/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/roger/onedrive/escritorio/uni/q6/pec/entrega inicial/etapa 2.1/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structure " "Found design unit 1: datapath-Structure" {  } { { "../Etapa 2.1/datapath.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.1/datapath.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710929804351 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../Etapa 2.1/datapath.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.1/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710929804351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710929804351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/roger/onedrive/escritorio/uni/q6/pec/entrega inicial/etapa 2.1/control_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/roger/onedrive/escritorio/uni/q6/pec/entrega inicial/etapa 2.1/control_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_l-Structure " "Found design unit 1: control_l-Structure" {  } { { "../Etapa 2.1/control_l.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.1/control_l.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710929804357 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_l " "Found entity 1: control_l" {  } { { "../Etapa 2.1/control_l.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.1/control_l.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710929804357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710929804357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/roger/onedrive/escritorio/uni/q6/pec/entrega inicial/etapa 2.1/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/roger/onedrive/escritorio/uni/q6/pec/entrega inicial/etapa 2.1/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "../Etapa 2.1/alu.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.1/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710929804364 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Etapa 2.1/alu.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.1/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710929804364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710929804364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sramcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-comportament " "Found design unit 1: SRAMController-comportament" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710929804369 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710929804369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710929804369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sisa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sisa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sisa-Structure " "Found design unit 1: sisa-Structure" {  } { { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710929804379 ""} { "Info" "ISGN_ENTITY_NAME" "1 sisa " "Found entity 1: sisa" {  } { { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710929804379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710929804379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memorycontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryController-comportament " "Found design unit 1: MemoryController-comportament" {  } { { "MemoryController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/MemoryController.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710929804386 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "MemoryController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/MemoryController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710929804386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710929804386 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sisa " "Elaborating entity \"sisa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710929804460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:proc0 " "Elaborating entity \"proc\" for hierarchy \"proc:proc0\"" {  } { { "sisa.vhd" "proc0" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710929804476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_control proc:proc0\|unidad_control:c0 " "Elaborating entity \"unidad_control\" for hierarchy \"proc:proc0\|unidad_control:c0\"" {  } { { "../Etapa 2.1/proc.vhd" "c0" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.1/proc.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710929804502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_l proc:proc0\|unidad_control:c0\|control_l:c0 " "Elaborating entity \"control_l\" for hierarchy \"proc:proc0\|unidad_control:c0\|control_l:c0\"" {  } { { "../Etapa 2.1/unidad_control.vhd" "c0" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.1/unidad_control.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710929804528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi proc:proc0\|unidad_control:c0\|multi:m0 " "Elaborating entity \"multi\" for hierarchy \"proc:proc0\|unidad_control:c0\|multi:m0\"" {  } { { "../Etapa 2.1/unidad_control.vhd" "m0" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.1/unidad_control.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710929804561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath proc:proc0\|datapath:e0 " "Elaborating entity \"datapath\" for hierarchy \"proc:proc0\|datapath:e0\"" {  } { { "../Etapa 2.1/proc.vhd" "e0" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.1/proc.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710929804594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile proc:proc0\|datapath:e0\|regfile:reg0 " "Elaborating entity \"regfile\" for hierarchy \"proc:proc0\|datapath:e0\|regfile:reg0\"" {  } { { "../Etapa 2.1/datapath.vhd" "reg0" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.1/datapath.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710929804621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu proc:proc0\|datapath:e0\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"proc:proc0\|datapath:e0\|alu:alu0\"" {  } { { "../Etapa 2.1/datapath.vhd" "alu0" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.1/datapath.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710929804715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryController MemoryController:mem_controller0 " "Elaborating entity \"MemoryController\" for hierarchy \"MemoryController:mem_controller0\"" {  } { { "sisa.vhd" "mem_controller0" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710929804748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAMController MemoryController:mem_controller0\|SRAMController:sram " "Elaborating entity \"SRAMController\" for hierarchy \"MemoryController:mem_controller0\|SRAMController:sram\"" {  } { { "MemoryController.vhd" "sram" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/MemoryController.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710929804807 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataToWrite SRAMController.vhd(100) " "VHDL Process Statement warning at SRAMController.vhd(100): signal \"dataToWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1710929804815 "|sisa|MemoryController:mem_controller0|SRAMController:sram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataToWrite SRAMController.vhd(103) " "VHDL Process Statement warning at SRAMController.vhd(103): signal \"dataToWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1710929804815 "|sisa|MemoryController:mem_controller0|SRAMController:sram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataToWrite SRAMController.vhd(105) " "VHDL Process Statement warning at SRAMController.vhd(105): signal \"dataToWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1710929804815 "|sisa|MemoryController:mem_controller0|SRAMController:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[0\] SRAMController.vhd(54) " "Inferred latch for \"dataReaded\[0\]\" at SRAMController.vhd(54)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710929804818 "|sisa|MemoryController:mem_controller0|SRAMController:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[1\] SRAMController.vhd(54) " "Inferred latch for \"dataReaded\[1\]\" at SRAMController.vhd(54)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710929804819 "|sisa|MemoryController:mem_controller0|SRAMController:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[2\] SRAMController.vhd(54) " "Inferred latch for \"dataReaded\[2\]\" at SRAMController.vhd(54)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710929804819 "|sisa|MemoryController:mem_controller0|SRAMController:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[3\] SRAMController.vhd(54) " "Inferred latch for \"dataReaded\[3\]\" at SRAMController.vhd(54)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710929804819 "|sisa|MemoryController:mem_controller0|SRAMController:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[4\] SRAMController.vhd(54) " "Inferred latch for \"dataReaded\[4\]\" at SRAMController.vhd(54)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710929804819 "|sisa|MemoryController:mem_controller0|SRAMController:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[5\] SRAMController.vhd(54) " "Inferred latch for \"dataReaded\[5\]\" at SRAMController.vhd(54)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710929804819 "|sisa|MemoryController:mem_controller0|SRAMController:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[6\] SRAMController.vhd(54) " "Inferred latch for \"dataReaded\[6\]\" at SRAMController.vhd(54)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710929804819 "|sisa|MemoryController:mem_controller0|SRAMController:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[7\] SRAMController.vhd(54) " "Inferred latch for \"dataReaded\[7\]\" at SRAMController.vhd(54)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710929804820 "|sisa|MemoryController:mem_controller0|SRAMController:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[8\] SRAMController.vhd(54) " "Inferred latch for \"dataReaded\[8\]\" at SRAMController.vhd(54)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710929804820 "|sisa|MemoryController:mem_controller0|SRAMController:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[9\] SRAMController.vhd(54) " "Inferred latch for \"dataReaded\[9\]\" at SRAMController.vhd(54)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710929804820 "|sisa|MemoryController:mem_controller0|SRAMController:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[10\] SRAMController.vhd(54) " "Inferred latch for \"dataReaded\[10\]\" at SRAMController.vhd(54)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710929804820 "|sisa|MemoryController:mem_controller0|SRAMController:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[11\] SRAMController.vhd(54) " "Inferred latch for \"dataReaded\[11\]\" at SRAMController.vhd(54)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710929804820 "|sisa|MemoryController:mem_controller0|SRAMController:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[12\] SRAMController.vhd(54) " "Inferred latch for \"dataReaded\[12\]\" at SRAMController.vhd(54)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710929804820 "|sisa|MemoryController:mem_controller0|SRAMController:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[13\] SRAMController.vhd(54) " "Inferred latch for \"dataReaded\[13\]\" at SRAMController.vhd(54)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710929804821 "|sisa|MemoryController:mem_controller0|SRAMController:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[14\] SRAMController.vhd(54) " "Inferred latch for \"dataReaded\[14\]\" at SRAMController.vhd(54)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710929804821 "|sisa|MemoryController:mem_controller0|SRAMController:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[15\] SRAMController.vhd(54) " "Inferred latch for \"dataReaded\[15\]\" at SRAMController.vhd(54)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710929804821 "|sisa|MemoryController:mem_controller0|SRAMController:sram"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "proc:proc0\|datapath:e0\|regfile:reg0\|registre " "RAM logic \"proc:proc0\|datapath:e0\|regfile:reg0\|registre\" is uninferred due to inappropriate RAM size" {  } { { "../Etapa 2.1/regfile.vhd" "registre" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.1/regfile.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1710929805372 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1710929805372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[0\] " "LATCH primitive \"MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[0\]\" is permanently enabled" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1710929805413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[1\] " "LATCH primitive \"MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[1\]\" is permanently enabled" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1710929805413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[2\] " "LATCH primitive \"MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[2\]\" is permanently enabled" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1710929805413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[3\] " "LATCH primitive \"MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[3\]\" is permanently enabled" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1710929805413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[4\] " "LATCH primitive \"MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[4\]\" is permanently enabled" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1710929805413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[5\] " "LATCH primitive \"MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[5\]\" is permanently enabled" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1710929805413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[6\] " "LATCH primitive \"MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[6\]\" is permanently enabled" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1710929805413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[7\] " "LATCH primitive \"MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[7\]\" is permanently enabled" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1710929805413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[8\] " "LATCH primitive \"MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[8\]\" is permanently enabled" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1710929805413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[9\] " "LATCH primitive \"MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[9\]\" is permanently enabled" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1710929805415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[10\] " "LATCH primitive \"MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[10\]\" is permanently enabled" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1710929805415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[11\] " "LATCH primitive \"MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[11\]\" is permanently enabled" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1710929805415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[12\] " "LATCH primitive \"MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[12\]\" is permanently enabled" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1710929805415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[13\] " "LATCH primitive \"MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[13\]\" is permanently enabled" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1710929805415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[14\] " "LATCH primitive \"MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[14\]\" is permanently enabled" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1710929805415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[15\] " "LATCH primitive \"MemoryController:mem_controller0\|SRAMController:sram\|dataReaded\[15\]\" is permanently enabled" {  } { { "SRAMController.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/SRAMController.vhd" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1710929805415 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710929806039 "|sisa|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710929806039 "|sisa|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710929806039 "|sisa|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710929806039 "|sisa|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710929806039 "|sisa|SRAM_OE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1710929806039 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1710929806407 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710929806836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710929806836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "535 " "Implemented 535 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710929807236 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710929807236 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1710929807236 ""} { "Info" "ICUT_CUT_TM_LCELLS" "494 " "Implemented 494 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1710929807236 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710929807236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710929807281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 11:16:47 2024 " "Processing ended: Wed Mar 20 11:16:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710929807281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710929807281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710929807281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710929807281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710929808835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710929808835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 11:16:48 2024 " "Processing started: Wed Mar 20 11:16:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710929808835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1710929808835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Etapa2_2 -c Etapa2_2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Etapa2_2 -c Etapa2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1710929808835 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1710929811259 ""}
{ "Info" "0" "" "Project  = Etapa2_2" {  } {  } 0 0 "Project  = Etapa2_2" 0 0 "Fitter" 0 0 1710929811260 ""}
{ "Info" "0" "" "Revision = Etapa2_2" {  } {  } 0 0 "Revision = Etapa2_2" 0 0 "Fitter" 0 0 1710929811261 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1710929811542 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Etapa2_2 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"Etapa2_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1710929811550 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710929811572 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710929811572 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1710929812170 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1710929812199 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710929812720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710929812720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710929812720 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1710929812720 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 725 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710929812722 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 726 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710929812722 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 727 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710929812722 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1710929812722 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "No exact pin location assignment(s) for 41 pins of 41 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[0\] " "Pin SRAM_DQ\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[1\] " "Pin SRAM_DQ\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[2\] " "Pin SRAM_DQ\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[3\] " "Pin SRAM_DQ\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[4\] " "Pin SRAM_DQ\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[5\] " "Pin SRAM_DQ\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[6\] " "Pin SRAM_DQ\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[7\] " "Pin SRAM_DQ\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[8\] " "Pin SRAM_DQ\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[9\] " "Pin SRAM_DQ\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[10\] " "Pin SRAM_DQ\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[11\] " "Pin SRAM_DQ\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[12\] " "Pin SRAM_DQ\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[13\] " "Pin SRAM_DQ\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[14\] " "Pin SRAM_DQ\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[15\] " "Pin SRAM_DQ\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[0\] " "Pin SRAM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[0] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[1\] " "Pin SRAM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[1] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[2\] " "Pin SRAM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[2] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[3\] " "Pin SRAM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[3] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[4\] " "Pin SRAM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[4] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[5\] " "Pin SRAM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[5] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[6\] " "Pin SRAM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[6] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[7\] " "Pin SRAM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[7] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[8\] " "Pin SRAM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[8] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[9\] " "Pin SRAM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[9] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[10\] " "Pin SRAM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[10] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[11\] " "Pin SRAM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[11] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[12\] " "Pin SRAM_ADDR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[12] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[13\] " "Pin SRAM_ADDR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[13] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[14\] " "Pin SRAM_ADDR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[14] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[15\] " "Pin SRAM_ADDR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[15] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[16\] " "Pin SRAM_ADDR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[16] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[17\] " "Pin SRAM_ADDR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[17] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_UB_N " "Pin SRAM_UB_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_UB_N } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_UB_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_LB_N " "Pin SRAM_LB_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_LB_N } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_LB_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_CE_N " "Pin SRAM_CE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_CE_N } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_CE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_OE_N " "Pin SRAM_OE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_OE_N } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_OE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_WE_N " "Pin SRAM_WE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_WE_N } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[9\] " "Pin SW\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_50 " "Pin CLOCK_50 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710929812787 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1710929812787 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Etapa2_2.sdc " "Synopsys Design Constraints File file not found: 'Etapa2_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1710929812969 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1710929812971 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1710929812979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710929813030 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710929813030 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_div\[2\]  " "Automatically promoted node clock_div\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710929813031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_div\[2\]~0 " "Destination node clock_div\[2\]~0" {  } { { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_div[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 698 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710929813031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1710929813031 ""}  } { { "sisa.vhd" "" { Text "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/sisa.vhd" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_div[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710929813031 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1710929813175 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710929813176 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710929813177 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710929813178 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710929813180 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1710929813181 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1710929813182 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1710929813182 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1710929813185 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1710929813186 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1710929813186 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 3.3V 1 23 16 " "Number of I/O pins in group: 40 (unused VREF, 3.3V VCCIO, 1 input, 23 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1710929813192 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1710929813192 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1710929813192 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710929813193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710929813193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710929813193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710929813193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710929813193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710929813193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710929813193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710929813193 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1710929813193 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1710929813193 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710929813222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1710929814217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710929814384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1710929814394 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1710929815633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710929815634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1710929815726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1710929816604 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1710929816604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710929817397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1710929817400 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1710929817400 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1710929817433 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710929817441 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "39 " "Found 39 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710929817467 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1710929817467 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710929817684 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710929817716 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710929817897 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710929818093 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1710929818151 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/output_files/Etapa2_2.fit.smsg " "Generated suppressed messages file C:/Users/roger/OneDrive/Escritorio/UNI/Q6/PEC/ENTREGA INICIAL/Etapa 2.2/output_files/Etapa2_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1710929818323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710929818662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 11:16:58 2024 " "Processing ended: Wed Mar 20 11:16:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710929818662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710929818662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710929818662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710929818662 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1710929819814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710929819815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 11:16:59 2024 " "Processing started: Wed Mar 20 11:16:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710929819815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1710929819815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Etapa2_2 -c Etapa2_2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Etapa2_2 -c Etapa2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1710929819815 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1710929820622 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1710929820679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710929821253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 11:17:01 2024 " "Processing ended: Wed Mar 20 11:17:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710929821253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710929821253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710929821253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1710929821253 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1710929821844 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1710929822736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710929822737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 11:17:01 2024 " "Processing started: Wed Mar 20 11:17:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710929822737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710929822737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Etapa2_2 -c Etapa2_2 " "Command: quartus_sta Etapa2_2 -c Etapa2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710929822737 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1710929822850 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710929822978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1710929823006 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1710929823006 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Etapa2_2.sdc " "Synopsys Design Constraints File file not found: 'Etapa2_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1710929823095 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1710929823096 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_div\[2\] clock_div\[2\] " "create_clock -period 1.000 -name clock_div\[2\] clock_div\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823098 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823098 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823098 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1710929823102 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1710929823118 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1710929823131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.986 " "Worst-case setup slack is -12.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.986     -1812.275 clock_div\[2\]  " "  -12.986     -1812.275 clock_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.123       -16.260 CLOCK_50  " "   -8.123       -16.260 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710929823133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.703 " "Worst-case hold slack is -2.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.703        -2.703 CLOCK_50  " "   -2.703        -2.703 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clock_div\[2\]  " "    0.445         0.000 clock_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710929823136 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710929823140 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710929823143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631        -7.741 CLOCK_50  " "   -1.631        -7.741 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611      -195.520 clock_div\[2\]  " "   -0.611      -195.520 clock_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710929823145 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1710929823229 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1710929823231 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1710929823253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.243 " "Worst-case setup slack is -4.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.243      -581.641 clock_div\[2\]  " "   -4.243      -581.641 clock_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.314        -4.543 CLOCK_50  " "   -2.314        -4.543 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823258 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710929823258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.731 " "Worst-case hold slack is -1.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.731        -1.731 CLOCK_50  " "   -1.731        -1.731 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock_div\[2\]  " "    0.215         0.000 clock_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710929823265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710929823269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710929823272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -6.380 CLOCK_50  " "   -1.380        -6.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -160.000 clock_div\[2\]  " "   -0.500      -160.000 clock_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710929823277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710929823277 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1710929823374 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1710929823411 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1710929823415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4554 " "Peak virtual memory: 4554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710929823544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 11:17:03 2024 " "Processing ended: Wed Mar 20 11:17:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710929823544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710929823544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710929823544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710929823544 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus II Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710929824286 ""}
