import numpy as np
import sys

from aie.dialects.aie import *
from aie.dialects.aiex import *
from aie.extras.context import mlir_mod_ctx
from aie.helpers.dialects.ext.scf import _for as range_
import math

import numpy as np
import sys

from ml_dtypes import bfloat16
from aie.extras.context import mlir_mod_ctx
from aie.dialects.aie import *
from aie.dialects.aiex import *
from aie.helpers.dialects.ext.scf import _for as range_

import numpy as np
import sys

from aie.dialects.aie import *
from aie.dialects.aiex import *
from aie.extras.context import mlir_mod_ctx
from aie.helpers.dialects.ext.scf import _for as range_

from aie.dialects import memref

from aie.dialects._aie_ops_gen import buffer as buffer_raw
from aie.helpers.util import try_convert_np_type_to_mlir_type
import numpy as np
import sys
import aie.utils.trace as trace_utils
from aie.utils.trace import PortEvent
from aie.utils.trace_events_enum import CoreEvent, MemEvent, ShimTileEvent, MemTileEvent
from enum import IntEnum
from aie.extras.dialects.ext.arith import constant, index_cast

from aie.ir import *
from aie.ir import MemRefType, IndexType
from aie.dialects import arith, memref
from aie.dialects.memref import AllocaScopeOp

from aie.helpers.util import np_ndarray_type_to_memref_type
from aie.dialects.memref import alloc, store, alloca
from aie.extras import types as T


from custom_npu_dma_memcpy import NpuDmaMemcpyNd as custom_npu_dma_memcpy_nd
from aie.dialects.aiex import control_packet
from CT_0_2_helper import *
from custom_npu_dma_memcpy import generate_packet_attribute
# def round_to_nearest_multiple(n, multiple):
#   """Rounds an integer to the nearest multiple of a given number"""
#   if multiple == 0:
#       return n  # Avoid division by zero
#   return ((n + multiple - 1) // multiple) * multiple
import os
import json
import json
# npu_dma_memcpy_nd
def balance_matrix_transfer_case(switch_diode_matrix_size, buffer_A_B_C_D_size, A_B_C_D_row_size, A_B_C_D_col_size):
    mid_point = (switch_diode_matrix_size+ buffer_A_B_C_D_size)//2
    
    # Note: the matrix granduality is divided to 2 matrix
    # one matrix for switch_diode case, and repeats for total_sw_size
    
    # another matrix for A_B_C_D_ case, and repeats for total_sw_size
    
    
    
    mid_size = (mid_point-switch_diode_matrix_size)
    
    A_B_C_D_matrix_number_cutoff = mid_size//(  A_B_C_D_row_size *A_B_C_D_col_size )
    
    return   A_B_C_D_matrix_number_cutoff

    # if(mid_point > switch_diode_matrix_size and mid_point < (switch_diode_matrix_size+A_B_matrix_size)):
    #     return 1, mid_point-switch_diode_matrix_size  # midpoint in A_B_matrix
    # elif(mid_point   >  (switch_diode_matrix_size+A_B_matrix_size) and mid_point < (switch_diode_matrix_size+A_B_matrix_size+C_D_imp_matrix_size)):
    #     return 2, mid_point-switch_diode_matrix_size-A_B_matrix_size
    # else:
    #     raise ValueError("Unexpected scenario")
    

# def custom_floor(x, multiplier):
#   return math.floor(x / multiplier) * multiplier

def custom_ceil(x, multiplier):
  return math.ceil(x / multiplier) * multiplier




kernel_mat_v_size = 16
def single_mat_vect_mult():
    dev = AIEDevice.npu2
    


    script_dir = os.path.dirname(os.path.abspath(__file__))  # Directory of the script
    file_path = os.path.join(script_dir, "final_config.json")

    with open(file_path, "r") as f:
        extracted_data = json.load(f)

    trace_size = extracted_data.get("trace_size")
    state_size = extracted_data.get("state_size")
    u_size = extracted_data.get("u_size")
    y_size = extracted_data.get("y_size")
    diode_size = extracted_data.get("diode_size")
    switch_size = extracted_data.get("switch_size")
    C1_DSW_row_size = extracted_data.get("C1_DSW_row_size")
    C1_DSW_col_size = extracted_data.get("C1_DSW_col_size")
    C1_DSW_matrix_size = extracted_data.get("C1_DSW_matrix_size")
    C1_DSW_buffer_size = extracted_data.get("C1_DSW_buffer_size")
    A_B_C_D_row_size = extracted_data.get("A_B_C_D_row_size")
    A_B_C_D_col_size = extracted_data.get("A_B_C_D_col_size")
    A_B_C_D_matrix_size = extracted_data.get("A_B_C_D_matrix_size")
    A_B_C_D_buffer_size = extracted_data.get("A_B_C_D_buffer_size")
    input_switch_size = extracted_data.get("input_switch_size")
    input_size_per_iteration = extracted_data.get("input_size_per_iteration")
    output_size_per_iteration = extracted_data.get("output_size_per_iteration")
    iteration_step_per_ping_pong_buffer = extracted_data.get("iteration_step_per_ping_pong_buffer")
    buffer_size_of_in_ping_pong = extracted_data.get("buffer_size_of_in_ping_poing")
    buffer_size_of_out_ping_pong = extracted_data.get("buffer_size_of_out_ping_pong")
    ping_pong_buffer_iteration = extracted_data.get("ping_pong_buffer_iteration")
    buffer_size_of_cur_X_U = extracted_data.get("buffer_size_of_cur_X_U")
    buffer_size_of_C1_DSW_mat_res = extracted_data.get("buffer_size_of_C1_DSW_mat_res")
    buffer_size_of_A_B_C_D_mat_res = extracted_data.get("buffer_size_of_A_B_C_D_mat_res")
    stack_size_in_byte = extracted_data.get("stack_size")
    total_switch_diode_state = extracted_data.get("total_switch_diode_state")
    dtype_in = np.dtype[np.float32]
    dtype_out = np.dtype[np.float32]
    
    
    @device(AIEDevice.npu2)
    def device_body():


   
        # Tile declarations
        ShimTile_0 = tile(0,0)
        ShimTile_1 = tile(1, 0)
        # ComputeTile_0_2 = tile(0,2)        
        # ComputeTile_0_2 = tile(0,2, allocation_scheme="bank-aware")        
        ComputeTile_0_2 = tile(0,2, allocation_scheme="basic-sequential")
        ComputeTile_0_3 = tile(0,3,allocation_scheme="basic-sequential") # use default bank aware strategy

        
        #NOTE: mem_bank flag seem not working anymore after Tile() is configure to basic-sequential address mode
        offset = stack_size_in_byte
        assert stack_size_in_byte %64 == 0
        
        switch_diode_matrix_ty = np.ndarray[ (C1_DSW_buffer_size, ), dtype_in]
        switch_diode_buffer = [
            buffer_raw(tile=ComputeTile_0_2, buffer=try_convert_np_type_to_mlir_type(switch_diode_matrix_ty), sym_name=f"switch_diode_buffer", address=offset) 
        ]
        switch_diode_prod_lock =  lock(ComputeTile_0_2, lock_id=0, init=1, sym_name="switch_diode_prod_lock")
        switch_diode_con_lock = lock(ComputeTile_0_2, lock_id=1, init=0, sym_name="switch_diode_con_lock")
        offset+= C1_DSW_buffer_size*4
        assert offset %64 == 0
        
        pass_through_float_diode_matrix = external_func( "passThroughLine_float_0", inputs=[
          switch_diode_matrix_ty, switch_diode_matrix_ty, np.int32
        ] )


        A_B_C_D_ty = np.ndarray[(A_B_C_D_buffer_size,  ), dtype_in]
        A_B_C_D_buffer = [
            buffer_raw(tile=ComputeTile_0_2, buffer=try_convert_np_type_to_mlir_type(A_B_C_D_ty), sym_name="A_B_C_D_buffer", address=offset)
        ]
        A_B_C_D_prod_lock = lock(ComputeTile_0_2, lock_id=2, init=2, sym_name="A_B_C_D_prod_lock")
        A_B_C_D_con_lock = lock(ComputeTile_0_2, lock_id=3, init=0, sym_name="A_B_C_D_con_lock")
        offset += A_B_C_D_buffer_size*4
        assert offset %64 == 0
        
        assert offset<= (64*1024)  # total of less than 64kB
        
        in_data_ty = np.ndarray[ (buffer_size_of_in_ping_pong,), dtype_in]
        out_data_ty = np.ndarray[ (buffer_size_of_out_ping_pong, ), dtype_out]

        offset_CT_0_3 = 1024
        in_buffer = [
          buffer_raw(tile=ComputeTile_0_3, buffer=try_convert_np_type_to_mlir_type(in_data_ty), sym_name=f"in_buffer_{0}", address=1024 ),
          buffer_raw(tile=ComputeTile_0_3, buffer=try_convert_np_type_to_mlir_type(in_data_ty), sym_name=f"in_buffer_{1}", address=16*1024),
        ]
        in_buffer_prod_lock = lock(ComputeTile_0_3, lock_id=8, init=2, sym_name="in_buffer_p_lock")  #NOTE: use CT_0_2's lock for now
        in_buffer_con_lock = lock(ComputeTile_0_3, lock_id=9, init=0, sym_name="in_buffer_c_lock")
        offset_CT_0_3+= buffer_size_of_in_ping_pong*2*4

        
        # out_buffer_address = (64*1024) - (buffer_size_of_out_ping_pong*2*4) # 4 byte per float
        out_buffer = [
            buffer_raw(tile=ComputeTile_0_3, buffer=try_convert_np_type_to_mlir_type(out_data_ty), sym_name=f"out_buffer_{0}", address=32*1024 ), # 
            buffer_raw(tile=ComputeTile_0_3, buffer=try_convert_np_type_to_mlir_type(out_data_ty), sym_name=f"out_buffer_{1}", address=32*1024  ), # 
        ]        
        out_buffer_prod_lock = lock(ComputeTile_0_3, lock_id=10, init=2)
        out_buffer_con_lock = lock(ComputeTile_0_3, lock_id=11, init=0)
        offset_CT_0_3 += buffer_size_of_out_ping_pong*2*4 
        assert offset_CT_0_3 <= (64*1024)  # total of less than 64kB


        # strategy to balance out the S2MM workload on two port of CT_0_2

        A_B_C_D_num_for_balance_cutoff = balance_matrix_transfer_case(
            switch_diode_matrix_size=C1_DSW_buffer_size,
            buffer_A_B_C_D_size= A_B_C_D_buffer_size,
            A_B_C_D_col_size=A_B_C_D_col_size,
            A_B_C_D_row_size=A_B_C_D_row_size
        )
        # print(A_B_C_D_num_for_balance_cutoff)
        mid_offset = A_B_C_D_num_for_balance_cutoff *(A_B_C_D_row_size)*(A_B_C_D_col_size )
        
        @mem(ComputeTile_0_2)
        def m(block):

            # #block_idx, acqire_locks, buffer, buffer_offset, buffer_len, release_locks, next_idx, [packet_id, packet_type]    
            # chain0 =[
            #     (1, [switch_diode_prod_lock], switch_diode_buffer[0], 0, C1_DSW_buffer_size, [switch_diode_con_lock], 2, [] ),
            #     (2, [A_B_C_D_prod_lock],   A_B_C_D_buffer[0],    0, mid_offset,                   [A_B_C_D_con_lock],  1, [])
            # ]
            # chain0_s_e = (1, 1+len(chain0))
            
            # chain1 = [
            #     (4, [A_B_C_D_prod_lock], A_B_C_D_buffer[0], mid_offset,     A_B_C_D_buffer_size-mid_offset, [A_B_C_D_con_lock], 5, []),
            #     (5, [in_buffer_prod_lock],  in_buffer[0],   0,              buffer_size_of_in_ping_pong, [in_buffer_con_lock],6, [] ),
            #     (6, [in_buffer_prod_lock],  in_buffer[1],   0,              buffer_size_of_in_ping_pong, [in_buffer_con_lock],5, [] ), # becase matrix only transfer once
            # ]
            # chain1_s_e = (chain0_s_e[1]+1,chain0_s_e[1]+1+len(chain1))

            # chain2 = [
            #     (8,  [out_buffer_con_lock], out_buffer[0],       0,        buffer_size_of_out_ping_pong, [out_buffer_prod_lock], 9, [9,0]),
            #     (9, [out_buffer_con_lock], out_buffer[1],        0,        buffer_size_of_out_ping_pong, [out_buffer_prod_lock],  8, [9,0]),
            # ]  
            # chain2_s_e = (chain1_s_e[1]+1, chain1_s_e[1]+1+len(chain2))     

            # handle_dma_sequences(block, chain0=chain0, chain1=chain1, chain2=chain2, chain0_start_end=chain0_s_e, chain1_start_end=chain1_s_e, chain2_start_end=chain2_s_e) 
        
            s0 = dma_start(DMAChannelDir.S2MM,0, dest= block[1], chain=block[3])
            with block[1]:
                use_lock(switch_diode_prod_lock, LockAction.AcquireGreaterEqual, value=1)
                dma_bd(switch_diode_buffer[0], offset=0, len = C1_DSW_buffer_size)
                use_lock(switch_diode_con_lock, LockAction.Release, value=1)
                next_bd(block[2])
            with block[2]:
                use_lock(A_B_C_D_prod_lock, LockAction.AcquireGreaterEqual, value=1)
                dma_bd(A_B_C_D_buffer[0], offset=0, len=mid_offset)
                use_lock(A_B_C_D_con_lock, LockAction.Release, value=1)        
                next_bd(block[1])
            with block[3]:
                s1 = dma_start(DMAChannelDir.S2MM, channel_index=1, dest=block[4], chain=block[5])
            with block[4]:
                use_lock(A_B_C_D_prod_lock, LockAction.AcquireGreaterEqual, value=1)
                dma_bd(A_B_C_D_buffer[0], offset=mid_offset, len= A_B_C_D_buffer_size-mid_offset)
                use_lock(A_B_C_D_prod_lock, LockAction.Release, value=1)
                next_bd(block[4])
            with block[5]:
                EndOp()
        
        @mem(ComputeTile_0_3)
        def m(block):    
            s1 = dma_start(DMAChannelDir.S2MM, channel_index=1, dest=block[1], chain=block[3])
            with block[1]:
                use_lock(in_buffer_prod_lock, LockAction.AcquireGreaterEqual, value=1)
                dma_bd(in_buffer[0],  offset=0, len=buffer_size_of_in_ping_pong)
                use_lock(in_buffer_con_lock, LockAction.Release, value=1)
                next_bd(block[2])
            with block[2]:
                use_lock(in_buffer_prod_lock, LockAction.AcquireGreaterEqual, value=1)
                dma_bd(in_buffer[1],  offset=0, len=buffer_size_of_in_ping_pong)
                use_lock(in_buffer_con_lock, LockAction.Release, value=1)
                next_bd(block[1])
            with block[3]:
                s2 = dma_start(DMAChannelDir.MM2S, channel_index=0, dest=block[4], chain=block[6])
            with block[4]:
                use_lock(out_buffer_con_lock, LockAction.AcquireGreaterEqual, value=1)
                dma_bd(out_buffer[0], offset=0, len=buffer_size_of_out_ping_pong, packet=generate_packet_attribute(11,0))
                use_lock(out_buffer_prod_lock, LockAction.Release, value=1)
                next_bd(block[5])
            with block[5]:
                use_lock(out_buffer_con_lock, LockAction.AcquireGreaterEqual, value=1)
                dma_bd(out_buffer[1], offset=0, len=buffer_size_of_out_ping_pong,packet=generate_packet_attribute(11,0))
                use_lock(out_buffer_prod_lock, LockAction.Release, value=1)
                next_bd(block[4])
            with block[6]:
                EndOp()
            
        CT_0_2_main_func = external_func("CT_main", inputs=[
            in_data_ty, out_data_ty, in_data_ty, out_data_ty,
            np.int32, np.int32, np.int32, np.int32,
            switch_diode_matrix_ty, A_B_C_D_ty
        ])

        @core(ComputeTile_0_2, "mainKernel.o", stack_size=stack_size_in_byte)
        def core_body():
            # for _ in range_(sys.maxsize):
            loc_off = 32
            CT_0_2_main_func(
                in_buffer[0], out_buffer[0], in_buffer[1], out_buffer[1],
                constant(8+loc_off),constant(9+loc_off),constant(10+loc_off),constant(11+loc_off),  
                switch_diode_buffer[0], A_B_C_D_buffer[0]
                
            )
        @core(ComputeTile_0_3,  stack_size=1024)
        def core_body():
            for _ in range_(sys.maxsize):
                pass
        # CT_0_2_main_func = external_func("CT_main", inputs=[
        #     in_data_ty, out_data_ty,
        #     np.int32, np.int32, np.int32,
        #     np.int32, np.int32, np.int32, np.int32,
        #     switch_diode_matrix_ty, np.int32, np.int32
            
        # ])
        
        # @core(ComputeTile_0_2, "mainKernel.o")
        # def core_body():

        #     CT_0_2_main_func(
        #         in_buffer[0], out_buffer[0],
        #         constant(buffer_size_of_in_ping_pong), constant(buffer_size_of_out_ping_pong), constant(iteration_step_per_ping_pong_buffer),
        #         8,9,10,11,
        #         switch_diode_buffer[0], constant(C1_DSW_row_size), constant(C1_DSW_col_size)
                
        #     )



            
        matrix_size =C1_DSW_buffer_size+A_B_C_D_buffer_size
        data_flow_out_size = buffer_size_of_out_ping_pong *ping_pong_buffer_iteration   # lest do 4 multple o f ping-pong size
        data_flow_in_size =  buffer_size_of_in_ping_pong*ping_pong_buffer_iteration

        in_0_size = C1_DSW_buffer_size +mid_offset
        in_1_size = (A_B_C_D_buffer_size-mid_offset)  + data_flow_in_size
        
        if(trace_size > 0):
            tiles_to_trace = [ComputeTile_0_2,ComputeTile_0_3] #TODO: also shimtile?
            trace_utils.configure_packet_tracing_flow(tiles_to_trace, ShimTile_1)

        # leave first 6(0-5) packet id for tracing
        packetflow( 6, source=ShimTile_0, source_port=WireBundle.DMA, source_channel=0, 
                   dest = ComputeTile_0_2, dest_port=WireBundle.DMA, dest_channel=0
                   )
        packetflow(8, source=ShimTile_0, source_port=WireBundle.DMA, source_channel=1,
                   dest=ComputeTile_0_2, dest_port=WireBundle.DMA, dest_channel=1
                   )
        # packetflow(9, source=ComputeTile_0_2, source_port=WireBundle.DMA, source_channel=0,
        #             dest = ShimTile_0, dest_port= WireBundle.DMA, dest_channel=1
        #            ) 
        
        packetflow(pkt_id =10, source=ShimTile_0, source_port=WireBundle.DMA, source_channel=1,
                   dest=ComputeTile_0_3, dest_port=WireBundle.DMA, dest_channel= 1
                   )
        packetflow(pkt_id=11,  source=ComputeTile_0_3, source_port=WireBundle.DMA, source_channel=0,
                    dest = ShimTile_0, dest_port= WireBundle.DMA, dest_channel=1
                   )
        
        memref.global_("in_SHM_CT_0_2_0", T.memref( in_0_size, T.f32() ), sym_visibility="public")            
        memref.global_("in_SHM_CT_0_2_1", T.memref(in_1_size, T.f32()), sym_visibility="public")

        memref.global_("out_CT_0_2_SHM", T.memref( data_flow_out_size, T.f32()), sym_visibility="public" ) # result out

     
        shim_dma_allocation("in_SHM_CT_0_2_0", DMAChannelDir.MM2S, 0, 0)        
        shim_dma_allocation("out_CT_0_2_SHM", DMAChannelDir.S2MM, 1,0)
        shim_dma_allocation("in_SHM_CT_0_2_1", DMAChannelDir.MM2S, 1, 0 )

        @runtime_sequence(np.ndarray[(matrix_size, ), dtype_in], np.ndarray[(matrix_size, ), dtype_out], np.ndarray[(data_flow_in_size,), dtype_in], np.ndarray[(data_flow_out_size,), dtype_out]  )
        def sequence(A,B, in_buf, out_buf):
            # work balance module

            # transfer the switch_diode_matrix in column major order
            
            custom_npu_dma_memcpy_nd(
                metadata="in_SHM_CT_0_2_0",
                bd_id=1,
                mem=A, offsets=[0,0,0,0], 
                # sizes= [1, total_switch_diode_state  , C1_DSW_col_size, C1_DSW_row_size ],
                # strides=[0,  C1_DSW_matrix_size ,1,C1_DSW_col_size],  
                sizes = [  total_switch_diode_state,        C1_DSW_row_size//kernel_mat_v_size, C1_DSW_col_size, kernel_mat_v_size],
                strides= [ C1_DSW_row_size*C1_DSW_col_size, kernel_mat_v_size*C1_DSW_col_size,  1,              C1_DSW_col_size],
                packet_id=6,
                packet_type=0                  
            )
            assert C1_DSW_buffer_size % A_B_C_D_col_size == 0
            custom_npu_dma_memcpy_nd(
                metadata="in_SHM_CT_0_2_0",
                bd_id=2,
                mem=A, offsets=[0,0,0, C1_DSW_buffer_size //A_B_C_D_col_size ],   # The offset will multiple with the sizes
                # sizes= [1, A_B_C_D_num_for_balance_cutoff , A_B_C_D_col_size, A_B_C_D_row_size],
                # strides=[0,   A_B_C_D_matrix_size   ,1, A_B_C_D_col_size],
                
                sizes = [ A_B_C_D_num_for_balance_cutoff,      A_B_C_D_row_size//kernel_mat_v_size,  A_B_C_D_col_size,  kernel_mat_v_size    ] ,
                strides=[ A_B_C_D_col_size*A_B_C_D_row_size,   kernel_mat_v_size*A_B_C_D_col_size,   1,                 A_B_C_D_col_size     ],
                
                packet_id=6,
                packet_type=0                                               
            )
            assert in_0_size % A_B_C_D_col_size == 0
            if (in_1_size-data_flow_in_size > 0):
                custom_npu_dma_memcpy_nd(metadata="in_SHM_CT_0_2_1", bd_id=3, mem=A, offsets=[0, 0,  0,  in_0_size //A_B_C_D_col_size  ], #TODO: assert is okay for it

                                        
                    sizes = [ total_switch_diode_state- A_B_C_D_num_for_balance_cutoff, A_B_C_D_row_size//kernel_mat_v_size,  A_B_C_D_col_size,  kernel_mat_v_size    ] ,
                    strides=[ A_B_C_D_col_size*A_B_C_D_row_size,                        kernel_mat_v_size*A_B_C_D_col_size,   1,                 A_B_C_D_col_size     ],                                        
                                            
                                        packet_id=8, packet_type=0)

            custom_npu_dma_memcpy_nd(metadata="out_CT_0_2_SHM", bd_id=4, mem=out_buf, offsets=[0,0,0,0], sizes=[1,1,1, data_flow_out_size], 
                                     strides=[0,0,0,1], issue_token=True)
            custom_npu_dma_memcpy_nd(metadata="in_SHM_CT_0_2_1", bd_id=5, mem=in_buf, offsets=[0,0,0,0], 
                                     sizes=[1,1,1, data_flow_in_size ], strides=[0,0,0,1], packet_id=10, packet_type=0)
            if(trace_size > 0):
                trace_utils.configure_packet_tracing_aie2(
                    tiles_to_trace=tiles_to_trace,
                    ddr_id=4,   # last in/out parameter(not just need to pass in host, did not define in sequence)
                    shim =ShimTile_1,
                    trace_size=trace_size, # beacuse have 2 tile to,
                        coretile_events=[
                        CoreEvent.INSTR_EVENT_0,
                        CoreEvent.INSTR_EVENT_1,
                        CoreEvent.INSTR_VECTOR,
                        PortEvent(CoreEvent.PORT_RUNNING_0, 1, True),  # master(1)
                        PortEvent(CoreEvent.PORT_RUNNING_1, 1, False),  # slave(1)
                        CoreEvent.INSTR_LOAD,
                        CoreEvent.INSTR_STORE,
                        CoreEvent.LOCK_STALL,
                    ],
                )
    
            npu_dma_wait("out_CT_0_2_SHM")

with mlir_mod_ctx() as ctx:
    single_mat_vect_mult()
    res = ctx.module.operation.verify()
    if res == True:
        print(ctx.module)
    else:
        print(res)
