/* Copyright (c) 2015, 2016 The Linux Foundation. All rights reserved.
 *
 * Permission to use, copy, modify, and/or distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 *
 */

#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>

/ {
	model = "QCA IPQ8064/AP161";
	compatible = "qcom,ipq8064-ap161", "qcom,ipq8064";

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		rsvd@41200000 {
			reg = <0x41200000 0x300000>;
			no-map;
		};
	};

	aliases {
		mdio-gpio0 = &mdio0;
		/*
		 * U-Boot searches for these entries and patches
		 * 'local-mac-address'
		 */
		ethernet0 = &gmac0;
		ethernet1 = &gmac1;
		ethernet2 = &gmac2;
	};

	soc {
		pinmux@800000 {
			pinctrl-0 = <&rgmii2_pins_default>;
			pinctrl-names = "default";

			pcie1_pins: pcie1_pinmux {
				mux {
					pins = "gpio3";
					drive-strength = <2>;
					bias-disable;
				};
			};

			pcie2_pins: pcie2_pinmux {
				mux {
					pins = "gpio48";
					drive-strength = <2>;
					bias-disable;
				};
			};

			pcie3_pins: pcie3_pinmux {
				mux {
					pins = "gpio63";
					drive-strength = <2>;
					bias-disable;
				};
			};

			spi_pins: spi_pins {
				mux {
					pins = "gpio18", "gpio19", "gpio21";
					function = "gsbi5";
					drive-strength = <10>;
					bias-none;
				};
				cs {
					pins = "gpio20";
					drive-strength = <12>;
				};
			};
			nand_pins: nand_pins {
				mux {
					pins = "gpio34", "gpio35", "gpio36",
						"gpio37", "gpio38", "gpio39",
						"gpio40", "gpio41", "gpio42",
						"gpio43", "gpio44", "gpio45",
						"gpio46", "gpio47";
					function = "nand";
					drive-strength = <10>;
					bias-disable;
				};
				pullups {
					pins = "gpio39";
					bias-pull-up;
				};
				hold {
					pins = "gpio40", "gpio41", "gpio42",
						"gpio43", "gpio44", "gpio45",
						"gpio46", "gpio47";
					bias-bus-hold;
				};
			};
			rgmii2_pins_default: rgmii2_pins_default {
				mux {
					pins = "gpio2", "gpio27", "gpio28",
						"gpio29", "gpio30", "gpio31",
						"gpio32", "gpio51", "gpio52",
						"gpio59", "gpio60", "gpio61",
						 "gpio62", "gpio66" ;
					function = "rgmii2";
					drive-strength = <8>;
					bias-disable;
				};

			};

			hs_uart_pins: hs_uart_pins {
				mux {
					pins = "gpio22", "gpio23", "gpio24", "gpio25" ;
					function = "gsbi2";
					drive-strength = <12>;
					bias-disable;
				};
			};

			i2c_pins: i2c_pins {
				mux {
					pins = "gpio53", "gpio54" ;
					function = "gsbi1";
					drive-strength = <12>;
					bias-disable;
				};
			};

			leds_pins: leds_pins {
				mux {
					pins = "gpio7", "gpio8", "gpio9",
					       "gpio26", "gpio53";
					function = "gpio";
					drive-strength = <2>;
					bias-pull-down;
					output-low;
				};
			};
		};

		gsbi1: gsbi@12440000 {
			qcom,mode = <GSBI_PROT_I2C>;
			status = "ok";
			i2c@12460000 {
				pinctrl-0 = <&i2c_pins>;
				pinctrl-names = "default";
				status = "disabled";
			};
		};

		gsbi@16300000 {
			qcom,mode = <GSBI_PROT_I2C_UART>;
			status = "ok";
			serial@16340000 {
				status = "ok";
			};
		};

		gsbi2: gsbi@12480000 {
			qcom,mode = <GSBI_PROT_UART_W_FC>;
			status = "ok";
			hs_uart@12490000 {
				uartdm_rx_buf_size = <1024>;
				qcom,rx-chan = <8>;
				qcom,tx-chan = <7>;
				qcom,rx-crci = <14>;
				qcom,tx-crci = <4>;
				qcom,tcsr_adm_mux_sel_reg = <IPQ806X_TCSR_REG_A_ADM_CRCI_MUX_SEL>;
				qcom,tcsr_adm_mux_sel_reg_mask = <IPQ806X_GSBI2_ADM_CRCI_MUX_SEL_MASK>;
				qcom,tcsr_adm_mux_sel_reg_value = <GSBI_CRCI_UART>;
				pinctrl-0 = <&hs_uart_pins>;
				pinctrl-names = "default";

				status = "ok";
			};
		};

		gsbi5: gsbi@1a200000 {
			qcom,mode = <GSBI_PROT_SPI>;
			status = "ok";

			spi4: spi@1a280000 {
				status = "ok";
				spi-max-frequency = <50000000>;

				pinctrl-0 = <&spi_pins>;
				pinctrl-names = "default";

				cs-gpios = <&qcom_pinmux 20 0>;

				dmas = <&adm_dma 6 9>,
					<&adm_dma 5 10>;
				dma-names = "rx", "tx";

				flash: m25p80@0 {
					compatible = "s25fl256s1";
					#address-cells = <1>;
					#size-cells = <1>;
					spi-max-frequency = <50000000>;
					reg = <0>;
					m25p,fast-read;
				};
			};
		};

		sata-phy@1b400000 {
			status = "ok";
		};

		pci@1b500000 {
			status = "ok";
			reset-gpio = <&qcom_pinmux 3 0>;
			pinctrl-0 = <&pcie1_pins>;
			pinctrl-names = "default";

			ranges = <0x00000000 0 0x00000000 0x0ff00000 0 0x00100000   /* configuration space */
				  0x81000000 0 0	  0x0fe00000 0 0x00100000   /* downstream I/O */
				  0x82000000 0 0x00000000 0x08000000 0 0x07e00000>; /* non-prefetchable memory */

			pcie@0 {
				reg = <0 0 0 0 0>;
				#interrupt-cells = <1>;
				#size-cells = <2>;
				#address-cells = <3>;
				device_type = "pci";

				ath10k@0,0 {
					reg = <0 0 0 0 0>;
					device_type = "pci";
					qcom,mtd-name = "0:ART";
					qcom,cal-offset = <0x1000>;
					qcom,cal-len = <12064>;
				};
			};

		};

		pci@1b700000 {
			status = "ok";
			reset-gpio = <&qcom_pinmux 48 0>;
			pinctrl-0 = <&pcie2_pins>;
			pinctrl-names = "default";

			ranges = <0x00000000 0 0x00000000 0x31f00000 0 0x00100000   /* configuration space */
				  0x81000000 0 0	  0x31e00000 0 0x00100000   /* downstream I/O */
				  0x82000000 0 0x00000000 0x2e000000 0 0x03e00000>; /* non-prefetchable memory */

			pcie@0 {
				reg = <0 0 0 0 0>;
				#interrupt-cells = <1>;
				#size-cells = <2>;
				#address-cells = <3>;
				device_type = "pci";

				ath10k@0,0 {
					reg = <0 0 0 0 0>;
					device_type = "pci";
					qcom,mtd-name = "0:ART";
					qcom,cal-offset = <0x5000>;
					qcom,cal-len = <12064>;
				};
			};
		};

		pci@1b900000 {
			status = "ok";
			reset-gpio = <&qcom_pinmux 63 0>;
			pinctrl-0 = <&pcie3_pins>;
			pinctrl-names = "default";

			ranges = <0x00000000 0 0x00000000 0x35f00000 0 0x00100000   /* configuration space */
				  0x81000000 0 0          0x35e00000 0 0x00100000   /* downstream I/O */
				  0x82000000 0 0x00000000 0x32000000 0 0x03e00000>; /* non-prefetchable memory */

			pcie@0 {
				reg = <0 0 0 0 0>;
				#interrupt-cells = <1>;
				#size-cells = <2>;
				#address-cells = <3>;
				device_type = "pci";

				ath10k@0,0 {
					reg = <0 0 0 0 0>;
					device_type = "pci";
					qcom,mtd-name = "0:ART";
					qcom,cal-offset = <0x9000>;
					qcom,cal-len = <2116>;
				};
			};
		};

		sata@29000000 {
			status = "ok";
		};

		dma@18300000 {
			status = "ok";
		};

		nand@0x1ac00000 {
			status = "ok";

			pinctrl-0 = <&nand_pins>;
			pinctrl-names = "default";
		};

		tcsr@1a400000 {
			status = "ok";
		};

		phy@100f8800 {		/* USB3 port 1 HS phy */
			status = "ok";
		};

		phy@100f8830 {		/* USB3 port 1 SS phy */
			status = "ok";
		};

		phy@110f8800 {		/* USB3 port 0 HS phy */
			status = "ok";
		};

		phy@110f8830 {		/* USB3 port 0 SS phy */
			status = "ok";
		};

		usb30@0 {
			status = "ok";
		};

		usb30@1 {
			status = "ok";
		};

		gpio_keys {
			compatible = "gpio-keys";

			button@1 {
				label = "wps";
				linux,code = <KEY_WPS_BUTTON>;
				gpios = <&qcom_pinmux 54 GPIO_ACTIVE_LOW>;
				linux,input-type = <1>;
				debounce-interval = <60>;
			};
		};

		leds {
			compatible = "gpio-leds";
			pinctrl-0 = <&leds_pins>;
			pinctrl-names = "default";

			led@7 {
				label = "led_usb1";
				gpios = <&qcom_pinmux 7 GPIO_ACTIVE_HIGH>;
				linux,default-trigger = "usbdev";
				default-state = "off";
			};

			led@8 {
				label = "led_usb3";
				gpios = <&qcom_pinmux 8 GPIO_ACTIVE_HIGH>;
				linux,default-trigger = "usbdev";
				default-state = "off";
			};

			led@9 {
				label = "status_led_fail";
				gpios = <&qcom_pinmux 9 GPIO_ACTIVE_HIGH>;
				default-state = "off";
			};

			led@26 {
				label = "sata_led";
				gpios = <&qcom_pinmux 26 GPIO_ACTIVE_HIGH>;
				default-state = "off";
			};

			led@53 {
				label = "status_led_pass";
				gpios = <&qcom_pinmux 53 GPIO_ACTIVE_HIGH>;
				default-state = "off";
			};
		};

		mdio0: mdio {
			compatible = "virtual,mdio-gpio";
			#address-cells = <1>;
			#size-cells = <0>;
			gpios = <&qcom_pinmux 1 0 &qcom_pinmux 0 0>;

			phy0: ethernet-phy@0 {
				device_type = "ethernet-phy";
				reg = <0>;
				qca,ar8327-initvals = <
					0x00004 0x7600000   /* PAD0_MODE */
					0x00008 0x1000000   /* PAD5_MODE */
					0x0000c 0x20080        /* PAD6_MODE */
					0x000e4 0x6a545     /* MAC_POWER_SEL */
					0x000e0 0xc74164de  /* SGMII_CTRL */
					0x0007c 0x4e        /* PORT0_STATUS */
					0x00094 0x4e        /* PORT6_STATUS */
				>;
			};

			phy4: ethernet-phy@4 {
				device_type = "ethernet-phy";
				reg = <4>;
				phy_rgmii_en = <1>;
				txclk_delay_en = <1>;
				rxclk_delay_en = <1>;
			};

			phy3: ethernet-phy@3 {
				device_type = "ethernet-phy";
				reg = <3>;
			};
		};

		nss0: nss@40000000 {
			compatible = "qcom,nss";
			interrupts = <GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 232 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x36000000 0x1000 0x39000000 0x10000>;
			reg-names = "nphys", "vphys";
			clocks = <&gcc NSS_CORE_CLK>, <&gcc NSSTCM_CLK_SRC>,
				 <&gcc NSSTCM_CLK>, <&nss_fabric0_clk>,
				 <&nss_fabric1_clk>;
			clock-names = "nss-core-clk", "nss-tcm-src",
				      "nss-tcm-clk", "nss-fab0-clk",
				      "nss-fab1-clk";
			resets = <&gcc UBI32_CORE1_CLKRST_CLAMP_RESET>,
				 <&gcc UBI32_CORE1_CLAMP_RESET>,
				 <&gcc UBI32_CORE1_AHB_RESET>,
				 <&gcc UBI32_CORE1_AXI_RESET>;
			reset-names = "clkrst-clamp", "clamp", "ahb", "axi";

			qcom,id = <0>;
			qcom,num-irq = <2>;
			qcom,num-queue = <2>;
			qcom,load-addr = <0x40000000>;
			qcom,turbo-frequency;

			qcom,ipv4-enabled;
			qcom,ipv6-enabled;
			qcom,l2tpv2-enabled;
			qcom,gre-enabled;
			qcom,map-t-enabled;
			qcom,pptp-enabled;
			qcom,portid-enabled;
			qcom,shaping-enabled;
			qcom,tun6rd-enabled;
			qcom,tunipip6-enabled;
			qcom,wlan-dataplane-offload-enabled;
			qcom,wlanredirect-enabled;
		};

		nss1: nss@40800000 {
			compatible = "qcom,nss";
			interrupts = <GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 233 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x36400000 0x1000 0x39010000 0x10000>;
			reg-names = "nphys", "vphys";
			resets = <&gcc UBI32_CORE2_CLKRST_CLAMP_RESET>,
				 <&gcc UBI32_CORE2_CLAMP_RESET>,
				 <&gcc UBI32_CORE2_AHB_RESET>,
				 <&gcc UBI32_CORE2_AXI_RESET>;
			reset-names = "clkrst-clamp", "clamp", "ahb", "axi";

			qcom,id = <1>;
			qcom,num-irq = <2>;
			qcom,load-addr = <0x40800000>;
			qcom,num-queue = <2>;
			qcom,turbo-frequency;

			qcom,capwap-enabled;
			qcom,crypto-enabled;
			qcom,dtls-enabled;
			qcom,ipsec-enabled;
		};

		nss-gmac-common {
			compatible = "qcom,nss-gmac-common";
			reg = <0x03000000 0x0000FFFF 0x1bb00000 0x0000FFFF 0x00900000 0x00004000>;
			reg-names = "nss_reg_base" , "qsgmii_reg_base", "clk_ctl_base";
		};

		gmac0: ethernet@37000000 {
			device_type = "network";
			compatible = "qcom,nss-gmac";
			reg = <0x37000000 0x200000>;
			interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH>;
			phy-mode = "rgmii";
			qcom,id = <0>;
			qcom,pcs-chanid = <0>;
			qcom,phy-mdio-addr = <4>;
			qcom,poll-required = <1>;
			qcom,rgmii-delay = <1>;
			qcom,emulation = <0>;
			qcom,forced-speed = <0>;
			qcom,forced-duplex = <0xFF>;
			qcom,socver = <0>;
			local-mac-address = [000000000000];
			mdiobus = <&mdio0>;
		};

		gmac1: ethernet@37200000 {
			device_type = "network";
			compatible = "qcom,nss-gmac";
			reg = <0x37200000 0x200000>;
			interrupts = <GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH>;
			phy-mode = "rgmii";
			qcom,id = <1>;
			qcom,pcs-chanid = <1>;
			qcom,phy-mdio-addr = <0>;
			qcom,poll-required = <0>;
			qcom,rgmii-delay = <0>;
			qcom,emulation = <0>;
			qcom,forced-speed = <1000>;
			qcom,forced-duplex = <1>;
			qcom,socver = <0>;
			local-mac-address = [000000000000];
			mdiobus = <&mdio0>;
		};

		gmac2: ethernet@37400000 {
			device_type = "network";
			compatible = "qcom,nss-gmac";
			reg = <0x37400000 0x200000>;
			interrupts = <GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH>;
			phy-mode = "sgmii";
			qcom,id = <2>;
			qcom,pcs-chanid = <2>;
			qcom,phy-mdio-addr = <3>;
			qcom,poll-required = <1>;
			qcom,rgmii-delay = <0>;
			qcom,emulation = <0>;
			qcom,forced-speed = <1000>;
			qcom,forced-duplex = <1>;
			qcom,socver = <0>;
			local-mac-address = [000000000000];
			mdiobus = <&mdio0>;
		};

		crypto1: crypto@38000000 {
			compatible = "qcom,nss-crypto";
			reg-names = "crypto_pbase", "bam_base";
			reg = <0x38000000 0x20000>,
			    <0x38004000 0x22000>;
                        resets = <&gcc CRYPTO_ENG1_RESET>,
                                 <&gcc CRYPTO_AHB_RESET>;
                        reset-names = "rst_eng", "rst_ahb";
			clocks = <&gcc CE5_CORE_CLK>, <&gcc CE5_A_CLK>, <&gcc CE5_H_CLK>;
			clock-names = "ce5_core", "ce5_aclk", "ce5_hclk";
			qcom,ee = <0>;
		};

		crypto2: crypto@38400000 {
			compatible = "qcom,nss-crypto";
			reg-names = "crypto_pbase", "bam_base";
			reg = <0x38400000 0x20000>,
			    <0x38404000 0x22000>;
                        resets = <&gcc CRYPTO_ENG2_RESET>;
                        reset-names = "rst_eng";
			qcom,ee = <0>;
		};

		crypto3: crypto@38800000 {
			compatible = "qcom,nss-crypto";
			reg-names = "crypto_pbase", "bam_base";
			reg = <0x38800000 0x20000>,
			    <0x38804000 0x22000>;
                        resets = <&gcc CRYPTO_ENG3_RESET>;
                        reset-names = "rst_eng";
			qcom,ee = <0>;
		};

		crypto4: crypto@38C00000 {
			compatible = "qcom,nss-crypto";
			reg-names = "crypto_pbase", "bam_base";
			reg = <0x38C00000 0x20000>,
			    <0x38C04000 0x22000>;
                        resets = <&gcc CRYPTO_ENG4_RESET>;
                        reset-names = "rst_eng";
			qcom,ee = <0>;
		};

	};
};
