// Seed: 4105237829
module module_0 ();
  assign id_1 = id_1;
  assign id_2 = id_2;
endmodule
program module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = -1;
  wire id_3, id_4;
  wire id_5;
  assign id_1 = 1;
  wire id_6, id_7;
  module_0 modCall_1 ();
  wire id_8;
  initial id_6 = id_8;
endmodule
macromodule module_2 (
    input tri id_0,
    output wire id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri0 id_4,
    input tri1 id_5,
    input tri id_6,
    input supply1 id_7,
    input tri id_8,
    output uwire id_9,
    input uwire id_10,
    input wor id_11,
    id_16,
    id_17,
    input uwire id_12,
    input wor id_13,
    input tri1 id_14
);
  assign id_1 = id_10;
  id_18(
      .id_0(~1), .id_1(1), .id_2(id_0), .id_3(-1), .id_4(id_16), .id_5(1)
  );
  assign id_9 = 1;
  initial id_16 <= "" == -1'b0;
  tri0 id_19;
  wire id_20, id_21, id_22;
  assign id_19 = 1;
  module_0 modCall_1 ();
  wire id_23, id_24;
endmodule
