category: sci-electronics
conflicts: []
description: A Verilog simulation and synthesis tool
id: 0
license: GPL-2
name: iverilog
requires:
  
  category: app-arch
  id: 0
  name: bzip2
  
  version: ""
  
  category: sys-libs
  id: 0
  name: readline
  
  version: ""
  
  category: sys-libs
  id: 0
  name: zlib
  
  version: ""
uri:
- ftp://icarus.com/pub/eda/verilog/v0.9/verilog-0.9.6.tar.gz
use_flags:
- examples
version: 0.9.6
