Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\1_SENIOR_FALL\VT_HACKS\VT_HACKS_VERILOG\uart_small.qsys --synthesis=VERILOG --output-directory=C:\1_SENIOR_FALL\VT_HACKS\VT_HACKS_VERILOG\uart_small\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading VT_HACKS_VERILOG/uart_small.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 23.1]
Progress: Parameterizing module hps_0
Progress: Adding pio_0 [altera_avalon_pio 23.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: uart_small.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: uart_small.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: uart_small.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: uart_small.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: uart_small.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: uart_small.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: uart_small: Generating uart_small "uart_small" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave pio_0.s1 because the master is of type axi and the slave is of type avalon.
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: hps_0: "uart_small" instantiated altera_hps "hps_0"
Info: pio_0: Starting RTL generation for module 'uart_small_pio_0'
Info: pio_0:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=uart_small_pio_0 --dir=C:/Users/molly/AppData/Local/Temp/alt0358_3850741302544808192.dir/0002_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/molly/AppData/Local/Temp/alt0358_3850741302544808192.dir/0002_pio_0_gen//uart_small_pio_0_component_configuration.pl --do_build_sim=0}]
Info: pio_0: Done RTL generation for module 'uart_small_pio_0'
Info: pio_0: "uart_small" instantiated altera_avalon_pio "pio_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "uart_small" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "uart_small" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: pio_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "pio_0_s1_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: pio_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "pio_0_s1_agent"
Info: pio_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "pio_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: pio_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "pio_0_s1_burst_adapter"
Info: Reusing file C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/uart_small/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/uart_small/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: uart_small: Done "uart_small" with 21 modules, 77 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
