INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab16_Task1+2/Lab16_Task1+2.srcs/sources_1/new/Binary_multiplier_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_multiplier_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab16_Task1+2/Lab16_Task1+2.srcs/sim_1/new/Binary_multiplier_3x3_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_multiplier_3x3_Sim
