---
layout: archive
title: Zulip Chat Archive
permalink: /stream/113488-general/topic/Verifying.20X86.20Instructions.html
---

<h2>Stream: <a href="https://leanprover-community.github.io/archive/stream/113488-general/index.html">general</a></h2>
<h3>Topic: <a href="https://leanprover-community.github.io/archive/stream/113488-general/topic/Verifying.20X86.20Instructions.html">Verifying X86 Instructions</a></h3>

<hr>

<base href="https://leanprover.zulipchat.com/">

<head><link href="/style.css" rel="stylesheet"></head>

{% raw %}

<a name="186352033"></a>
<h4><a href="https://leanprover.zulipchat.com/#narrow/stream/113488-general/topic/Verifying%20X86%20Instructions/near/186352033" class="zl"><img src="https://leanprover-community.github.io/archive/assets/img/zulip2.png" alt="view this post on Zulip"></a> Tim Daly <a href="https://leanprover-community.github.io/archive/stream/113488-general/topic/Verifying.20X86.20Instructions.html#186352033">(Jan 23 2020 at 02:20)</a>:</h4>
<p><span class="user-mention" data-user-id="110049">@Mario Carneiro</span> You might find this paper of interest: Verifying X86 Instruction Implementations (<a href="https://arxiv.org/pdf/1912.10285.pdf" target="_blank" title="https://arxiv.org/pdf/1912.10285.pdf">https://arxiv.org/pdf/1912.10285.pdf</a>)</p>



<a name="186398256"></a>
<h4><a href="https://leanprover.zulipchat.com/#narrow/stream/113488-general/topic/Verifying%20X86%20Instructions/near/186398256" class="zl"><img src="https://leanprover-community.github.io/archive/assets/img/zulip2.png" alt="view this post on Zulip"></a> Tim Daly <a href="https://leanprover-community.github.io/archive/stream/113488-general/topic/Verifying.20X86.20Instructions.html#186398256">(Jan 23 2020 at 15:16)</a>:</h4>
<p><span class="user-mention" data-user-id="110049">@Mario Carneiro</span> The x86 instruction verification paper is impressive. They start with the RTL (register transfer logic) specified in SystemVerilog (hardware circuit definitions), move through micro-ops, all the way up to user-visible instructions. I worked with their example instruction (SHRD, shift right double) in a different context and I'm quite impressed. Apparently their work is available on github.</p>



{% endraw %}

<hr><p>Last updated: Jan 25 2023 at 00:06 UTC</p>