<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.5 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 30 -s 2
-n 3 -fastpaths -xml Pico_Toplevel.twx Pico_Toplevel.ncd -o Pico_Toplevel.twr
Pico_Toplevel.pcf

</twCmdLine><twDesign>Pico_Toplevel.ncd</twDesign><twDesignPath>Pico_Toplevel.ncd</twDesignPath><twPCF>Pico_Toplevel.pcf</twPCF><twPcfPath>Pico_Toplevel.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="ffg900"><twDevName>xc7k325t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.09 2013-03-26</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twItemLimit>30</twItemLimit><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.538</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y5.GTREFCLK0" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y7.GTREFCLK0" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y6.GTREFCLK0" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tgtxper_GTSOUTHREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y0.GTSOUTHREFCLK1" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="12" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y4.GTREFCLK0" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tgtxper_GTSOUTHREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y1.GTSOUTHREFCLK1" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tgtxper_GTSOUTHREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y3.GTSOUTHREFCLK1" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="15" type="MINPERIOD" name="Tgtxper_GTSOUTHREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y2.GTSOUTHREFCLK1" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="16" type="MINPERIOD" name="Tgtxper_GTSOUTHREFCLK" slack="8.507" period="10.000" constraintValue="10.000" deviceLimit="1.493" freqLimit="669.792" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0" locationPin="GTXE2_COMMON_X0Y0.GTSOUTHREFCLK1" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="17" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.507" period="10.000" constraintValue="10.000" deviceLimit="1.493" freqLimit="669.792" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0" locationPin="GTXE2_COMMON_X0Y1.GTREFCLK0" clockNet="PicoFramework/sys_clk_c"/></twPinLimitRpt></twConst><twConst anchorID="18" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;</twConstName><twItemCnt>2975</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2725</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.714</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_12 (SLICE_X144Y155.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.222</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_12</twDest><twTotPathDel>4.743</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X130Y201.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X130Y201.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y155.SR</twSite><twDelType>net</twDelType><twFanCnt>153</twFanCnt><twDelInfo twEdge="twRising">4.180</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y155.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_addr&lt;68&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_12</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>4.180</twRouteDel><twTotDel>4.743</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_1 (SLICE_X144Y155.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.222</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_1</twDest><twTotPathDel>4.743</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X130Y201.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X130Y201.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y155.SR</twSite><twDelType>net</twDelType><twFanCnt>153</twFanCnt><twDelInfo twEdge="twRising">4.180</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y155.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_addr&lt;68&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_1</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>4.180</twRouteDel><twTotDel>4.743</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_6 (SLICE_X144Y155.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.222</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_6</twDest><twTotPathDel>4.743</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X130Y201.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X130Y201.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y155.SR</twSite><twDelType>net</twDelType><twFanCnt>153</twFanCnt><twDelInfo twEdge="twRising">4.180</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y155.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_addr&lt;68&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_6</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>4.180</twRouteDel><twTotDel>4.743</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_1 (SLICE_X142Y156.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.096</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_1</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_1</twDest><twTotPathDel>0.096</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_1</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X143Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y156.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y156.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.055</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y156.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di&lt;114&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/Mmux_index[3]_GND_45_o_wide_mux_79_OUT91</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_1</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.055</twRouteDel><twTotDel>0.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/di_15 (SLICE_X142Y174.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.123</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg2_15</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/di_15</twDest><twTotPathDel>0.123</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg2_15</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/di_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X143Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y174.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg2&lt;15&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg2_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y174.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.082</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg2&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y174.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/qdrp_di&lt;31&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/Mmux_index[2]_GND_48_o_wide_mux_28_OUT71</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/di_15</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.082</twRouteDel><twTotDel>0.123</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_0 (SLICE_X142Y156.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.124</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_0</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_0</twDest><twTotPathDel>0.124</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_0</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X143Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y156.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y156.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.083</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y156.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di&lt;114&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/Mmux_index[3]_GND_45_o_wide_mux_79_OUT11</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_0</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.083</twRouteDel><twTotDel>0.124</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;</twPinLimitBanner><twPinLimit anchorID="32" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y5.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y7.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="34" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y6.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="35" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK" locationPin="GTXE2_COMMON_X0Y0.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="36" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y0.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK" locationPin="GTXE2_COMMON_X0Y1.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y4.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="39" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y1.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="40" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y3.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="41" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y2.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="42" type="MINPERIOD" name="Tpciper_PIPECLK(Fpipeclk)" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" locationPin="PCIE_X0Y0.PIPECLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="43" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y5.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="44" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y5.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="45" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y5.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="46" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y5.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="47" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y7.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="48" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y7.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="49" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y7.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="50" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y7.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="51" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y6.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="52" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y6.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="53" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y6.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="54" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y6.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="55" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y0.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="56" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y0.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="57" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y0.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="58" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y0.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="59" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y4.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="60" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y4.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="61" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y4.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;</twConstName><twItemCnt>9761</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3553</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y1.RXCHBONDI3), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.154</twSlack><twSrc BELType="HSIO">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twSrc><twDest BELType="HSIO">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twDest><twTotPathDel>3.647</twTotPathDel><twClkSkew dest = "1.329" src = "1.463">0.134</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="29" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twSrc><twDest BELType='HSIO'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>GTXE2_CHANNEL_X0Y7.RXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>GTXE2_CHANNEL_X0Y7.RXCHBONDO3</twSite><twDelType>Tgtxcko_CHBONDO</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twBEL></twPathDel><twPathDel><twSite>GTXE2_CHANNEL_X0Y1.RXCHBONDI3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.442</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo&lt;1&gt;&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>GTXE2_CHANNEL_X0Y1.RXUSRCLK2</twSite><twDelType>Tgtxcck_CHBONDI</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twBEL></twPathDel><twLogDel>1.205</twLogDel><twRouteDel>2.442</twRouteDel><twTotDel>3.647</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y1.RXCHBONDI4), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.181</twSlack><twSrc BELType="HSIO">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twSrc><twDest BELType="HSIO">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twDest><twTotPathDel>3.620</twTotPathDel><twClkSkew dest = "1.329" src = "1.463">0.134</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="29" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twSrc><twDest BELType='HSIO'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>GTXE2_CHANNEL_X0Y7.RXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>GTXE2_CHANNEL_X0Y7.RXCHBONDO4</twSite><twDelType>Tgtxcko_CHBONDO</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twBEL></twPathDel><twPathDel><twSite>GTXE2_CHANNEL_X0Y1.RXCHBONDI4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.415</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo&lt;1&gt;&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>GTXE2_CHANNEL_X0Y1.RXUSRCLK2</twSite><twDelType>Tgtxcck_CHBONDI</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twBEL></twPathDel><twLogDel>1.205</twLogDel><twRouteDel>2.415</twRouteDel><twTotDel>3.620</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y2.RXCHBONDI0), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.351</twSlack><twSrc BELType="HSIO">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twSrc><twDest BELType="HSIO">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twDest><twTotPathDel>3.454</twTotPathDel><twClkSkew dest = "1.333" src = "1.463">0.130</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="29" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twSrc><twDest BELType='HSIO'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>GTXE2_CHANNEL_X0Y7.RXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>GTXE2_CHANNEL_X0Y7.RXCHBONDO0</twSite><twDelType>Tgtxcko_CHBONDO</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twBEL></twPathDel><twPathDel><twSite>GTXE2_CHANNEL_X0Y2.RXCHBONDI0</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.249</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo&lt;1&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>GTXE2_CHANNEL_X0Y2.RXUSRCLK2</twSite><twDelType>Tgtxcck_CHBONDI</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twBEL></twPathDel><twLogDel>1.205</twLogDel><twRouteDel>2.249</twRouteDel><twTotDel>3.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX2VALID), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.025</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_valid_q</twSrc><twDest BELType="CPU">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.060</twTotPathDel><twClkSkew dest = "0.367" src = "0.332">-0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_valid_q</twSrc><twDest BELType='CPU'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X133Y166.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X133Y166.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx5_valid</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_valid_q</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.PIPERX2VALID</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.426</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx2_valid</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.PIPECLK</twSite><twDelType>Tpcickc_MGT2</twDelType><twDelInfo twEdge="twFalling">-0.495</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.366</twLogDel><twRouteDel>0.426</twRouteDel><twTotDel>0.060</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>-610.0</twPctLog><twPctRoute>710.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_2 (SLICE_X142Y192.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.041</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_2</twDest><twTotPathDel>0.254</twTotPathDel><twClkSkew dest = "0.791" src = "0.578">-0.213</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X142Y200.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y200.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y192.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y192.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.040</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_2</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.176</twRouteDel><twTotDel>0.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_3 (SLICE_X142Y192.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.041</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_3</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_3</twDest><twTotPathDel>0.254</twTotPathDel><twClkSkew dest = "0.791" src = "0.578">-0.213</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_3</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X142Y200.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y200.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y192.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y192.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.040</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_3</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.176</twRouteDel><twTotDel>0.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="75"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="76" type="MINPERIOD" name="Tpciper_PIPECLK(Fpipeclk)" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" locationPin="PCIE_X0Y0.PIPECLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="77" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y5.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="78" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y5.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="79" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y5.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="80" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y5.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="81" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y7.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y7.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y7.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y7.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="85" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y6.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y6.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y6.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y6.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y0.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y0.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y0.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y0.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y4.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y4.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y4.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y4.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="97" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y1.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="98" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y1.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="99" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y1.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="100" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y1.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="101" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y3.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="102" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y3.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="103" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y3.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="104" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y3.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="105" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y2.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/></twPinLimitRpt></twConst><twConst anchorID="106" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 5 HIGH 50%;</twConstName><twItemCnt>832</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>768</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y31.DIBDI14), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.013</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_14</twSrc><twDest BELType="RAM">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twTotPathDel>1.958</twTotPathDel><twClkSkew dest = "0.647" src = "0.617">-0.030</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.095" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_14</twSrc><twDest BELType='RAM'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X119Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>SLICE_X119Y157.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;15&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_14</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y31.DIBDI14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y31.CLKBWRCLKL</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>1.192</twRouteDel><twTotDel>1.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y33.DIBDI23), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.015</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_59</twSrc><twDest BELType="RAM">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twTotPathDel>1.958</twTotPathDel><twClkSkew dest = "0.641" src = "0.609">-0.032</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.095" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_59</twSrc><twDest BELType='RAM'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X120Y166.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>SLICE_X120Y166.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;59&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_59</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y33.DIBDI23</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.156</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y33.CLKBWRCLKU</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>0.802</twLogDel><twRouteDel>1.156</twRouteDel><twTotDel>1.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y34.DIBDI27), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_27</twSrc><twDest BELType="RAM">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twTotPathDel>1.961</twTotPathDel><twClkSkew dest = "0.636" src = "0.600">-0.036</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.095" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_27</twSrc><twDest BELType='RAM'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X121Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>SLICE_X121Y173.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;27&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_27</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y34.DIBDI27</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y34.CLKBWRCLKU</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>1.195</twRouteDel><twTotDel>1.961</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y30.DIBDI23), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_59</twSrc><twDest BELType="RAM">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twTotPathDel>0.123</twTotPathDel><twClkSkew dest = "0.695" src = "0.572">-0.123</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_59</twSrc><twDest BELType='RAM'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X118Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>SLICE_X118Y151.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.257</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;39&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_59</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y30.DIBDI23</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.393</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;59&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y30.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>-0.270</twLogDel><twRouteDel>0.393</twRouteDel><twTotDel>0.123</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twDestClk><twPctLog>-219.5</twPctLog><twPctRoute>319.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y31.DIBDI7), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_7</twSrc><twDest BELType="RAM">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twTotPathDel>0.124</twTotPathDel><twClkSkew dest = "0.694" src = "0.572">-0.122</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_7</twSrc><twDest BELType='RAM'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X120Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>SLICE_X120Y155.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.257</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;3&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y31.DIBDI7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.394</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y31.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>-0.270</twLogDel><twRouteDel>0.394</twRouteDel><twTotDel>0.124</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twDestClk><twPctLog>-217.7</twPctLog><twPctRoute>317.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.MIMRXRDATA31), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.012</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/rdata_lat_3.rdata_q_31</twSrc><twDest BELType="CPU">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.055</twTotPathDel><twClkSkew dest = "0.365" src = "0.322">-0.043</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/rdata_lat_3.rdata_q_31</twSrc><twDest BELType='CPU'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X123Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>SLICE_X123Y172.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;31&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/rdata_lat_3.rdata_q_31</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.MIMRXRDATA31</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.429</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.USERCLK</twSite><twDelType>Tpcickd_RXRAM</twDelType><twDelInfo twEdge="twFalling">-0.474</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.374</twLogDel><twRouteDel>0.429</twRouteDel><twTotDel>0.055</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twDestClk><twPctLog>-680.0</twPctLog><twPctRoute>780.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="119"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="120" type="MINPERIOD" name="Tpciper_USERCLK(Fuserclk)" slack="0.000" period="2.000" constraintValue="2.000" deviceLimit="2.000" freqLimit="500.000" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" locationPin="PCIE_X0Y0.USERCLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="121" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" locationPin="RAMB36_X4Y31.CLKARDCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="122" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" locationPin="RAMB36_X4Y31.CLKARDCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="123" type="MINPERIOD" name="Trper_CLKB" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" locationPin="RAMB36_X4Y31.CLKBWRCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="124" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" locationPin="RAMB36_X4Y31.CLKBWRCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="125" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" locationPin="RAMB36_X4Y30.CLKARDCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="126" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" locationPin="RAMB36_X4Y30.CLKARDCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="127" type="MINPERIOD" name="Trper_CLKB" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" locationPin="RAMB36_X4Y30.CLKBWRCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="128" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" locationPin="RAMB36_X4Y30.CLKBWRCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="129" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" locationPin="RAMB36_X4Y34.CLKARDCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="130" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" locationPin="RAMB36_X4Y34.CLKARDCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="131" type="MINPERIOD" name="Trper_CLKB" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" locationPin="RAMB36_X4Y34.CLKBWRCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="132" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" locationPin="RAMB36_X4Y34.CLKBWRCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="133" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" locationPin="RAMB36_X4Y33.CLKARDCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="134" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" locationPin="RAMB36_X4Y33.CLKARDCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="135" type="MINPERIOD" name="Trper_CLKB" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" locationPin="RAMB36_X4Y33.CLKBWRCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="136" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" locationPin="RAMB36_X4Y33.CLKBWRCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="137" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="0.591" period="2.000" constraintValue="2.000" deviceLimit="1.409" freqLimit="709.723" physResource="PicoFramework/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/I0" logResource="PicoFramework/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/I0" locationPin="BUFGCTRL_X0Y3.I0" clockNet="PicoFramework/ext_clk.pipe_clock_i/userclk1"/><twPinLimit anchorID="138" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/raddr_lat_2.raddr_q&lt;9&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/raddr_lat_2.ren_q/CK" locationPin="SLICE_X116Y171.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="139" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;67&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_4/CK" locationPin="SLICE_X119Y152.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="140" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;67&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_5/CK" locationPin="SLICE_X119Y152.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="141" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;67&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_6/CK" locationPin="SLICE_X119Y152.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="142" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;67&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_7/CK" locationPin="SLICE_X119Y152.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="143" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.waddr_q&lt;3&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/raddr_lat_2.raddr_q_4/CK" locationPin="SLICE_X119Y153.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="144" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.waddr_q&lt;3&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/raddr_lat_2.raddr_q_5/CK" locationPin="SLICE_X119Y153.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="145" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.waddr_q&lt;3&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/raddr_lat_2.raddr_q_6/CK" locationPin="SLICE_X119Y153.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="146" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.waddr_q&lt;3&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/raddr_lat_2.raddr_q_7/CK" locationPin="SLICE_X119Y153.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="147" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/n0129&lt;11&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_64/CK" locationPin="SLICE_X119Y154.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="148" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/n0129&lt;11&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_65/CK" locationPin="SLICE_X119Y154.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="149" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/n0129&lt;11&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_66/CK" locationPin="SLICE_X119Y154.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/></twPinLimitRpt></twConst><twConst anchorID="150" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;</twConstName><twItemCnt>168749</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37103</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1 (SLICE_X116Y170.BX), 21 paths
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="RAM">PicoFramework/app/PIO_EP/iwr_q_fifo/fifo1</twSrc><twDest BELType="FF">PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twTotPathDel>3.718</twTotPathDel><twClkSkew dest = "1.105" src = "1.311">0.206</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>PicoFramework/app/PIO_EP/iwr_q_fifo/fifo1</twSrc><twDest BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X4Y42.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>RAMB36_X4Y42.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>PicoFramework/app/PIO_EP/iwr_q_fifo/fifo1</twComp><twBEL>PicoFramework/app/PIO_EP/iwr_q_fifo/fifo1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y180.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.673</twDelInfo><twComp>PicoFramework/app/PIO_EP/empty_wire&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y180.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_2_BRB16</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT9011</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y172.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT901</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;31&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y170.BX</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y170.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>2.955</twRouteDel><twTotDel>3.718</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="RAM">PicoFramework/app/PIO_EP/iwr_q_fifo/fifo1</twSrc><twDest BELType="FF">PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twTotPathDel>3.718</twTotPathDel><twClkSkew dest = "1.105" src = "1.311">0.206</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>PicoFramework/app/PIO_EP/iwr_q_fifo/fifo1</twSrc><twDest BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X4Y42.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>RAMB36_X4Y42.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>PicoFramework/app/PIO_EP/iwr_q_fifo/fifo1</twComp><twBEL>PicoFramework/app/PIO_EP/iwr_q_fifo/fifo1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y180.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.673</twDelInfo><twComp>PicoFramework/app/PIO_EP/empty_wire&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y180.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_2_BRB16</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT9011</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y172.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT901</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;31&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y170.BX</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y170.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>2.955</twRouteDel><twTotDel>3.718</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.071</twSlack><twSrc BELType="RAM">PicoFramework/app/PIO_EP/iwr_q_fifo/fifo2</twSrc><twDest BELType="FF">PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twTotPathDel>3.664</twTotPathDel><twClkSkew dest = "1.105" src = "1.305">0.200</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>PicoFramework/app/PIO_EP/iwr_q_fifo/fifo2</twSrc><twDest BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X4Y43.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>RAMB36_X4Y43.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>PicoFramework/app/PIO_EP/iwr_q_fifo/fifo2</twComp><twBEL>PicoFramework/app/PIO_EP/iwr_q_fifo/fifo2</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y180.C6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>PicoFramework/app/PIO_EP/empty_wire&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y180.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_2_BRB16</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT9011</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y172.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT901</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;31&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y170.BX</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y170.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>2.901</twRouteDel><twTotDel>3.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.071</twSlack><twSrc BELType="RAM">PicoFramework/app/PIO_EP/iwr_q_fifo/fifo2</twSrc><twDest BELType="FF">PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twTotPathDel>3.664</twTotPathDel><twClkSkew dest = "1.105" src = "1.305">0.200</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>PicoFramework/app/PIO_EP/iwr_q_fifo/fifo2</twSrc><twDest BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X4Y43.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>RAMB36_X4Y43.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>PicoFramework/app/PIO_EP/iwr_q_fifo/fifo2</twComp><twBEL>PicoFramework/app/PIO_EP/iwr_q_fifo/fifo2</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y180.C6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>PicoFramework/app/PIO_EP/empty_wire&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y180.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_2_BRB16</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT9011</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y172.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT901</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;31&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y170.BX</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y170.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>2.901</twRouteDel><twTotDel>3.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.437</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl</twSrc><twDest BELType="FF">PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twTotPathDel>3.395</twTotPathDel><twClkSkew dest = "0.561" src = "0.664">0.103</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl</twSrc><twDest BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X125Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X125Y159.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/tready_thrtl</twComp><twBEL>PicoFramework/core/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y184.B5</twSite><twDelType>net</twDelType><twFanCnt>243</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>PicoFramework/tready_thrtl</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y184.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/wr_data_q_data_q&lt;51&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tready_s_axis_tx_tvalid_OR_916_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y180.C3</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tready_s_axis_tx_tvalid_OR_916_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y180.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_2_BRB16</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT9011</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y172.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT901</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;31&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y170.BX</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y170.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twBEL></twPathDel><twLogDel>0.365</twLogDel><twRouteDel>3.030</twRouteDel><twTotDel>3.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.843</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl</twSrc><twDest BELType="FF">PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twTotPathDel>2.989</twTotPathDel><twClkSkew dest = "0.561" src = "0.664">0.103</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl</twSrc><twDest BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X125Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X125Y159.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/tready_thrtl</twComp><twBEL>PicoFramework/core/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y180.B5</twSite><twDelType>net</twDelType><twFanCnt>243</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>PicoFramework/tready_thrtl</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y180.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/s_axis_tx_tdata&lt;29&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd1-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y172.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd1-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;31&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y170.BX</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y170.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>2.667</twRouteDel><twTotDel>2.989</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.888</twSlack><twSrc BELType="FF">PicoFramework/app/PIO_EP/EP_TX/cmd_type_0</twSrc><twDest BELType="FF">PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twTotPathDel>2.946</twTotPathDel><twClkSkew dest = "0.561" src = "0.662">0.101</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/cmd_type_0</twSrc><twDest BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X122Y189.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X122Y189.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/cmd_type&lt;0&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/cmd_type_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y180.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/cmd_type&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y180.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/s_axis_tx_tdata&lt;29&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd1-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y172.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd1-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;31&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y170.BX</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y170.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twBEL></twPathDel><twLogDel>0.358</twLogDel><twRouteDel>2.588</twRouteDel><twTotDel>2.946</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.893</twSlack><twSrc BELType="FF">PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tvalid</twSrc><twDest BELType="FF">PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twTotPathDel>2.942</twTotPathDel><twClkSkew dest = "0.561" src = "0.661">0.100</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tvalid</twSrc><twDest BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X122Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X122Y187.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/s_axis_tx_tvalid</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tvalid</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y184.B3</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>PicoFramework/s_axis_tx_tvalid</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y184.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/wr_data_q_data_q&lt;51&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tready_s_axis_tx_tvalid_OR_916_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y180.C3</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tready_s_axis_tx_tvalid_OR_916_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y180.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_2_BRB16</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT9011</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y172.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT901</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;31&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y170.BX</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y170.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twBEL></twPathDel><twLogDel>0.401</twLogDel><twRouteDel>2.541</twRouteDel><twTotDel>2.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.960</twSlack><twSrc BELType="FF">PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/empty</twSrc><twDest BELType="FF">PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twTotPathDel>2.841</twTotPathDel><twClkSkew dest = "1.105" src = "1.239">0.134</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/empty</twSrc><twDest BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X116Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X116Y202.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/app/PIO_EP/iwr_wr_postdata_q_empty</twComp><twBEL>PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/empty</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y180.C4</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>PicoFramework/app/PIO_EP/iwr_wr_postdata_q_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y180.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_2_BRB16</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT9011</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y172.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT901</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;31&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y170.BX</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y170.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twBEL></twPathDel><twLogDel>0.358</twLogDel><twRouteDel>2.483</twRouteDel><twTotDel>2.841</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.040</twSlack><twSrc BELType="FF">PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd2</twSrc><twDest BELType="FF">PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twTotPathDel>2.843</twTotPathDel><twClkSkew dest = "0.561" src = "0.613">0.052</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd2</twSrc><twDest BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X120Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X120Y186.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/app/PIO_EP/state_FSM_FFd3</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y176.A2</twSite><twDelType>net</twDelType><twFanCnt>341</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>PicoFramework/app/PIO_EP/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y176.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/wr_data_q_data_q&lt;35&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;311</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y172.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;31&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y170.BX</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y170.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twBEL></twPathDel><twLogDel>0.358</twLogDel><twRouteDel>2.485</twRouteDel><twTotDel>2.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.236</twSlack><twSrc BELType="FF">PicoFramework/app/PIO_EP/EP_TX/cmd_type_1</twSrc><twDest BELType="FF">PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twTotPathDel>2.596</twTotPathDel><twClkSkew dest = "0.561" src = "0.664">0.103</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/cmd_type_1</twSrc><twDest BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X123Y192.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X123Y192.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/cmd_type&lt;1&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/cmd_type_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y176.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/cmd_type&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y176.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/wr_data_q_data_q&lt;35&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;311</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y172.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;31&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y170.BX</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y170.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>2.274</twRouteDel><twTotDel>2.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.285</twSlack><twSrc BELType="FF">PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd3</twSrc><twDest BELType="FF">PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twTotPathDel>2.598</twTotPathDel><twClkSkew dest = "0.561" src = "0.613">0.052</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd3</twSrc><twDest BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X120Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X120Y186.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/app/PIO_EP/state_FSM_FFd3</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y176.A1</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>PicoFramework/app/PIO_EP/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y176.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/wr_data_q_data_q&lt;35&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;311</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y172.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;31&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y170.BX</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y170.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twBEL></twPathDel><twLogDel>0.358</twLogDel><twRouteDel>2.240</twRouteDel><twTotDel>2.598</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.289</twSlack><twSrc BELType="FF">PicoFramework/app/PIO_EP/EP_TX/cmd_type_0</twSrc><twDest BELType="FF">PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twTotPathDel>2.545</twTotPathDel><twClkSkew dest = "0.561" src = "0.662">0.101</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/cmd_type_0</twSrc><twDest BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X122Y189.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X122Y189.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/cmd_type&lt;0&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/cmd_type_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y176.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/cmd_type&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y176.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/wr_data_q_data_q&lt;35&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;311</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y172.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;31&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y170.BX</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y170.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twBEL></twPathDel><twLogDel>0.358</twLogDel><twRouteDel>2.187</twRouteDel><twTotDel>2.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.306</twSlack><twSrc BELType="FF">PicoFramework/app/PIO_EP/EP_TX/cmd_type_1</twSrc><twDest BELType="FF">PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twTotPathDel>2.526</twTotPathDel><twClkSkew dest = "0.561" src = "0.664">0.103</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/cmd_type_1</twSrc><twDest BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X123Y192.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X123Y192.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/cmd_type&lt;1&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/cmd_type_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y180.B4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/cmd_type&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y180.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/s_axis_tx_tdata&lt;29&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd1-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y172.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd1-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;31&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y170.BX</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y170.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>2.204</twRouteDel><twTotDel>2.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.384</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl</twSrc><twDest BELType="FF">PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twTotPathDel>2.448</twTotPathDel><twClkSkew dest = "0.561" src = "0.664">0.103</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl</twSrc><twDest BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X125Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X125Y159.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/tready_thrtl</twComp><twBEL>PicoFramework/core/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y176.A6</twSite><twDelType>net</twDelType><twFanCnt>243</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>PicoFramework/tready_thrtl</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y176.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/wr_data_q_data_q&lt;35&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;311</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y172.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;31&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y170.BX</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y170.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>2.126</twRouteDel><twTotDel>2.448</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.512</twSlack><twSrc BELType="FF">PicoFramework/app/PIO_EP/EP_TX/req_compl_q3</twSrc><twDest BELType="FF">PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twTotPathDel>2.333</twTotPathDel><twClkSkew dest = "0.561" src = "0.651">0.090</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/req_compl_q3</twSrc><twDest BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X124Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X124Y178.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/req_compl_q3</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/req_compl_q3</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y180.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/req_compl_q3</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y180.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_2_BRB16</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT9011</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y172.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT901</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;31&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y170.BX</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y170.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>2.011</twRouteDel><twTotDel>2.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.512</twSlack><twSrc BELType="FF">PicoFramework/app/PIO_EP/tx_rd_req_ok</twSrc><twDest BELType="FF">PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twTotPathDel>2.379</twTotPathDel><twClkSkew dest = "0.561" src = "0.605">0.044</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/tx_rd_req_ok</twSrc><twDest BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X119Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X119Y179.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB12</twComp><twBEL>PicoFramework/app/PIO_EP/tx_rd_req_ok</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y176.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>PicoFramework/app/PIO_EP/tx_rd_req_ok</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y176.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/wr_data_q_data_q&lt;35&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;311</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y172.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;31&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y170.BX</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y170.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>2.057</twRouteDel><twTotDel>2.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.594</twSlack><twSrc BELType="FF">PicoFramework/app/PIO_EP/EP_TX/hold_cpl</twSrc><twDest BELType="FF">PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twTotPathDel>2.248</twTotPathDel><twClkSkew dest = "0.561" src = "0.654">0.093</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/hold_cpl</twSrc><twDest BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X122Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X122Y181.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/hold_cpl</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/hold_cpl</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y180.C2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/hold_cpl</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y180.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_2_BRB16</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT9011</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y172.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT901</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;31&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y170.BX</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y170.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twBEL></twPathDel><twLogDel>0.358</twLogDel><twRouteDel>1.890</twRouteDel><twTotDel>2.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.633</twSlack><twSrc BELType="FF">PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd3</twSrc><twDest BELType="FF">PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twTotPathDel>2.250</twTotPathDel><twClkSkew dest = "0.561" src = "0.613">0.052</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd3</twSrc><twDest BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X120Y186.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/app/PIO_EP/state_FSM_FFd3</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y172.A4</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">1.156</twDelInfo><twComp>PicoFramework/app/PIO_EP/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;31&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y170.BX</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y170.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twBEL></twPathDel><twLogDel>0.315</twLogDel><twRouteDel>1.935</twRouteDel><twTotDel>2.250</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.816</twSlack><twSrc BELType="FF">PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd2</twSrc><twDest BELType="FF">PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twTotPathDel>2.067</twTotPathDel><twClkSkew dest = "0.561" src = "0.613">0.052</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd2</twSrc><twDest BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X120Y186.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/app/PIO_EP/state_FSM_FFd3</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y172.A5</twSite><twDelType>net</twDelType><twFanCnt>341</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>PicoFramework/app/PIO_EP/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;31&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y170.BX</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y170.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twBEL></twPathDel><twLogDel>0.315</twLogDel><twRouteDel>1.752</twRouteDel><twTotDel>2.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.822</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl</twSrc><twDest BELType="FF">PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twTotPathDel>2.010</twTotPathDel><twClkSkew dest = "0.561" src = "0.664">0.103</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl</twSrc><twDest BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X125Y159.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/tready_thrtl</twComp><twBEL>PicoFramework/core/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y172.A1</twSite><twDelType>net</twDelType><twFanCnt>243</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>PicoFramework/tready_thrtl</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;31&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y170.BX</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT&lt;100&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y170.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1</twBEL></twPathDel><twLogDel>0.279</twLogDel><twRouteDel>1.731</twRouteDel><twTotDel>2.010</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_5_BRB0 (SLICE_X119Y159.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.012</twSlack><twSrc BELType="FF">PicoFramework/app/pio_reset_n</twSrc><twDest BELType="FF">PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_5_BRB0</twDest><twTotPathDel>3.751</twTotPathDel><twClkSkew dest = "1.114" src = "1.286">0.172</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/pio_reset_n</twSrc><twDest BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_5_BRB0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X134Y213.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X134Y213.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/app/pio_reset_n</twComp><twBEL>PicoFramework/app/pio_reset_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y224.C6</twSite><twDelType>net</twDelType><twFanCnt>267</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>PicoFramework/app/pio_reset_n</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y224.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/app/PIO_EP/wr_addr&lt;13&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/rst_n_01_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y159.SR</twSite><twDelType>net</twDelType><twFanCnt>148</twFanCnt><twDelInfo twEdge="twRising">2.370</twDelInfo><twComp>PicoFramework/app/PIO_EP/rst_n_0</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y159.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_49_BRB0</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_5_BRB0</twBEL></twPathDel><twLogDel>0.606</twLogDel><twRouteDel>3.145</twRouteDel><twTotDel>3.751</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_49_BRB0 (SLICE_X119Y159.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.012</twSlack><twSrc BELType="FF">PicoFramework/app/pio_reset_n</twSrc><twDest BELType="FF">PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_49_BRB0</twDest><twTotPathDel>3.751</twTotPathDel><twClkSkew dest = "1.114" src = "1.286">0.172</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/pio_reset_n</twSrc><twDest BELType='FF'>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_49_BRB0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X134Y213.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X134Y213.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/app/pio_reset_n</twComp><twBEL>PicoFramework/app/pio_reset_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y224.C6</twSite><twDelType>net</twDelType><twFanCnt>267</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>PicoFramework/app/pio_reset_n</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y224.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/app/PIO_EP/wr_addr&lt;13&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/rst_n_01_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y159.SR</twSite><twDelType>net</twDelType><twFanCnt>148</twFanCnt><twDelInfo twEdge="twRising">2.370</twDelInfo><twComp>PicoFramework/app/PIO_EP/rst_n_0</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y159.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_49_BRB0</twComp><twBEL>PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_49_BRB0</twBEL></twPathDel><twLogDel>0.606</twLogDel><twRouteDel>3.145</twRouteDel><twTotDel>3.751</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_fifo/fifo2 (RAMB36_X4Y49.DIBDI26), 1 path
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_fifo_din_122</twSrc><twDest BELType="RAM">PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_fifo/fifo2</twDest><twTotPathDel>0.076</twTotPathDel><twClkSkew dest = "0.695" src = "0.619">-0.076</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_fifo_din_122</twSrc><twDest BELType='RAM'>PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_fifo/fifo2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X129Y244.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X129Y244.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_fifo_din&lt;123&gt;</twComp><twBEL>PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_fifo_din_122</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y49.DIBDI26</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_fifo_din&lt;122&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y49.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_fifo/fifo2</twComp><twBEL>PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_fifo/fifo2</twBEL></twPathDel><twLogDel>-0.349</twLogDel><twRouteDel>0.425</twRouteDel><twTotDel>0.076</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>-459.2</twPctLog><twPctRoute>559.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1 (RAMB36_X3Y48.DIADI1), 1 path
</twPathRptBanner><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din_1</twSrc><twDest BELType="RAM">UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1</twDest><twTotPathDel>0.081</twTotPathDel><twClkSkew dest = "0.642" src = "0.561">-0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din_1</twSrc><twDest BELType='RAM'>UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X101Y240.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X101Y240.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.226</twDelInfo><twComp>s_poll_next_desc&lt;22&gt;</twComp><twBEL>UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din_1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y48.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.382</twDelInfo><twComp>UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y48.CLKBWRCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1</twComp><twBEL>UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1</twBEL></twPathDel><twLogDel>-0.301</twLogDel><twRouteDel>0.382</twRouteDel><twTotDel>0.081</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>-371.6</twPctLog><twPctRoute>471.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1 (RAMB36_X3Y48.DIBDI1), 1 path
</twPathRptBanner><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din_33</twSrc><twDest BELType="RAM">UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1</twDest><twTotPathDel>0.080</twTotPathDel><twClkSkew dest = "0.642" src = "0.562">-0.080</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din_33</twSrc><twDest BELType='RAM'>UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X101Y242.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X101Y242.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.226</twDelInfo><twComp>UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din&lt;35&gt;</twComp><twBEL>UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din_33</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y48.DIBDI1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.381</twDelInfo><twComp>UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din&lt;33&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y48.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1</twComp><twBEL>UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1</twBEL></twPathDel><twLogDel>-0.301</twLogDel><twRouteDel>0.381</twRouteDel><twTotDel>0.080</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>-376.2</twPctLog><twPctRoute>476.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="203"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="204" type="MINPERIOD" name="Tpciper_USERCLK2(Fuserclk2)" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" locationPin="PCIE_X0Y0.USERCLK2" clockNet="s_clk"/><twPinLimit anchorID="205" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_seq_end/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_seq_end/CLKARDCLK" locationPin="RAMB18_X5Y95.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="206" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKARDCLK" locationPin="RAMB18_X5Y93.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="207" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKBWRCLK" locationPin="RAMB18_X5Y93.CLKBWRCLK" clockNet="s_clk"/><twPinLimit anchorID="208" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKARDCLK" locationPin="RAMB18_X5Y91.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="209" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKBWRCLK" locationPin="RAMB18_X5Y91.CLKBWRCLK" clockNet="s_clk"/><twPinLimit anchorID="210" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKARDCLK" locationPin="RAMB18_X5Y90.RDCLK" clockNet="s_clk"/><twPinLimit anchorID="211" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKBWRCLK" locationPin="RAMB18_X5Y90.WRCLK" clockNet="s_clk"/><twPinLimit anchorID="212" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKARDCLK" locationPin="RAMB18_X5Y92.RDCLK" clockNet="s_clk"/><twPinLimit anchorID="213" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKBWRCLK" locationPin="RAMB18_X5Y92.WRCLK" clockNet="s_clk"/><twPinLimit anchorID="214" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr1/CLKARDCLKL" logResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr1/CLKARDCLKL" locationPin="RAMB36_X5Y48.CLKARDCLKL" clockNet="s_clk"/><twPinLimit anchorID="215" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr1/CLKARDCLKU" logResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr1/CLKARDCLKU" locationPin="RAMB36_X5Y48.CLKARDCLKU" clockNet="s_clk"/><twPinLimit anchorID="216" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr1/CLKBWRCLKL" logResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr1/CLKBWRCLKL" locationPin="RAMB36_X5Y48.CLKBWRCLKL" clockNet="s_clk"/><twPinLimit anchorID="217" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr1/CLKBWRCLKU" logResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr1/CLKBWRCLKU" locationPin="RAMB36_X5Y48.CLKBWRCLKU" clockNet="s_clk"/><twPinLimit anchorID="218" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr2/CLKARDCLKL" logResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr2/CLKARDCLKL" locationPin="RAMB36_X5Y49.CLKARDCLKL" clockNet="s_clk"/><twPinLimit anchorID="219" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr2/CLKARDCLKU" logResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr2/CLKARDCLKU" locationPin="RAMB36_X5Y49.CLKARDCLKU" clockNet="s_clk"/><twPinLimit anchorID="220" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr2/CLKBWRCLKL" logResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr2/CLKBWRCLKL" locationPin="RAMB36_X5Y49.CLKBWRCLKL" clockNet="s_clk"/><twPinLimit anchorID="221" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr2/CLKBWRCLKU" logResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr2/CLKBWRCLKU" locationPin="RAMB36_X5Y49.CLKBWRCLKU" clockNet="s_clk"/><twPinLimit anchorID="222" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_last_rpt_seq_peer_table/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_last_rpt_seq_peer_table/CLKARDCLK" locationPin="RAMB18_X4Y89.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="223" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_arr/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_arr/CLKARDCLK" locationPin="RAMB18_X4Y95.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="224" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKARDCLK" locationPin="RAMB18_X4Y88.RDCLK" clockNet="s_clk"/><twPinLimit anchorID="225" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKBWRCLK" locationPin="RAMB18_X4Y88.WRCLK" clockNet="s_clk"/><twPinLimit anchorID="226" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_read_log/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_read_log/CLKARDCLK" locationPin="RAMB18_X4Y91.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="227" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_iseq_cache_table/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_iseq_cache_table/CLKARDCLK" locationPin="RAMB18_X4Y76.RDCLK" clockNet="s_clk"/><twPinLimit anchorID="228" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_iseq_cache_table/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_iseq_cache_table/CLKBWRCLK" locationPin="RAMB18_X4Y76.WRCLK" clockNet="s_clk"/><twPinLimit anchorID="229" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_hi/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_hi/CLKARDCLK" locationPin="RAMB18_X4Y93.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="230" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKARDCLK" locationPin="RAMB18_X4Y92.RDCLK" clockNet="s_clk"/><twPinLimit anchorID="231" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKBWRCLK" locationPin="RAMB18_X4Y92.WRCLK" clockNet="s_clk"/><twPinLimit anchorID="232" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKARDCLK" locationPin="RAMB18_X4Y90.RDCLK" clockNet="s_clk"/><twPinLimit anchorID="233" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKBWRCLK" locationPin="RAMB18_X4Y90.WRCLK" clockNet="s_clk"/></twPinLimitRpt></twConst><twConst anchorID="234" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;</twConstName><twItemCnt>1744</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>968</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.571</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 (SLICE_X142Y201.D6), 3 paths
</twPathRptBanner><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathFromToDelay"><twSlack>1.429</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twDest><twTotPathDel>2.458</twTotPathDel><twClkSkew dest = "0.623" src = "0.671">0.048</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X145Y201.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X145Y201.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y199.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y199.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y201.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19-In25</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twBEL></twPathDel><twLogDel>0.243</twLogDel><twRouteDel>2.215</twRouteDel><twTotDel>2.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathFromToDelay"><twSlack>2.478</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twDest><twTotPathDel>1.409</twTotPathDel><twClkSkew dest = "0.623" src = "0.671">0.048</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X145Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X145Y203.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txdlysresetdone_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y199.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y199.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y201.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19-In25</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twBEL></twPathDel><twLogDel>0.304</twLogDel><twRouteDel>1.105</twRouteDel><twTotDel>1.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathFromToDelay"><twSlack>2.498</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/cplllock_reg2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twDest><twTotPathDel>1.390</twTotPathDel><twClkSkew dest = "0.623" src = "0.670">0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/cplllock_reg2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X138Y204.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X138Y204.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd20</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/cplllock_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y199.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/cplllock_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y199.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y201.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19-In25</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twBEL></twPathDel><twLogDel>0.279</twLogDel><twRouteDel>1.111</twRouteDel><twTotDel>1.390</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (SLICE_X145Y169.C1), 15 paths
</twPathRptBanner><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathFromToDelay"><twSlack>1.649</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.237</twTotPathDel><twClkSkew dest = "0.614" src = "0.663">0.049</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y164.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y167.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y167.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/converge_cnt_6_5</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y166.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N220</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y169.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y169.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.420</twLogDel><twRouteDel>1.817</twRouteDel><twTotDel>2.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathFromToDelay"><twSlack>1.983</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.928</twTotPathDel><twClkSkew dest = "0.098" src = "0.122">0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X145Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X145Y167.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y167.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y167.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/converge_cnt_6_5</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y166.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N220</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y169.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y169.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.480</twLogDel><twRouteDel>1.448</twRouteDel><twTotDel>1.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathFromToDelay"><twSlack>2.034</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.853</twTotPathDel><twClkSkew dest = "0.614" src = "0.662">0.048</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X143Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y165.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y165.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y165.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y165.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N222</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y165.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y166.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y169.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y169.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.456</twLogDel><twRouteDel>1.397</twRouteDel><twTotDel>1.853</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="247"><twConstPath anchorID="248" twDataPathType="twDataPathFromToDelay"><twSlack>2.063</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.824</twTotPathDel><twClkSkew dest = "0.614" src = "0.662">0.048</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X141Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y165.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y165.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y165.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y165.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N222</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y165.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y166.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y169.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y169.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>1.364</twRouteDel><twTotDel>1.824</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathFromToDelay"><twSlack>2.122</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.768</twTotPathDel><twClkSkew dest = "0.614" src = "0.659">0.045</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X140Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y168.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y165.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y165.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y165.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N222</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y165.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y166.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y169.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y169.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>1.251</twRouteDel><twTotDel>1.768</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="251"><twConstPath anchorID="252" twDataPathType="twDataPathFromToDelay"><twSlack>2.159</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.752</twTotPathDel><twClkSkew dest = "0.098" src = "0.122">0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X145Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X145Y167.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y165.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y165.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y166.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y169.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y169.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.434</twRouteDel><twTotDel>1.752</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="253"><twConstPath anchorID="254" twDataPathType="twDataPathFromToDelay"><twSlack>2.167</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.719</twTotPathDel><twClkSkew dest = "0.614" src = "0.663">0.049</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X143Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y164.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y165.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y165.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y166.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y169.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y169.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.401</twRouteDel><twTotDel>1.719</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="255"><twConstPath anchorID="256" twDataPathType="twDataPathFromToDelay"><twSlack>2.179</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.708</twTotPathDel><twClkSkew dest = "0.614" src = "0.662">0.048</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X141Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y165.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y165.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y165.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y165.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N222</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y165.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y166.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y169.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y169.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.459</twLogDel><twRouteDel>1.249</twRouteDel><twTotDel>1.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="257"><twConstPath anchorID="258" twDataPathType="twDataPathFromToDelay"><twSlack>2.184</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.702</twTotPathDel><twClkSkew dest = "0.614" src = "0.663">0.049</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X138Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X138Y164.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y165.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y165.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y166.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y169.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y169.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.348</twRouteDel><twTotDel>1.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathFromToDelay"><twSlack>2.386</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.523</twTotPathDel><twClkSkew dest = "0.098" src = "0.124">0.026</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X144Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X144Y165.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y165.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y165.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y166.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y169.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y169.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.381</twLogDel><twRouteDel>1.142</twRouteDel><twTotDel>1.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="261"><twConstPath anchorID="262" twDataPathType="twDataPathFromToDelay"><twSlack>2.512</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.374</twTotPathDel><twClkSkew dest = "0.614" src = "0.663">0.049</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X141Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y164.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y166.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y169.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y169.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>1.099</twRouteDel><twTotDel>1.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="263"><twConstPath anchorID="264" twDataPathType="twDataPathFromToDelay"><twSlack>2.521</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.388</twTotPathDel><twClkSkew dest = "0.098" src = "0.124">0.026</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X144Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X144Y165.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y165.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y165.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y166.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y169.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y169.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.070</twRouteDel><twTotDel>1.388</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="265"><twConstPath anchorID="266" twDataPathType="twDataPathFromToDelay"><twSlack>2.614</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.270</twTotPathDel><twClkSkew dest = "0.614" src = "0.665">0.051</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X143Y163.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y163.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y166.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y169.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y169.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.995</twRouteDel><twTotDel>1.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathFromToDelay"><twSlack>2.632</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.279</twTotPathDel><twClkSkew dest = "0.098" src = "0.122">0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X144Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X144Y167.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y166.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y169.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y169.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>1.004</twRouteDel><twTotDel>1.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathFromToDelay"><twSlack>2.884</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.025</twTotPathDel><twClkSkew dest = "0.098" src = "0.124">0.026</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X144Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X144Y165.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y166.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y169.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y169.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.750</twRouteDel><twTotDel>1.025</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (SLICE_X144Y204.D4), 15 paths
</twPathRptBanner><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathFromToDelay"><twSlack>1.683</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.205</twTotPathDel><twClkSkew dest = "0.623" src = "0.670">0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X141Y201.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y201.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y194.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y194.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y194.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N246</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y194.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y199.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y199.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y204.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y204.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.530</twLogDel><twRouteDel>1.675</twRouteDel><twTotDel>2.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathFromToDelay"><twSlack>1.750</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.037</twTotPathDel><twClkSkew dest = "1.151" src = "1.299">0.148</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X142Y193.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y193.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y194.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y194.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y194.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N246</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y194.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y199.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y199.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y204.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y204.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.502</twLogDel><twRouteDel>1.535</twRouteDel><twTotDel>2.037</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathFromToDelay"><twSlack>1.827</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.960</twTotPathDel><twClkSkew dest = "1.151" src = "1.299">0.148</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X142Y193.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y193.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y194.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y194.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y194.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N246</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y194.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y199.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y199.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y204.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y204.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.502</twLogDel><twRouteDel>1.458</twRouteDel><twTotDel>1.960</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="277"><twConstPath anchorID="278" twDataPathType="twDataPathFromToDelay"><twSlack>1.896</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.014</twTotPathDel><twClkSkew dest = "0.107" src = "0.132">0.025</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X145Y201.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X145Y201.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y194.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y194.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y194.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N246</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y194.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y199.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y199.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y204.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y204.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>1.548</twRouteDel><twTotDel>2.014</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="279"><twConstPath anchorID="280" twDataPathType="twDataPathFromToDelay"><twSlack>1.899</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.890</twTotPathDel><twClkSkew dest = "1.151" src = "1.297">0.146</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X142Y189.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y189.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y194.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y194.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y199.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y199.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y204.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y204.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.536</twRouteDel><twTotDel>1.890</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="281"><twConstPath anchorID="282" twDataPathType="twDataPathFromToDelay"><twSlack>1.960</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.829</twTotPathDel><twClkSkew dest = "1.151" src = "1.297">0.146</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X143Y189.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y189.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y199.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y199.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx0_char_is_k&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y199.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N244</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y199.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y204.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y204.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.417</twLogDel><twRouteDel>1.412</twRouteDel><twTotDel>1.829</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="283"><twConstPath anchorID="284" twDataPathType="twDataPathFromToDelay"><twSlack>2.003</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.783</twTotPathDel><twClkSkew dest = "1.151" src = "1.300">0.149</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X142Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y199.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y194.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y194.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y199.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y199.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y204.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y204.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.429</twRouteDel><twTotDel>1.783</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="285"><twConstPath anchorID="286" twDataPathType="twDataPathFromToDelay"><twSlack>2.023</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.763</twTotPathDel><twClkSkew dest = "1.151" src = "1.300">0.149</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X143Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y194.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>PicoFramework/core/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y194.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y194.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y199.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y199.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y204.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y204.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.379</twLogDel><twRouteDel>1.384</twRouteDel><twTotDel>1.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="287"><twConstPath anchorID="288" twDataPathType="twDataPathFromToDelay"><twSlack>2.059</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.727</twTotPathDel><twClkSkew dest = "1.151" src = "1.300">0.149</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y196.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y194.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y194.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y199.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y199.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y204.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y204.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.409</twRouteDel><twTotDel>1.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathFromToDelay"><twSlack>2.080</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.706</twTotPathDel><twClkSkew dest = "1.151" src = "1.300">0.149</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y199.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y199.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y199.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx0_char_is_k&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y199.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N244</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y199.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y204.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y204.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.417</twLogDel><twRouteDel>1.289</twRouteDel><twTotDel>1.706</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathFromToDelay"><twSlack>2.311</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.475</twTotPathDel><twClkSkew dest = "1.151" src = "1.300">0.149</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X143Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y194.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y194.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y194.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y199.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y199.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y204.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y204.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.157</twRouteDel><twTotDel>1.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathFromToDelay"><twSlack>2.348</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.439</twTotPathDel><twClkSkew dest = "1.151" src = "1.299">0.148</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X141Y193.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y193.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y199.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y199.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y204.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y204.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>1.164</twRouteDel><twTotDel>1.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathFromToDelay"><twSlack>2.399</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.387</twTotPathDel><twClkSkew dest = "1.151" src = "1.300">0.149</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X140Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y194.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y199.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y199.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y204.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y204.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>1.112</twRouteDel><twTotDel>1.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathFromToDelay"><twSlack>2.547</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.341</twTotPathDel><twClkSkew dest = "0.623" src = "0.670">0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X142Y201.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y201.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y199.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y199.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y204.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y204.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.311</twLogDel><twRouteDel>1.030</twRouteDel><twTotDel>1.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="299"><twConstPath anchorID="300" twDataPathType="twDataPathFromToDelay"><twSlack>2.826</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>0.959</twTotPathDel><twClkSkew dest = "1.151" src = "1.301">0.150</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X145Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X145Y199.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y199.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y199.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y204.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y204.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.684</twRouteDel><twTotDel>0.959</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 (SLICE_X141Y200.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="301"><twSlack>0.037</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twDest><twClkSkew dest = "0.784" src = "0.592">0.192</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X142Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y199.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y200.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X141Y200.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.032</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd2_rstpot</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twBEL></twPathDel><twLogDel>0.086</twLogDel><twRouteDel>0.143</twRouteDel><twTotDel>0.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllreset (SLICE_X142Y199.A5), 1 path
</twPathRptBanner><twRacePath anchorID="302"><twSlack>0.043</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllreset</twDest><twClkSkew dest = "0.793" src = "0.577">0.216</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllreset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X140Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y203.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y199.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y199.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm[23]_qpllreset_Select_97_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllreset</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.218</twRouteDel><twTotDel>0.259</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_3 (SLICE_X142Y200.DX), 1 path
</twPathRptBanner><twRacePath anchorID="303"><twSlack>0.044</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_3</twDest><twClkSkew dest = "0.784" src = "0.592">0.192</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X143Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y199.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y200.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y200.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_3</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.176</twRouteDel><twTotDel>0.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="304" twConstType="CLOCK_SKEW_LIMITS" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">Pin to Pin Skew Constraint;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twClkSkewLimit anchorID="305" slack="0.101" skew="0.560" arrv1name="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" arrv1="2.022" arrv2name="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" arrv2="1.748" uncert="0.185"/><twClkSkewLimit anchorID="306" slack="0.103" skew="0.560" arrv1name="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" arrv1="2.020" arrv2name="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" arrv2="1.748" uncert="0.185"/></twConst><twConstRollupTable uID="1" anchorID="307"><twConstRollup name="TS_SYSCLK" fullName="TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="1.538" actualRollup="10.000" errors="0" errorRollup="0" items="0" itemsRollup="184061"/><twConstRollup name="TS_CLK_125" fullName="TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;" type="child" depth="1" requirement="8.000" prefType="period" actual="5.714" actualRollup="N/A" errors="0" errorRollup="0" items="2975" itemsRollup="0"/><twConstRollup name="TS_CLK_250" fullName="TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;" type="child" depth="1" requirement="4.000" prefType="period" actual="4.000" actualRollup="N/A" errors="0" errorRollup="0" items="9761" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK" fullName="TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 5 HIGH 50%;" type="child" depth="1" requirement="2.000" prefType="period" actual="2.000" actualRollup="1.286" errors="0" errorRollup="0" items="832" itemsRollup="1744"/><twConstRollup name="TS_PIPE_RATE" fullName="TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;" type="child" depth="2" requirement="4.000" prefType="maxdelay" actual="2.571" actualRollup="N/A" errors="0" errorRollup="0" items="1744" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK2" fullName="TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="4.000" actualRollup="N/A" errors="0" errorRollup="0" items="168749" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="308">0</twUnmetConstCnt><twDataSheet anchorID="309" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="310"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>184061</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>39662</twConnCnt></twConstCov><twStats anchorID="311"><twMinPer>5.714</twMinPer><twFootnote number="1" /><twMaxFreq>175.009</twMaxFreq><twMaxFromToDel>2.571</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Aug  6 16:28:41 2013 </twTimestamp></twFoot><twClientInfo anchorID="312"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1258 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
