[
	{
		"original_line": "parameter real cgs0 = 6.9e-11;", 
		"bug_line": "parameter real cgs0 = 6.9e-11",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "          gd = 1/rd;", 
		"bug_line": "          gd = 1/rd",
		"error_description": "Missing semicolon at end of assignment statement"
	},
	{
		"original_line": "        b = 4*egvalue*sqrt(2*mrvalue*egvalue)/(3*q*`HBAR);", 
		"bug_line": "        b = 4*egvalue*sqrt(2*mrvalue*egvalue) (3*q*`HBAR);",
		"error_description": "Missing division operator between the sqrt result and the parenthesized expression, creating two adjacent expressions without an operator."
	},
	{
		"original_line": "`define DELTA 5", 
		"bug_line": "`define DELTA 5;",
		"error_description": "Semicolon at end of `define directive is invalid syntax in Verilog-A. Preprocessor directives must not be terminated with semicolons."
	},
	{
		"original_line": "      ua = ru+r0p*u0*vgoena;", 
		"bug_line": "      ua = ru+r0p*u0*vgoena",
		"error_description": "Missing semicolon at statement end"
	},
	{
		"original_line": "I(gateprime,drainprime) <+ type*cgd*ddt(vgd);", 
		"bug_line": "I(gateprime,drainprime) <+ type*cgd*ddt(vgd)",
		"error_description": "Missing semicolon at end of statement"
	},
	{
		"original_line": "        gs = 0;", 
		"bug_line": "        gs = 0",
		"error_description": "Missing semicolon at the end of the assignment statement causes a syntax error when the parser encounters the 'end' keyword immediately after the numeric constant."
	},
	{
		"original_line": "cgs = cgs0*w;", 
		"bug_line": "cgs = cgs0*w",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "      ac = ((1+beta*pow(vgs,mc))-limexp(-vgo/gammac))/(1+limexp((vth+alpha*vdse-vgo)/gammac));", 
		"bug_line": "      ac = ((1+beta*pow(vgs,mc))-limex(-vgo/gammac))/(1+limexp((vth+alpha*vdse-vgo)/gammac));",
		"error_description": "Function 'limex' is not defined; likely a misspelling of 'limexp'."
	},
	{
		"original_line": "          cgdmin = 0.13*ci;", 
		"bug_line": "          cgdmin = 0.13*ci",
		"error_description": "Missing semicolon at end of assignment statement"
	},
	{
		"original_line": "      if(rg > 0)", 
		"bug_line": "      if(rg > 0",
		"error_description": "Missing closing parenthesis for condition in if statement"
	},
	{
		"original_line": "        if(rg > 0)", 
		"bug_line": "        if(rg > 0",
		"error_description": "Missing closing parenthesis for the conditional expression in the if statement"
	},
	{
		"original_line": "a = w*tch*q*q*q/(8*`PI*`PI*`HBAR*`HBAR)*sqrt(2*mrvalue/egvalue);", 
		"bug_line": "a = w*tch*q*q*q/(8*`PI*`PI*`HBAR*`HBAR)*sqrt(2*mrvalue/egvalue;",
		"error_description": "Missing closing parenthesis ')' for sqrt function call"
	},
	{
		"original_line": "        `INITIAL_MODEL", 
		"bug_line": "        `INITIAL_MODE",
		"error_description": "Undefined macro `INITIAL_MODE` due to misspelling (missing 'L' in MODEL). VerilogA requires exact macro name matches for preprocessor directives."
	},
	{
		"original_line": "  parameter real eot = 0.2n;", 
		"bug_line": "  parameter real eot = 0.2n",
		"error_description": "Missing semicolon at the end of the parameter declaration. VerilogA requires semicolons to terminate parameter statements."
	},
	{
		"original_line": "real vds, vsd, vdse, vsde, vgs, vgd, mrvalue, egvalue, u0, a, b, ru, gi, q, r0p, deltas;", 
		"bug_line": "real vds, vsd, vdse, vsde, vgs, vgd, mrvalue, egvalue, u0, a, b, ru, gi, q, r0p, deltas",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": "          ru = r0*u0;", 
		"bug_line": "          ru = r0*u0",
		"error_description": "Missing semicolon at statement termination"
	},
	{
		"original_line": "        V(gate,gateprime) <+ 0.0;", 
		"bug_line": "        V(gate,gateprime) <+ 0.0",
		"error_description": "Missing semicolon at end of contribution statement"
	},
	{
		"original_line": "`INITIAL_INSTANCE", 
		"bug_line": "`INITIAL_INSTANC",
		"error_description": "Undefined compiler directive 'INITIAL_INSTANC' due to missing 'E' at the end of the macro name, causing a syntax error when the preprocessor attempts to expand an undefined directive."
	},
	{
		"original_line": " `define PGIVEN(p)		$given(p)", 
		"bug_line": " `define PGIVEN(p)		$given(p",
		"error_description": "Missing closing parenthesis for the $given system function call, causing unmatched parentheses in the macro definition."
	}
]