// Seed: 1415980518
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  final begin
    $display;
  end
  assign id_7 = id_1;
endmodule
module module_1 (
    output logic id_0,
    output tri0  id_1,
    input  logic id_2,
    input  logic id_3,
    input  logic id_4
);
  integer id_6;
  reg id_7;
  logic id_8 = id_3;
  wire id_9;
  assign id_8 = 1;
  reg id_10;
  module_0(
      id_9, id_9, id_9, id_9, id_9, id_9, id_9
  );
  always_comb @((1)) begin
    id_6 = id_6 * id_7;
  end
  always_latch @(negedge id_4, negedge 1'b0) begin
    begin
      id_0 <= 1;
      id_0 <= id_6;
    end
    if (1) begin
      id_7 <= id_2;
    end
    if (1) id_10 <= 1;
    else if (id_6 && id_3) begin
      id_8 <= 1;
    end
    return id_3;
    if (1'h0) id_7 = 1;
    wait (id_6);
    id_7 <= id_8;
  end
endmodule
