
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -236.66

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.42

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.42

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.minstret_counter_i.counter_q[40]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3512.83    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.59    1.30    1.74 ^ cs_registers_i.minstret_counter_i.counter_q[40]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.74   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.minstret_counter_i.counter_q[40]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.18    2.18   library removal time
                                  2.18   data required time
-----------------------------------------------------------------------------
                                  2.18   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                 -0.43   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.98    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.97    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    6.08    0.01    0.02    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.09 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.minstret_counter_i.counter_q[40]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3512.83    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.59    1.30    1.74 ^ cs_registers_i.minstret_counter_i.counter_q[40]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.74   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.minstret_counter_i.counter_q[40]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.32    1.88   library recovery time
                                  1.88   data required time
-----------------------------------------------------------------------------
                                  1.88   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.90    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.47    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   20.41    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.89    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   58.58    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   45.71    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   37.35    0.01    0.02    0.23 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   32.77    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   52.13    0.03    0.05    0.31 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18259_/A (BUF_X2)
    10   31.46    0.04    0.06    0.37 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.04    0.00    0.37 ^ _18260_/A (BUF_X1)
    10   24.58    0.06    0.08    0.46 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.46 ^ _18448_/S (MUX2_X1)
     1    1.49    0.01    0.06    0.52 v _18448_/Z (MUX2_X1)
                                         _12557_ (net)
                  0.01    0.00    0.52 v _18450_/A (MUX2_X1)
     1    1.39    0.01    0.06    0.58 v _18450_/Z (MUX2_X1)
                                         _12559_ (net)
                  0.01    0.00    0.58 v _18451_/B (MUX2_X1)
     1    4.48    0.01    0.07    0.64 v _18451_/Z (MUX2_X1)
                                         _12560_ (net)
                  0.01    0.00    0.64 v _18452_/A2 (NOR2_X1)
     1    1.74    0.02    0.03    0.67 ^ _18452_/ZN (NOR2_X1)
                                         _12561_ (net)
                  0.02    0.00    0.67 ^ _18453_/A3 (NOR3_X1)
     1    1.79    0.01    0.01    0.69 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.69 v _18471_/A (AOI21_X1)
     8   34.35    0.16    0.20    0.88 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.16    0.02    0.90 ^ _20600_/A (MUX2_X1)
     7   23.82    0.05    0.11    1.01 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.06    0.01    1.02 ^ _20998_/A (BUF_X1)
    10   22.21    0.05    0.08    1.10 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.10 ^ _21067_/A2 (NAND2_X1)
     1    3.52    0.02    0.03    1.13 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.13 v _30197_/B (FA_X1)
     1    4.18    0.02    0.13    1.25 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.25 ^ _30199_/A (FA_X1)
     1    5.21    0.02    0.09    1.35 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.35 v _30202_/B (FA_X1)
     1    5.05    0.02    0.13    1.48 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.48 ^ _30207_/A (FA_X1)
     1    5.02    0.02    0.10    1.58 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.58 v _30211_/A (FA_X1)
     1    3.93    0.02    0.12    1.70 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.70 ^ _30212_/A (FA_X1)
     1    1.64    0.01    0.09    1.78 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.78 v _21502_/A (INV_X1)
     1    3.27    0.01    0.02    1.80 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.80 ^ _30538_/A (HA_X1)
     1    1.05    0.02    0.04    1.85 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.85 ^ _23588_/A (BUF_X1)
     5    8.35    0.02    0.04    1.89 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.89 ^ _23632_/A2 (NAND3_X1)
     1    1.65    0.02    0.02    1.91 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.91 v _23633_/A3 (NOR3_X1)
     2    4.40    0.04    0.07    1.98 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.98 ^ _23682_/A2 (NOR2_X1)
     1    3.14    0.01    0.02    2.00 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    2.00 v _23683_/B2 (AOI21_X2)
     5   11.07    0.04    0.05    2.06 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.06 ^ _23908_/A3 (AND4_X1)
     2    3.65    0.02    0.07    2.13 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.13 ^ _23966_/A1 (NOR2_X1)
     1    3.25    0.01    0.01    2.14 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.14 v _23969_/B2 (AOI221_X2)
     2    4.35    0.04    0.08    2.22 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.04    0.00    2.22 ^ _23970_/B (XNOR2_X1)
     1    3.56    0.03    0.05    2.27 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.27 ^ _23971_/B (MUX2_X1)
     2    7.06    0.02    0.05    2.33 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.33 ^ _23972_/B2 (AOI221_X2)
     1    4.72    0.03    0.03    2.35 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.36 v _23981_/A1 (NOR4_X2)
     4   20.98    0.12    0.14    2.50 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.12    0.01    2.51 ^ _23982_/A (BUF_X2)
    10   19.32    0.03    0.05    2.56 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.03    0.00    2.56 ^ _24296_/B2 (OAI21_X1)
     1    1.29    0.01    0.02    2.58 v _24296_/ZN (OAI21_X1)
                                         _01417_ (net)
                  0.01    0.00    2.58 v gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.58   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.58   data arrival time
-----------------------------------------------------------------------------
                                 -0.42   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.minstret_counter_i.counter_q[40]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3512.83    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.59    1.30    1.74 ^ cs_registers_i.minstret_counter_i.counter_q[40]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.74   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.minstret_counter_i.counter_q[40]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.32    1.88   library recovery time
                                  1.88   data required time
-----------------------------------------------------------------------------
                                  1.88   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.90    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.47    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   20.41    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.89    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   58.58    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   45.71    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   37.35    0.01    0.02    0.23 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   32.77    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   52.13    0.03    0.05    0.31 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18259_/A (BUF_X2)
    10   31.46    0.04    0.06    0.37 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.04    0.00    0.37 ^ _18260_/A (BUF_X1)
    10   24.58    0.06    0.08    0.46 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.46 ^ _18448_/S (MUX2_X1)
     1    1.49    0.01    0.06    0.52 v _18448_/Z (MUX2_X1)
                                         _12557_ (net)
                  0.01    0.00    0.52 v _18450_/A (MUX2_X1)
     1    1.39    0.01    0.06    0.58 v _18450_/Z (MUX2_X1)
                                         _12559_ (net)
                  0.01    0.00    0.58 v _18451_/B (MUX2_X1)
     1    4.48    0.01    0.07    0.64 v _18451_/Z (MUX2_X1)
                                         _12560_ (net)
                  0.01    0.00    0.64 v _18452_/A2 (NOR2_X1)
     1    1.74    0.02    0.03    0.67 ^ _18452_/ZN (NOR2_X1)
                                         _12561_ (net)
                  0.02    0.00    0.67 ^ _18453_/A3 (NOR3_X1)
     1    1.79    0.01    0.01    0.69 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.69 v _18471_/A (AOI21_X1)
     8   34.35    0.16    0.20    0.88 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.16    0.02    0.90 ^ _20600_/A (MUX2_X1)
     7   23.82    0.05    0.11    1.01 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.06    0.01    1.02 ^ _20998_/A (BUF_X1)
    10   22.21    0.05    0.08    1.10 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.10 ^ _21067_/A2 (NAND2_X1)
     1    3.52    0.02    0.03    1.13 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.13 v _30197_/B (FA_X1)
     1    4.18    0.02    0.13    1.25 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.25 ^ _30199_/A (FA_X1)
     1    5.21    0.02    0.09    1.35 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.35 v _30202_/B (FA_X1)
     1    5.05    0.02    0.13    1.48 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.48 ^ _30207_/A (FA_X1)
     1    5.02    0.02    0.10    1.58 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.58 v _30211_/A (FA_X1)
     1    3.93    0.02    0.12    1.70 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.70 ^ _30212_/A (FA_X1)
     1    1.64    0.01    0.09    1.78 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.78 v _21502_/A (INV_X1)
     1    3.27    0.01    0.02    1.80 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.80 ^ _30538_/A (HA_X1)
     1    1.05    0.02    0.04    1.85 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.85 ^ _23588_/A (BUF_X1)
     5    8.35    0.02    0.04    1.89 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.89 ^ _23632_/A2 (NAND3_X1)
     1    1.65    0.02    0.02    1.91 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.91 v _23633_/A3 (NOR3_X1)
     2    4.40    0.04    0.07    1.98 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.98 ^ _23682_/A2 (NOR2_X1)
     1    3.14    0.01    0.02    2.00 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    2.00 v _23683_/B2 (AOI21_X2)
     5   11.07    0.04    0.05    2.06 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.06 ^ _23908_/A3 (AND4_X1)
     2    3.65    0.02    0.07    2.13 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.13 ^ _23966_/A1 (NOR2_X1)
     1    3.25    0.01    0.01    2.14 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.14 v _23969_/B2 (AOI221_X2)
     2    4.35    0.04    0.08    2.22 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.04    0.00    2.22 ^ _23970_/B (XNOR2_X1)
     1    3.56    0.03    0.05    2.27 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.27 ^ _23971_/B (MUX2_X1)
     2    7.06    0.02    0.05    2.33 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.33 ^ _23972_/B2 (AOI221_X2)
     1    4.72    0.03    0.03    2.35 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.36 v _23981_/A1 (NOR4_X2)
     4   20.98    0.12    0.14    2.50 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.12    0.01    2.51 ^ _23982_/A (BUF_X2)
    10   19.32    0.03    0.05    2.56 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.03    0.00    2.56 ^ _24296_/B2 (OAI21_X1)
     1    1.29    0.01    0.02    2.58 v _24296_/ZN (OAI21_X1)
                                         _01417_ (net)
                  0.01    0.00    2.58 v gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.58   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.58   data arrival time
-----------------------------------------------------------------------------
                                 -0.42   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.14e-02   1.49e-03   1.56e-04   1.30e-02  16.7%
Combinational          2.98e-02   3.44e-02   4.29e-04   6.47e-02  82.9%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.63e-02   5.85e-04   7.81e-02 100.0%
                          52.8%      46.5%       0.7%
