#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jan  9 20:31:28 2019
# Process ID: 5680
# Current directory: C:/MyFiles/EGo1_HDB3_and_BPSK
# Command line: vivado.exe -mode batch -source C:/MyFiles/EGo1_HDB3_and_BPSK/digilent-vivado-scripts/digilent_vivado_checkin.tcl -notrace -tclargs C:/MyFiles/EGo1_HDB3_and_BPSK/vivado_proj/DMA/dma.xpr C:/MyFiles/EGo1_HDB3_and_BPSK 2018.2
# Log file: C:/MyFiles/EGo1_HDB3_and_BPSK/vivado.log
# Journal file: C:/MyFiles/EGo1_HDB3_and_BPSK\vivado.jou
#-----------------------------------------------------------
source C:/MyFiles/EGo1_HDB3_and_BPSK/digilent-vivado-scripts/digilent_vivado_checkin.tcl -notrace
C:/MyFiles/EGo1_HDB3_and_BPSK/vivado_proj/DMA/dma.xpr
C:/MyFiles/EGo1_HDB3_and_BPSK
2018.2
INFO: Checking project "dma.xpr" into version control.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 392.078 ; gain = 174.496
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_1
INFO: [xilinx.com:ip:ila:6.2-6] /ila_1: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:ip:ila:6.2 - ila_2
INFO: [xilinx.com:ip:ila:6.2-6] /ila_2: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_3
INFO: [xilinx.com:ip:ila:6.2-6] /ila_3: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dma_0/mm2s_introut(intr) and /ila_0/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dma_0/s2mm_introut(intr) and /ila_0/probe1(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/MyFiles/EGo1_HDB3_and_BPSK/vivado_proj/DMA/dma.srcs/sources_1/bd/system/system.bd>
INFO: Checking in C:/MyFiles/EGo1_HDB3_and_BPSK/src/bd/system.tcl to version control.
INFO: [BD 5-148] Tcl file written out <C:/MyFiles/EGo1_HDB3_and_BPSK/src/bd/system.tcl>.

INFO: Checking in pynq-z2_v1.0.xdc to version control.
INFO: Checking in project_info.tcl to version control.
INFO: Project dma.xpr has been checked into version control
INFO: [Common 17-206] Exiting Vivado at Wed Jan  9 20:31:50 2019...
