Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Nov 30 12:14:40 2016
| Host         : linux-2g37 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   190 |
| Unused register locations in slices containing registers |   517 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             360 |          146 |
| No           | No                    | Yes                    |             135 |           45 |
| No           | Yes                   | No                     |             575 |          245 |
| Yes          | No                    | No                     |            1769 |          686 |
| Yes          | No                    | Yes                    |             102 |           22 |
| Yes          | Yes                   | No                     |            2006 |          741 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                            Clock Signal                                            |                                                                                                                            Enable Signal                                                                                                                           |                                                                                                           Set/Reset Signal                                                                                                           | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg_n_0                                                                                                        |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0                                                                                                       |                1 |              1 |
|  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0] |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                                               |                                                                                                                                                                                                                                                                    | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                       |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                       |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0                                                                                                       |                1 |              1 |
|  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0] |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/SS_O_reg[0]                                                                                                                        |                1 |              1 |
|  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0] |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                               |                                                                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                          |                                                                                                                                                                                                                                      |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                                                                  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                          |                                                                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                          |                1 |              2 |
|  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0] |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                          |                1 |              2 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                               |                1 |              2 |
|  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0] |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0    |                1 |              2 |
|  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0] |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/reset_TxFIFO_ptr_int                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0_n_0 |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                          |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                |                1 |              2 |
|  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0] |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0    |                1 |              3 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                                               |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                      |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/chacha_axi_ip_0/U0/crypto/dr_ctr_we                                                                                                                                                                                                                     | design_1_i/chacha_axi_ip_0/U0/crypto/dr_ctr_reg[3]_i_1_n_0                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                               |                                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[3]_i_1_n_0                                                                                                                                                    | design_1_i/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r[3]_i_1_n_0                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                  |                1 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                                 | design_1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                       | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3] | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/SR[0]                  |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/E[0]                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |                2 |              4 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                                               |                                                                                                                                                                                                                                                                    | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[68]                                                                                                                                                                                       | design_1_i/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r[3]_i_1_n_0                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/ENB                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                  |                2 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                |                                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_2_out                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |                1 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                                               | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                                  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[2]_i_1_n_0                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]_1[0]                                                                                                 | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r_reg[3]                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/icount_out_reg[3]                                                                                                                                                               |                                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                     |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                     |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/icount_out_reg[3]                                                                                                                                                              |                                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_0_100M/U0/bus_struct_reset[0]                                                                                                                                                                                 |                3 |              4 |
|  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0] |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                           |                                                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/reset_TxFIFO_ptr_int                                                                                                                             |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                                  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                        |                2 |              5 |
|  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0] |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                       |                                                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0] | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                        | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                          |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |                2 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_PipeRun                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                             |                2 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                 |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                 |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                               |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                  | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                |                                                                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1                                                                                                                                                                                                            |                                                                                                                                                                                                                                      |                2 |              6 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                                               | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0] | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_30_out                                                                                                                                                     | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                3 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                        |                                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                  |                                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/axis_dwidth_converter_0/inst/areset_r                                                                                                                                                                                     |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                4 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                                               | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10                                                                                                                                                                                                          |                                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                |                                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                              |                                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                      | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                    |                2 |              8 |
|  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0] | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                    |                                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]_1[0]                                                                                                 |                                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                               |                                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                1 |              8 |
|  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0] | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i_reg[0][0]                     | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                1 |              8 |
|  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0] | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_32_out                                                                                                                                                     | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                3 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/SRL16_En                                                                               |                                                                                                                                                                                                                                      |                7 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                   | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                |                4 |              8 |
|  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0] | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                        |                                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                  | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                |                2 |              9 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                      |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                               | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                     |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                        |                                                                                                                                                                                                                                      |                5 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |                7 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                        |                4 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                   | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                |                2 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Write_Data_Valid                                     |                                                                                                                                                                                                                                      |                2 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                      |                6 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_d1_reg[3][0]                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                 |                                                                                                                                                                                                                                      |                7 |             14 |
|  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0] |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                5 |             16 |
|  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0] |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[2][0]                        |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_d3_reg[0][0]                     |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                              |                                                                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                                                                                                                          | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_1_in[14]                                                                                                                                            |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                              | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_d3_reg[0][1]                     |                3 |             16 |
|  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0] | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_18_out                                                                                                                                                     | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[2][1]                        |                3 |             16 |
|  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0] | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_18_out                                                                                                                                                     |                                                                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/imm_reg_reg[15][0]                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |                7 |             20 |
|  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0] | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                              | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                3 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                               |                                                                                                                                                                                                                                      |                9 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                 |                                                                                                                                                                                                                                      |                9 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                        |                9 |             21 |
|  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0] |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |               10 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss_sel_carry_and/MUXCY_I/Read_Req                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |                6 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |                8 |             23 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                                 |                                                                                                                                                                                                                                                                    | design_1_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                                                                                                                        |                6 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                             |                                                                                                                                                                                                                                      |                7 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/E[0]                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |                6 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                |               10 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                |                                                                                                                                                                                                                                      |                5 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                |                                                                                                                                                                                                                                      |                7 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                              |                                                                                                                                                                                                                                      |                8 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |                6 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                              |                                                                                                                                                                                                                                      |                6 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/SR[0]                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |                8 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                              |                                                                                                                                                                                                                                      |                6 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                               |                                                                                                                                                                                                                                      |                9 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                     |               12 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_6                                                                                                                               |                                                                                                                                                                                                                                      |               14 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/FSL_Get_Succesful                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |               14 |             32 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                             |                                                                                                                                                                                                                                      |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[511]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                      |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[10]                                                                                                                                                                      |                                                                                                                                                                                                                                      |               17 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[9]                                                                                                                                                                       |                                                                                                                                                                                                                                      |               21 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[11]                                                                                                                                                                      |                                                                                                                                                                                                                                      |               17 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[8]                                                                                                                                                                       |                                                                                                                                                                                                                                      |               22 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[7]                                                                                                                                                                       |                                                                                                                                                                                                                                      |               19 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                      |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                      |               32 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[12]                                                                                                                                                                      |                                                                                                                                                                                                                                      |               15 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[14].acc_data[479]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                      |               21 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[6]                                                                                                                                                                       |                                                                                                                                                                                                                                      |               21 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                                                       |                                                                                                                                                                                                                                      |               20 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                                                                       |                                                                                                                                                                                                                                      |               19 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                                                                                                                       |                                                                                                                                                                                                                                      |               15 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[3]                                                                                                                                                                       |                                                                                                                                                                                                                                      |               22 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[4]                                                                                                                                                                       |                                                                                                                                                                                                                                      |               17 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[5]                                                                                                                                                                       |                                                                                                                                                                                                                                      |               16 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[13]                                                                                                                                                                      |                                                                                                                                                                                                                                      |               17 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                               |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                             |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                                                            |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |               18 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                        |                                                                                                                                                                                                                                      |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                         |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                             |                                                                                                                                                                                                                                      |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/E[0]                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |               10 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                      |               11 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                               |                                                                                                                                                                                                                                      |               12 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                         |                                                                                                                                                                                                                                      |               12 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                               |                                                                                                                                                                                                                                      |               10 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/Q[0]                                                                                                                                                                                |                                                                                                                                                                                                                                      |               15 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                          |               10 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                          |               12 |             43 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                                 | design_1_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                      |               12 |             48 |
|  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0] |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                      |               20 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                                                      |                                                                                                                                                                                                                                      |               14 |             61 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3] |                                                                                                                                                                                                                                      |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                |               23 |             66 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                           |                                                                                                                                                                                                                                      |               10 |             75 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                                 |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                      |               27 |             87 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |               38 |             94 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[34]                                                                                                                                                                                       |                                                                                                                                                                                                                                      |               16 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |               74 |            219 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                      |              105 |            234 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |              121 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                         |                                                                                                                                                                                                                                      |              135 |            512 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/chacha_axi_ip_0/U0/crypto/ready_new                                                                                                                                                                                                                     | design_1_i/chacha_axi_ip_0/U0/crypto/data_out_reg[511]_i_1_n_0                                                                                                                                                                       |              210 |            512 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                | design_1_i/chacha_axi_ip_0/U0/crypto/state_we                                                                                                                                                                                                                      | design_1_i/chacha_axi_ip_0/U0/crypto/data_out_reg[511]_i_1_n_0                                                                                                                                                                       |              194 |            512 |
+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


