# Copyright (C) 2023  AGH University of Science and Technology
# MTM UEC2
# Author: Piotr Kaczmarczyk
#
# Description:
# List of files defining the modules used during the test.
# Specify the file paths relative to THIS file.
# For syntax detail see AMD Xilinx UG 900:
# https://docs.xilinx.com/r/en-US/ug900-vivado-logic-simulation/Project-File-.prj-Syntax


sv work ../../rtl/pkgs/vga_pkg.sv \
        ../../rtl/pkgs/state_pkg.sv \
        ../../rtl/vga_timing.sv \
        ../../rtl/top_vga.sv \
        ../../rtl/pkgs/vga_if.sv \
        ../../rtl/delay.sv \
        ../../rtl/state_machine/state_control.sv \
        ../../rtl/start_finish/start_screen.sv \
        ../../rtl/start_finish/start_game.sv \
        ../../rtl/LEVEL_1/level_1.sv \
        ../../rtl/start_finish/finish_screen.sv \
        ../../rtl/LEVEL_1/draw_rect.sv \
        ../../rtl/LEVEL_1/draw_rect_ctl.sv \
        ../../rtl/mouse/draw_mouse.sv \
        ../../rtl/LEVEL_1/draw_buttons.sv \
        ../../rtl/LEVEL_1/image_rom.sv \
        ../../rtl/LEVEL_1/draw_player_1.sv \
        ../../rtl/LEVEL_1/draw_player_2.sv \
        ../../rtl/mouse_to_gpio.sv \
        ../../rtl/LEVEL_1/draw_player_ctl.sv \
        ../../fpga/rtl/top_vga_basys3.sv \
        ../../fpga/rtl/clk_wiz_0_clk_wiz.v \
        ../../fpga/rtl/clk_wiz_0.v \
        ../common/tiff_writer.sv \
        top_fpga_tb.sv

# compile glbl module - required for IP simulation
verilog work ../common/glbl.v

vhdl work ../../rtl/mouse/MouseCtl.vhd \
          ../../rtl/mouse/Ps2Interface.vhd \
          ../../rtl/mouse/MouseDisplay.vhd \