int mxc_iomux_v3_setup_pad(iomux_v3_cfg_t pad)\r\n{\r\nu32 mux_ctrl_ofs = (pad & MUX_CTRL_OFS_MASK) >> MUX_CTRL_OFS_SHIFT;\r\nu32 mux_mode = (pad & MUX_MODE_MASK) >> MUX_MODE_SHIFT;\r\nu32 sel_input_ofs = (pad & MUX_SEL_INPUT_OFS_MASK) >> MUX_SEL_INPUT_OFS_SHIFT;\r\nu32 sel_input = (pad & MUX_SEL_INPUT_MASK) >> MUX_SEL_INPUT_SHIFT;\r\nu32 pad_ctrl_ofs = (pad & MUX_PAD_CTRL_OFS_MASK) >> MUX_PAD_CTRL_OFS_SHIFT;\r\nu32 pad_ctrl = (pad & MUX_PAD_CTRL_MASK) >> MUX_PAD_CTRL_SHIFT;\r\nif (mux_ctrl_ofs)\r\n__raw_writel(mux_mode, base + mux_ctrl_ofs);\r\nif (sel_input_ofs)\r\n__raw_writel(sel_input, base + sel_input_ofs);\r\nif (!(pad_ctrl & NO_PAD_CTRL) && pad_ctrl_ofs)\r\n__raw_writel(pad_ctrl, base + pad_ctrl_ofs);\r\nreturn 0;\r\n}\r\nint mxc_iomux_v3_setup_multiple_pads(iomux_v3_cfg_t *pad_list, unsigned count)\r\n{\r\niomux_v3_cfg_t *p = pad_list;\r\nint i;\r\nint ret;\r\nfor (i = 0; i < count; i++) {\r\nret = mxc_iomux_v3_setup_pad(*p);\r\nif (ret)\r\nreturn ret;\r\np++;\r\n}\r\nreturn 0;\r\n}\r\nvoid mxc_iomux_v3_init(void __iomem *iomux_v3_base)\r\n{\r\nbase = iomux_v3_base;\r\n}
