; ModuleID = '8qxx5cppfjucuybd9f4cnmveu'
source_filename = "8qxx5cppfjucuybd9f4cnmveu"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@alloc_0ed0763d8bf93ac79247e07858374e35 = private unnamed_addr constant [210 x i8] c"unsafe precondition(s) violated: ptr::offset requires the address calculation to not overflow\0A\0AThis indicates a bug in the program. This Undefined Behavior check is optional, and cannot be relied on for safety.", align 1
@alloc_f5ffd2fd1476bab43ad89fb40c72d0c5 = private unnamed_addr constant [10 x i8] c"src/lib.rs", align 1
@alloc_df966b3466bd7baedccca053f893854b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\004\00\00\00\10\00\00\00" }>, align 8
@alloc_75a9ceef90e510899807e5ec1c70f64f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\005\00\00\00\14\00\00\00" }>, align 8
@alloc_e3a9357dba4c29928bb955b5b3a41e78 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00>\00\00\00\18\00\00\00" }>, align 8
@alloc_21acf2a806475be8e4c5f2dc59ee2812 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00>\00\00\00\17\00\00\00" }>, align 8
@alloc_8b03fecda7df9084e10ebc48c5265e14 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00?\00\00\00\14\00\00\00" }>, align 8
@alloc_ae7e9fed131c07c848f96e572f018585 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00?\00\00\00\13\00\00\00" }>, align 8
@alloc_d096542a1d72d3664193c9d59527c388 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00J\00\00\00\1A\00\00\00" }>, align 8
@alloc_76ff1b5595f841dfc15917c94b9178bc = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00J\00\00\00\19\00\00\00" }>, align 8
@alloc_1298681f131716f9049b753f50d7f28b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00G\00\00\00\12\00\00\00" }>, align 8
@alloc_d99774736174f4055e49a0459cb878a0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00G\00\00\00\11\00\00\00" }>, align 8
@alloc_d0b952d8aa544fe7ccc0e2a5352e5d71 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00K\00\00\00\12\00\00\00" }>, align 8
@alloc_ad3c1fed38447f54270b84ac9f261f3e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00K\00\00\00\11\00\00\00" }>, align 8
@alloc_b715feac4c7c095c23634a21fa4799b3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00D\00\00\00\1A\00\00\00" }>, align 8
@alloc_8b4969b6b8a9cad294a4a9667fb9a97c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00D\00\00\00\19\00\00\00" }>, align 8
@alloc_d56156e59dbb775d41d52bde04e84af8 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00A\00\00\00\12\00\00\00" }>, align 8
@alloc_48126346b526073a4b8d361e5309abb5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00A\00\00\00\11\00\00\00" }>, align 8
@alloc_df63ba85b90ce7100bb0bd86b76f1d08 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00E\00\00\00\12\00\00\00" }>, align 8
@alloc_4cb4dae3cb1a2f5664b47151a0db9698 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00E\00\00\00\11\00\00\00" }>, align 8
@alloc_5e0cfea7cabc952f056c5148638dc39b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00;\00\00\00\18\00\00\00" }>, align 8
@alloc_eeb76fc37752f3ed49518d9bcfbb0c68 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00;\00\00\00\17\00\00\00" }>, align 8
@alloc_ac1fd0ad207977473c7e60657c8230b7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\007\00\00\00\12\00\00\00" }>, align 8
@alloc_887a7e22d0ed8d9f23b25569477e0147 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\007\00\00\00\11\00\00\00" }>, align 8
@alloc_f468e5a7d7099df292890af5af18c1f3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00=\00\00\00\12\00\00\00" }>, align 8
@alloc_4058b37b4917f67330b01d44dc22ba5f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00=\00\00\00\11\00\00\00" }>, align 8
@alloc_c3657c61bd9fd847d2ec6242689de27a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00`\00\00\00\0D\00\00\00" }>, align 8
@alloc_96ff3bfa7640bb511ddc98f53beef547 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00`\00\00\00\0C\00\00\00" }>, align 8
@alloc_ed51078e6dc684779de3934d5e746b2a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00l\00\00\00\0D\00\00\00" }>, align 8
@alloc_a6a8a15d99d2f9a899c456107d3ab757 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00l\00\00\00\0C\00\00\00" }>, align 8
@alloc_8b6dc6b0806fc8c5f60665f6e75fc44a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00q\00\00\00\14\00\00\00" }>, align 8
@alloc_1f89834aa51633d5e835100aeafb1684 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00q\00\00\00\13\00\00\00" }>, align 8
@alloc_a07ff17538d754295cd92a368819e7e4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00n\00\00\00*\00\00\00" }>, align 8
@alloc_8f226039eb518008340a7477715fa328 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00n\00\00\00\0D\00\00\00" }>, align 8
@alloc_171088437150864a6d651f2da99db09f = private unnamed_addr constant [9 x i8] c"calloc: \00", align 1

; core::intrinsics::cold_path
; Function Attrs: cold nounwind nonlazybind
define internal void @_ZN4core10intrinsics9cold_path17hf0baf4dc33fb1c2bE() unnamed_addr #0 {
start:
  ret void
}

; core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
; Function Attrs: inlinehint nounwind nonlazybind
define internal void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %this, i64 %count, i64 %size) unnamed_addr #1 {
start:
  %0 = call { i64, i1 } @llvm.smul.with.overflow.i64(i64 %count, i64 %size)
  %_10.0 = extractvalue { i64, i1 } %0, 0
  %_10.1 = extractvalue { i64, i1 } %0, 1
  br i1 %_10.1, label %bb3, label %bb5

bb5:                                              ; preds = %start
  %self = ptrtoint ptr %this to i64
  %1 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %_10.0)
  %_19.0 = extractvalue { i64, i1 } %1, 0
  %_19.1 = extractvalue { i64, i1 } %1, 1
  %_17 = icmp slt i64 %_10.0, 0
  %overflow = xor i1 %_19.1, %_17
  %_4 = xor i1 %overflow, true
  br i1 %_4, label %bb1, label %bb2

bb3:                                              ; preds = %start
  br label %bb2

bb2:                                              ; preds = %bb3, %bb5
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1 @alloc_0ed0763d8bf93ac79247e07858374e35, i64 210) #6
  unreachable

bb1:                                              ; preds = %bb5
  ret void
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint nounwind nonlazybind
define internal zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h3a1a2d3929c8b870E"(ptr %self) unnamed_addr #1 {
start:
  %_3 = ptrtoint ptr %self to i64
  %_0 = icmp eq i64 %_3, 0
  ret i1 %_0
}

; core::ptr::const_ptr::<impl *const T>::offset::precondition_check
; Function Attrs: inlinehint nounwind nonlazybind
define internal void @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset18precondition_check17hcdfdf5278b9c9c99E"(ptr %this, i64 %count, i64 %size) unnamed_addr #1 {
start:
  %0 = call { i64, i1 } @llvm.smul.with.overflow.i64(i64 %count, i64 %size)
  %_10.0 = extractvalue { i64, i1 } %0, 0
  %_10.1 = extractvalue { i64, i1 } %0, 1
  br i1 %_10.1, label %bb3, label %bb5

bb5:                                              ; preds = %start
  %self = ptrtoint ptr %this to i64
  %1 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %_10.0)
  %_19.0 = extractvalue { i64, i1 } %1, 0
  %_19.1 = extractvalue { i64, i1 } %1, 1
  %_17 = icmp slt i64 %_10.0, 0
  %overflow = xor i1 %_19.1, %_17
  %_4 = xor i1 %overflow, true
  br i1 %_4, label %bb1, label %bb2

bb3:                                              ; preds = %start
  br label %bb2

bb2:                                              ; preds = %bb3, %bb5
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1 @alloc_0ed0763d8bf93ac79247e07858374e35, i64 210) #6
  unreachable

bb1:                                              ; preds = %bb5
  ret void
}

; Function Attrs: nounwind nonlazybind
define void @lcslen(ptr %s1, ptr %s2, i32 %l1, i32 %l2, ptr %L, ptr %B) unnamed_addr #2 {
start:
  %j = alloca [4 x i8], align 4
  %i = alloca [4 x i8], align 4
  store i32 0, ptr %i, align 4
  store i32 0, ptr %j, align 4
  store i32 1, ptr %i, align 4
  br label %bb1

bb1:                                              ; preds = %bb34, %start
  %_10 = load i32, ptr %i, align 4
  %_9 = icmp sle i32 %_10, %l1
  br i1 %_9, label %bb2, label %bb35

bb35:                                             ; preds = %bb1
  ret void

bb2:                                              ; preds = %bb1
  store i32 1, ptr %j, align 4
  br label %bb3

bb3:                                              ; preds = %bb33, %bb2
  %_12 = load i32, ptr %j, align 4
  %_11 = icmp sle i32 %_12, %l2
  br i1 %_11, label %bb4, label %bb34

bb34:                                             ; preds = %bb3
  %0 = load i32, ptr %i, align 4
  %1 = add i32 %0, 1
  store i32 %1, ptr %i, align 4
  br label %bb1

bb4:                                              ; preds = %bb3
  %_19 = load i32, ptr %i, align 4
  %_18 = sub i32 %_19, 1
  %_17 = sext i32 %_18 to i64
; call core::ptr::const_ptr::<impl *const T>::offset::precondition_check
  call void @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset18precondition_check17hcdfdf5278b9c9c99E"(ptr %s1, i64 %_17, i64 1) #7
  %_0.i68 = getelementptr inbounds i8, ptr %s1, i64 %_17
  %_409 = ptrtoint ptr %_0.i68 to i64
  %_412 = icmp eq i64 %_409, 0
  %_413 = and i1 %_412, true
  %_414 = xor i1 %_413, true
  br i1 %_414, label %bb81, label %panic

bb81:                                             ; preds = %bb4
  %_15 = load i8, ptr %_0.i68, align 1
  %_14 = sext i8 %_15 to i32
  %_25 = load i32, ptr %j, align 4
  %_24 = sub i32 %_25, 1
  %_23 = sext i32 %_24 to i64
; call core::ptr::const_ptr::<impl *const T>::offset::precondition_check
  call void @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset18precondition_check17hcdfdf5278b9c9c99E"(ptr %s2, i64 %_23, i64 1) #7
  %_0.i67 = getelementptr inbounds i8, ptr %s2, i64 %_23
  %_402 = ptrtoint ptr %_0.i67 to i64
  %_405 = icmp eq i64 %_402, 0
  %_406 = and i1 %_405, true
  %_407 = xor i1 %_406, true
  br i1 %_407, label %bb80, label %panic1

panic:                                            ; preds = %bb4
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_df966b3466bd7baedccca053f893854b) #6
  unreachable

bb80:                                             ; preds = %bb81
  %_21 = load i8, ptr %_0.i67, align 1
  %_20 = sext i8 %_21 to i32
  %_13 = icmp eq i32 %_14, %_20
  br i1 %_13, label %bb7, label %bb14

panic1:                                           ; preds = %bb81
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_75a9ceef90e510899807e5ec1c70f64f) #6
  unreachable

bb14:                                             ; preds = %bb80
  %_57 = load i32, ptr %i, align 4
  %_56 = sub i32 %_57, 1
  %_55 = sext i32 %_56 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %L, i64 %_55, i64 8) #7
  %_0.i55 = getelementptr inbounds ptr, ptr %L, i64 %_55
  %_206 = ptrtoint ptr %_0.i55 to i64
  %_209 = and i64 %_206, 7
  %_210 = icmp eq i64 %_209, 0
  br i1 %_210, label %bb51, label %panic2

bb7:                                              ; preds = %bb80
  %_32 = load i32, ptr %i, align 4
  %_31 = sub i32 %_32, 1
  %_30 = sext i32 %_31 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %L, i64 %_30, i64 8) #7
  %_0.i47 = getelementptr inbounds ptr, ptr %L, i64 %_30
  %_242 = ptrtoint ptr %_0.i47 to i64
  %_245 = and i64 %_242, 7
  %_246 = icmp eq i64 %_245, 0
  br i1 %_246, label %bb57, label %panic34

bb51:                                             ; preds = %bb14
  %_290 = ptrtoint ptr %_0.i55 to i64
  %_293 = icmp eq i64 %_290, 0
  %_294 = and i1 %_293, true
  %_295 = xor i1 %_294, true
  br i1 %_295, label %bb64, label %panic3

panic2:                                           ; preds = %bb14
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_206, ptr align 8 @alloc_e3a9357dba4c29928bb955b5b3a41e78) #6
  unreachable

bb64:                                             ; preds = %bb51
  %_53 = load ptr, ptr %_0.i55, align 8
  %_59 = load i32, ptr %j, align 4
  %_58 = sext i32 %_59 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %_53, i64 %_58, i64 4) #7
  %_0.i66 = getelementptr inbounds i32, ptr %_53, i64 %_58
  %_200 = ptrtoint ptr %_0.i66 to i64
  %_203 = and i64 %_200, 3
  %_204 = icmp eq i64 %_203, 0
  br i1 %_204, label %bb50, label %panic4

panic3:                                           ; preds = %bb51
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_e3a9357dba4c29928bb955b5b3a41e78) #6
  unreachable

bb50:                                             ; preds = %bb64
  %_297 = ptrtoint ptr %_0.i66 to i64
  %_300 = icmp eq i64 %_297, 0
  %_301 = and i1 %_300, true
  %_302 = xor i1 %_301, true
  br i1 %_302, label %bb65, label %panic5

panic4:                                           ; preds = %bb64
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_200, ptr align 8 @alloc_21acf2a806475be8e4c5f2dc59ee2812) #6
  unreachable

bb65:                                             ; preds = %bb50
  %_51 = load i32, ptr %_0.i66, align 4
  %_65 = load i32, ptr %i, align 4
  %_64 = sext i32 %_65 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %L, i64 %_64, i64 8) #7
  %_0.i54 = getelementptr inbounds ptr, ptr %L, i64 %_64
  %_194 = ptrtoint ptr %_0.i54 to i64
  %_197 = and i64 %_194, 7
  %_198 = icmp eq i64 %_197, 0
  br i1 %_198, label %bb49, label %panic6

panic5:                                           ; preds = %bb50
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_21acf2a806475be8e4c5f2dc59ee2812) #6
  unreachable

bb49:                                             ; preds = %bb65
  %_304 = ptrtoint ptr %_0.i54 to i64
  %_307 = icmp eq i64 %_304, 0
  %_308 = and i1 %_307, true
  %_309 = xor i1 %_308, true
  br i1 %_309, label %bb66, label %panic7

panic6:                                           ; preds = %bb65
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_194, ptr align 8 @alloc_8b03fecda7df9084e10ebc48c5265e14) #6
  unreachable

bb66:                                             ; preds = %bb49
  %_62 = load ptr, ptr %_0.i54, align 8
  %_68 = load i32, ptr %j, align 4
  %_67 = sub i32 %_68, 1
  %_66 = sext i32 %_67 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %_62, i64 %_66, i64 4) #7
  %_0.i65 = getelementptr inbounds i32, ptr %_62, i64 %_66
  %_188 = ptrtoint ptr %_0.i65 to i64
  %_191 = and i64 %_188, 3
  %_192 = icmp eq i64 %_191, 0
  br i1 %_192, label %bb48, label %panic8

panic7:                                           ; preds = %bb49
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_8b03fecda7df9084e10ebc48c5265e14) #6
  unreachable

bb48:                                             ; preds = %bb66
  %_311 = ptrtoint ptr %_0.i65 to i64
  %_314 = icmp eq i64 %_311, 0
  %_315 = and i1 %_314, true
  %_316 = xor i1 %_315, true
  br i1 %_316, label %bb67, label %panic9

panic8:                                           ; preds = %bb66
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_188, ptr align 8 @alloc_ae7e9fed131c07c848f96e572f018585) #6
  unreachable

bb67:                                             ; preds = %bb48
  %_60 = load i32, ptr %_0.i65, align 4
  %_50 = icmp slt i32 %_51, %_60
  br i1 %_50, label %bb19, label %bb26

panic9:                                           ; preds = %bb48
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ae7e9fed131c07c848f96e572f018585) #6
  unreachable

bb26:                                             ; preds = %bb67
  %_98 = load i32, ptr %i, align 4
  %_97 = sub i32 %_98, 1
  %_96 = sext i32 %_97 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %L, i64 %_96, i64 8) #7
  %_0.i53 = getelementptr inbounds ptr, ptr %L, i64 %_96
  %_146 = ptrtoint ptr %_0.i53 to i64
  %_149 = and i64 %_146, 7
  %_150 = icmp eq i64 %_149, 0
  br i1 %_150, label %bb41, label %panic10

bb19:                                             ; preds = %bb67
  %_74 = load i32, ptr %i, align 4
  %_73 = sext i32 %_74 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %L, i64 %_73, i64 8) #7
  %_0.i50 = getelementptr inbounds ptr, ptr %L, i64 %_73
  %_182 = ptrtoint ptr %_0.i50 to i64
  %_185 = and i64 %_182, 7
  %_186 = icmp eq i64 %_185, 0
  br i1 %_186, label %bb47, label %panic22

bb41:                                             ; preds = %bb26
  %_360 = ptrtoint ptr %_0.i53 to i64
  %_363 = icmp eq i64 %_360, 0
  %_364 = and i1 %_363, true
  %_365 = xor i1 %_364, true
  br i1 %_365, label %bb74, label %panic11

panic10:                                          ; preds = %bb26
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_146, ptr align 8 @alloc_d096542a1d72d3664193c9d59527c388) #6
  unreachable

bb74:                                             ; preds = %bb41
  %_94 = load ptr, ptr %_0.i53, align 8
  %_100 = load i32, ptr %j, align 4
  %_99 = sext i32 %_100 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %_94, i64 %_99, i64 4) #7
  %_0.i64 = getelementptr inbounds i32, ptr %_94, i64 %_99
  %_140 = ptrtoint ptr %_0.i64 to i64
  %_143 = and i64 %_140, 3
  %_144 = icmp eq i64 %_143, 0
  br i1 %_144, label %bb40, label %panic12

panic11:                                          ; preds = %bb41
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_d096542a1d72d3664193c9d59527c388) #6
  unreachable

bb40:                                             ; preds = %bb74
  %_367 = ptrtoint ptr %_0.i64 to i64
  %_370 = icmp eq i64 %_367, 0
  %_371 = and i1 %_370, true
  %_372 = xor i1 %_371, true
  br i1 %_372, label %bb75, label %panic13

panic12:                                          ; preds = %bb74
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_140, ptr align 8 @alloc_76ff1b5595f841dfc15917c94b9178bc) #6
  unreachable

bb75:                                             ; preds = %bb40
  %_92 = load i32, ptr %_0.i64, align 4
  %_105 = load i32, ptr %i, align 4
  %_104 = sext i32 %_105 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %L, i64 %_104, i64 8) #7
  %_0.i52 = getelementptr inbounds ptr, ptr %L, i64 %_104
  %_134 = ptrtoint ptr %_0.i52 to i64
  %_137 = and i64 %_134, 7
  %_138 = icmp eq i64 %_137, 0
  br i1 %_138, label %bb39, label %panic14

panic13:                                          ; preds = %bb40
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_76ff1b5595f841dfc15917c94b9178bc) #6
  unreachable

bb39:                                             ; preds = %bb75
  %_374 = ptrtoint ptr %_0.i52 to i64
  %_377 = icmp eq i64 %_374, 0
  %_378 = and i1 %_377, true
  %_379 = xor i1 %_378, true
  br i1 %_379, label %bb76, label %panic15

panic14:                                          ; preds = %bb75
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_134, ptr align 8 @alloc_1298681f131716f9049b753f50d7f28b) #6
  unreachable

bb76:                                             ; preds = %bb39
  %_102 = load ptr, ptr %_0.i52, align 8
  %_107 = load i32, ptr %j, align 4
  %_106 = sext i32 %_107 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %_102, i64 %_106, i64 4) #7
  %_0.i63 = getelementptr inbounds i32, ptr %_102, i64 %_106
  %_128 = ptrtoint ptr %_0.i63 to i64
  %_131 = and i64 %_128, 3
  %_132 = icmp eq i64 %_131, 0
  br i1 %_132, label %bb38, label %panic16

panic15:                                          ; preds = %bb39
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_1298681f131716f9049b753f50d7f28b) #6
  unreachable

bb38:                                             ; preds = %bb76
  %_381 = ptrtoint ptr %_0.i63 to i64
  %_384 = icmp eq i64 %_381, 0
  %_385 = and i1 %_384, true
  %_386 = xor i1 %_385, true
  br i1 %_386, label %bb77, label %panic17

panic16:                                          ; preds = %bb76
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_128, ptr align 8 @alloc_d99774736174f4055e49a0459cb878a0) #6
  unreachable

bb77:                                             ; preds = %bb38
  store i32 %_92, ptr %_0.i63, align 4
  %_112 = load i32, ptr %i, align 4
  %_111 = sext i32 %_112 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %B, i64 %_111, i64 8) #7
  %_0.i51 = getelementptr inbounds ptr, ptr %B, i64 %_111
  %_122 = ptrtoint ptr %_0.i51 to i64
  %_125 = and i64 %_122, 7
  %_126 = icmp eq i64 %_125, 0
  br i1 %_126, label %bb37, label %panic18

panic17:                                          ; preds = %bb38
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_d99774736174f4055e49a0459cb878a0) #6
  unreachable

bb37:                                             ; preds = %bb77
  %_388 = ptrtoint ptr %_0.i51 to i64
  %_391 = icmp eq i64 %_388, 0
  %_392 = and i1 %_391, true
  %_393 = xor i1 %_392, true
  br i1 %_393, label %bb78, label %panic19

panic18:                                          ; preds = %bb77
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_122, ptr align 8 @alloc_d0b952d8aa544fe7ccc0e2a5352e5d71) #6
  unreachable

bb78:                                             ; preds = %bb37
  %_109 = load ptr, ptr %_0.i51, align 8
  %_114 = load i32, ptr %j, align 4
  %_113 = sext i32 %_114 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %_109, i64 %_113, i64 4) #7
  %_0.i62 = getelementptr inbounds i32, ptr %_109, i64 %_113
  %_116 = ptrtoint ptr %_0.i62 to i64
  %_119 = and i64 %_116, 3
  %_120 = icmp eq i64 %_119, 0
  br i1 %_120, label %bb36, label %panic20

panic19:                                          ; preds = %bb37
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_d0b952d8aa544fe7ccc0e2a5352e5d71) #6
  unreachable

bb36:                                             ; preds = %bb78
  %_395 = ptrtoint ptr %_0.i62 to i64
  %_398 = icmp eq i64 %_395, 0
  %_399 = and i1 %_398, true
  %_400 = xor i1 %_399, true
  br i1 %_400, label %bb79, label %panic21

panic20:                                          ; preds = %bb78
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_116, ptr align 8 @alloc_ad3c1fed38447f54270b84ac9f261f3e) #6
  unreachable

bb79:                                             ; preds = %bb36
  store i32 1, ptr %_0.i62, align 4
  br label %bb33

panic21:                                          ; preds = %bb36
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ad3c1fed38447f54270b84ac9f261f3e) #6
  unreachable

bb33:                                             ; preds = %bb63, %bb73, %bb79
  %2 = load i32, ptr %j, align 4
  %3 = add i32 %2, 1
  store i32 %3, ptr %j, align 4
  br label %bb3

bb47:                                             ; preds = %bb19
  %_318 = ptrtoint ptr %_0.i50 to i64
  %_321 = icmp eq i64 %_318, 0
  %_322 = and i1 %_321, true
  %_323 = xor i1 %_322, true
  br i1 %_323, label %bb68, label %panic23

panic22:                                          ; preds = %bb19
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_182, ptr align 8 @alloc_b715feac4c7c095c23634a21fa4799b3) #6
  unreachable

bb68:                                             ; preds = %bb47
  %_71 = load ptr, ptr %_0.i50, align 8
  %_77 = load i32, ptr %j, align 4
  %_76 = sub i32 %_77, 1
  %_75 = sext i32 %_76 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %_71, i64 %_75, i64 4) #7
  %_0.i61 = getelementptr inbounds i32, ptr %_71, i64 %_75
  %_176 = ptrtoint ptr %_0.i61 to i64
  %_179 = and i64 %_176, 3
  %_180 = icmp eq i64 %_179, 0
  br i1 %_180, label %bb46, label %panic24

panic23:                                          ; preds = %bb47
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_b715feac4c7c095c23634a21fa4799b3) #6
  unreachable

bb46:                                             ; preds = %bb68
  %_325 = ptrtoint ptr %_0.i61 to i64
  %_328 = icmp eq i64 %_325, 0
  %_329 = and i1 %_328, true
  %_330 = xor i1 %_329, true
  br i1 %_330, label %bb69, label %panic25

panic24:                                          ; preds = %bb68
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_176, ptr align 8 @alloc_8b4969b6b8a9cad294a4a9667fb9a97c) #6
  unreachable

bb69:                                             ; preds = %bb46
  %_69 = load i32, ptr %_0.i61, align 4
  %_82 = load i32, ptr %i, align 4
  %_81 = sext i32 %_82 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %L, i64 %_81, i64 8) #7
  %_0.i49 = getelementptr inbounds ptr, ptr %L, i64 %_81
  %_170 = ptrtoint ptr %_0.i49 to i64
  %_173 = and i64 %_170, 7
  %_174 = icmp eq i64 %_173, 0
  br i1 %_174, label %bb45, label %panic26

panic25:                                          ; preds = %bb46
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_8b4969b6b8a9cad294a4a9667fb9a97c) #6
  unreachable

bb45:                                             ; preds = %bb69
  %_332 = ptrtoint ptr %_0.i49 to i64
  %_335 = icmp eq i64 %_332, 0
  %_336 = and i1 %_335, true
  %_337 = xor i1 %_336, true
  br i1 %_337, label %bb70, label %panic27

panic26:                                          ; preds = %bb69
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_170, ptr align 8 @alloc_d56156e59dbb775d41d52bde04e84af8) #6
  unreachable

bb70:                                             ; preds = %bb45
  %_79 = load ptr, ptr %_0.i49, align 8
  %_84 = load i32, ptr %j, align 4
  %_83 = sext i32 %_84 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %_79, i64 %_83, i64 4) #7
  %_0.i60 = getelementptr inbounds i32, ptr %_79, i64 %_83
  %_164 = ptrtoint ptr %_0.i60 to i64
  %_167 = and i64 %_164, 3
  %_168 = icmp eq i64 %_167, 0
  br i1 %_168, label %bb44, label %panic28

panic27:                                          ; preds = %bb45
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_d56156e59dbb775d41d52bde04e84af8) #6
  unreachable

bb44:                                             ; preds = %bb70
  %_339 = ptrtoint ptr %_0.i60 to i64
  %_342 = icmp eq i64 %_339, 0
  %_343 = and i1 %_342, true
  %_344 = xor i1 %_343, true
  br i1 %_344, label %bb71, label %panic29

panic28:                                          ; preds = %bb70
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_164, ptr align 8 @alloc_48126346b526073a4b8d361e5309abb5) #6
  unreachable

bb71:                                             ; preds = %bb44
  store i32 %_69, ptr %_0.i60, align 4
  %_89 = load i32, ptr %i, align 4
  %_88 = sext i32 %_89 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %B, i64 %_88, i64 8) #7
  %_0.i48 = getelementptr inbounds ptr, ptr %B, i64 %_88
  %_158 = ptrtoint ptr %_0.i48 to i64
  %_161 = and i64 %_158, 7
  %_162 = icmp eq i64 %_161, 0
  br i1 %_162, label %bb43, label %panic30

panic29:                                          ; preds = %bb44
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_48126346b526073a4b8d361e5309abb5) #6
  unreachable

bb43:                                             ; preds = %bb71
  %_346 = ptrtoint ptr %_0.i48 to i64
  %_349 = icmp eq i64 %_346, 0
  %_350 = and i1 %_349, true
  %_351 = xor i1 %_350, true
  br i1 %_351, label %bb72, label %panic31

panic30:                                          ; preds = %bb71
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_158, ptr align 8 @alloc_df63ba85b90ce7100bb0bd86b76f1d08) #6
  unreachable

bb72:                                             ; preds = %bb43
  %_86 = load ptr, ptr %_0.i48, align 8
  %_91 = load i32, ptr %j, align 4
  %_90 = sext i32 %_91 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %_86, i64 %_90, i64 4) #7
  %_0.i59 = getelementptr inbounds i32, ptr %_86, i64 %_90
  %_152 = ptrtoint ptr %_0.i59 to i64
  %_155 = and i64 %_152, 3
  %_156 = icmp eq i64 %_155, 0
  br i1 %_156, label %bb42, label %panic32

panic31:                                          ; preds = %bb43
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_df63ba85b90ce7100bb0bd86b76f1d08) #6
  unreachable

bb42:                                             ; preds = %bb72
  %_353 = ptrtoint ptr %_0.i59 to i64
  %_356 = icmp eq i64 %_353, 0
  %_357 = and i1 %_356, true
  %_358 = xor i1 %_357, true
  br i1 %_358, label %bb73, label %panic33

panic32:                                          ; preds = %bb72
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_152, ptr align 8 @alloc_4cb4dae3cb1a2f5664b47151a0db9698) #6
  unreachable

bb73:                                             ; preds = %bb42
  store i32 0, ptr %_0.i59, align 4
  br label %bb33

panic33:                                          ; preds = %bb42
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_4cb4dae3cb1a2f5664b47151a0db9698) #6
  unreachable

bb57:                                             ; preds = %bb7
  %_248 = ptrtoint ptr %_0.i47 to i64
  %_251 = icmp eq i64 %_248, 0
  %_252 = and i1 %_251, true
  %_253 = xor i1 %_252, true
  br i1 %_253, label %bb58, label %panic35

panic34:                                          ; preds = %bb7
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_242, ptr align 8 @alloc_5e0cfea7cabc952f056c5148638dc39b) #6
  unreachable

bb58:                                             ; preds = %bb57
  %_28 = load ptr, ptr %_0.i47, align 8
  %_35 = load i32, ptr %j, align 4
  %_34 = sub i32 %_35, 1
  %_33 = sext i32 %_34 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %_28, i64 %_33, i64 4) #7
  %_0.i58 = getelementptr inbounds i32, ptr %_28, i64 %_33
  %_236 = ptrtoint ptr %_0.i58 to i64
  %_239 = and i64 %_236, 3
  %_240 = icmp eq i64 %_239, 0
  br i1 %_240, label %bb56, label %panic36

panic35:                                          ; preds = %bb57
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_5e0cfea7cabc952f056c5148638dc39b) #6
  unreachable

bb56:                                             ; preds = %bb58
  %_255 = ptrtoint ptr %_0.i58 to i64
  %_258 = icmp eq i64 %_255, 0
  %_259 = and i1 %_258, true
  %_260 = xor i1 %_259, true
  br i1 %_260, label %bb59, label %panic37

panic36:                                          ; preds = %bb58
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_236, ptr align 8 @alloc_eeb76fc37752f3ed49518d9bcfbb0c68) #6
  unreachable

bb59:                                             ; preds = %bb56
  %_26 = load i32, ptr %_0.i58, align 4
  %_40 = load i32, ptr %i, align 4
  %_39 = sext i32 %_40 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %L, i64 %_39, i64 8) #7
  %_0.i46 = getelementptr inbounds ptr, ptr %L, i64 %_39
  %_230 = ptrtoint ptr %_0.i46 to i64
  %_233 = and i64 %_230, 7
  %_234 = icmp eq i64 %_233, 0
  br i1 %_234, label %bb55, label %panic38

panic37:                                          ; preds = %bb56
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_eeb76fc37752f3ed49518d9bcfbb0c68) #6
  unreachable

bb55:                                             ; preds = %bb59
  %_262 = ptrtoint ptr %_0.i46 to i64
  %_265 = icmp eq i64 %_262, 0
  %_266 = and i1 %_265, true
  %_267 = xor i1 %_266, true
  br i1 %_267, label %bb60, label %panic39

panic38:                                          ; preds = %bb59
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_230, ptr align 8 @alloc_ac1fd0ad207977473c7e60657c8230b7) #6
  unreachable

bb60:                                             ; preds = %bb55
  %_37 = load ptr, ptr %_0.i46, align 8
  %_42 = load i32, ptr %j, align 4
  %_41 = sext i32 %_42 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %_37, i64 %_41, i64 4) #7
  %_0.i57 = getelementptr inbounds i32, ptr %_37, i64 %_41
  %_224 = ptrtoint ptr %_0.i57 to i64
  %_227 = and i64 %_224, 3
  %_228 = icmp eq i64 %_227, 0
  br i1 %_228, label %bb54, label %panic40

panic39:                                          ; preds = %bb55
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ac1fd0ad207977473c7e60657c8230b7) #6
  unreachable

bb54:                                             ; preds = %bb60
  %_269 = ptrtoint ptr %_0.i57 to i64
  %_272 = icmp eq i64 %_269, 0
  %_273 = and i1 %_272, true
  %_274 = xor i1 %_273, true
  br i1 %_274, label %bb61, label %panic41

panic40:                                          ; preds = %bb60
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_224, ptr align 8 @alloc_887a7e22d0ed8d9f23b25569477e0147) #6
  unreachable

bb61:                                             ; preds = %bb54
  %4 = add i32 1, %_26
  store i32 %4, ptr %_0.i57, align 4
  %_47 = load i32, ptr %i, align 4
  %_46 = sext i32 %_47 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %B, i64 %_46, i64 8) #7
  %_0.i = getelementptr inbounds ptr, ptr %B, i64 %_46
  %_218 = ptrtoint ptr %_0.i to i64
  %_221 = and i64 %_218, 7
  %_222 = icmp eq i64 %_221, 0
  br i1 %_222, label %bb53, label %panic42

panic41:                                          ; preds = %bb54
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_887a7e22d0ed8d9f23b25569477e0147) #6
  unreachable

bb53:                                             ; preds = %bb61
  %_276 = ptrtoint ptr %_0.i to i64
  %_279 = icmp eq i64 %_276, 0
  %_280 = and i1 %_279, true
  %_281 = xor i1 %_280, true
  br i1 %_281, label %bb62, label %panic43

panic42:                                          ; preds = %bb61
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_218, ptr align 8 @alloc_f468e5a7d7099df292890af5af18c1f3) #6
  unreachable

bb62:                                             ; preds = %bb53
  %_44 = load ptr, ptr %_0.i, align 8
  %_49 = load i32, ptr %j, align 4
  %_48 = sext i32 %_49 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %_44, i64 %_48, i64 4) #7
  %_0.i56 = getelementptr inbounds i32, ptr %_44, i64 %_48
  %_212 = ptrtoint ptr %_0.i56 to i64
  %_215 = and i64 %_212, 3
  %_216 = icmp eq i64 %_215, 0
  br i1 %_216, label %bb52, label %panic44

panic43:                                          ; preds = %bb53
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_f468e5a7d7099df292890af5af18c1f3) #6
  unreachable

bb52:                                             ; preds = %bb62
  %_283 = ptrtoint ptr %_0.i56 to i64
  %_286 = icmp eq i64 %_283, 0
  %_287 = and i1 %_286, true
  %_288 = xor i1 %_287, true
  br i1 %_288, label %bb63, label %panic45

panic44:                                          ; preds = %bb62
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_212, ptr align 8 @alloc_4058b37b4917f67330b01d44dc22ba5f) #6
  unreachable

bb63:                                             ; preds = %bb52
  store i32 2, ptr %_0.i56, align 4
  br label %bb33

panic45:                                          ; preds = %bb52
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_4058b37b4917f67330b01d44dc22ba5f) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define ptr @lcsbuild(ptr %s1, i32 %l1, i32 %l2, ptr %L, ptr %B) unnamed_addr #2 {
start:
  %lcs = alloca [8 x i8], align 8
  %lcsl = alloca [4 x i8], align 4
  %j = alloca [4 x i8], align 4
  %i = alloca [4 x i8], align 4
  %_0 = alloca [8 x i8], align 8
  store i32 0, ptr %i, align 4
  store i32 0, ptr %j, align 4
  store i32 0, ptr %lcsl, align 4
  store ptr null, ptr %lcs, align 8
  %_14 = sext i32 %l1 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %L, i64 %_14, i64 8) #7
  %_0.i15 = getelementptr inbounds ptr, ptr %L, i64 %_14
  %_97 = ptrtoint ptr %_0.i15 to i64
  %_100 = and i64 %_97, 7
  %_101 = icmp eq i64 %_100, 0
  br i1 %_101, label %bb29, label %panic

bb29:                                             ; preds = %start
  %_103 = ptrtoint ptr %_0.i15 to i64
  %_106 = icmp eq i64 %_103, 0
  %_107 = and i1 %_106, true
  %_108 = xor i1 %_107, true
  br i1 %_108, label %bb30, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_97, ptr align 8 @alloc_c3657c61bd9fd847d2ec6242689de27a) #6
  unreachable

bb30:                                             ; preds = %bb29
  %_12 = load ptr, ptr %_0.i15, align 8
  %_15 = sext i32 %l2 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %_12, i64 %_15, i64 4) #7
  %_0.i18 = getelementptr inbounds i32, ptr %_12, i64 %_15
  %_91 = ptrtoint ptr %_0.i18 to i64
  %_94 = and i64 %_91, 3
  %_95 = icmp eq i64 %_94, 0
  br i1 %_95, label %bb28, label %panic2

panic1:                                           ; preds = %bb29
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_c3657c61bd9fd847d2ec6242689de27a) #6
  unreachable

bb28:                                             ; preds = %bb30
  %_110 = ptrtoint ptr %_0.i18 to i64
  %_113 = icmp eq i64 %_110, 0
  %_114 = and i1 %_113, true
  %_115 = xor i1 %_114, true
  br i1 %_115, label %bb31, label %panic3

panic2:                                           ; preds = %bb30
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_91, ptr align 8 @alloc_96ff3bfa7640bb511ddc98f53beef547) #6
  unreachable

bb31:                                             ; preds = %bb28
  %_10 = load i32, ptr %_0.i18, align 4
  store i32 %_10, ptr %lcsl, align 4
  %_19 = load i32, ptr %lcsl, align 4
  %_18 = add i32 %_19, 1
  %_17 = sext i32 %_18 to i64
  %_16 = call ptr @calloc(i64 %_17, i64 1) #7
  store ptr %_16, ptr %lcs, align 8
  %_23 = load ptr, ptr %lcs, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_22 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h3a1a2d3929c8b870E"(ptr %_23) #7
  br i1 %_22, label %bb6, label %bb8

panic3:                                           ; preds = %bb28
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_96ff3bfa7640bb511ddc98f53beef547) #6
  unreachable

bb8:                                              ; preds = %bb31
  store i32 %l1, ptr %i, align 4
  store i32 %l2, ptr %j, align 4
  br label %bb9

bb6:                                              ; preds = %bb31
  call void @perror(ptr @alloc_171088437150864a6d651f2da99db09f) #7
  store ptr null, ptr %_0, align 8
  br label %bb23

bb9:                                              ; preds = %bb36, %bb20, %bb21, %bb8
  %_30 = load i32, ptr %i, align 4
  %_29 = icmp sgt i32 %_30, 0
  br i1 %_29, label %bb10, label %bb22

bb22:                                             ; preds = %bb10, %bb9
  %0 = load ptr, ptr %lcs, align 8
  store ptr %0, ptr %_0, align 8
  br label %bb23

bb10:                                             ; preds = %bb9
  %_32 = load i32, ptr %j, align 4
  %_31 = icmp sgt i32 %_32, 0
  br i1 %_31, label %bb11, label %bb22

bb11:                                             ; preds = %bb10
  %_39 = load i32, ptr %i, align 4
  %_38 = sext i32 %_39 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %B, i64 %_38, i64 8) #7
  %_0.i14 = getelementptr inbounds ptr, ptr %B, i64 %_38
  %_85 = ptrtoint ptr %_0.i14 to i64
  %_88 = and i64 %_85, 7
  %_89 = icmp eq i64 %_88, 0
  br i1 %_89, label %bb27, label %panic4

bb23:                                             ; preds = %bb6, %bb22
  %1 = load ptr, ptr %_0, align 8
  ret ptr %1

bb27:                                             ; preds = %bb11
  %_117 = ptrtoint ptr %_0.i14 to i64
  %_120 = icmp eq i64 %_117, 0
  %_121 = and i1 %_120, true
  %_122 = xor i1 %_121, true
  br i1 %_122, label %bb32, label %panic5

panic4:                                           ; preds = %bb11
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_85, ptr align 8 @alloc_ed51078e6dc684779de3934d5e746b2a) #6
  unreachable

bb32:                                             ; preds = %bb27
  %_36 = load ptr, ptr %_0.i14, align 8
  %_41 = load i32, ptr %j, align 4
  %_40 = sext i32 %_41 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %_36, i64 %_40, i64 4) #7
  %_0.i17 = getelementptr inbounds i32, ptr %_36, i64 %_40
  %_79 = ptrtoint ptr %_0.i17 to i64
  %_82 = and i64 %_79, 3
  %_83 = icmp eq i64 %_82, 0
  br i1 %_83, label %bb26, label %panic6

panic5:                                           ; preds = %bb27
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ed51078e6dc684779de3934d5e746b2a) #6
  unreachable

bb26:                                             ; preds = %bb32
  %_124 = ptrtoint ptr %_0.i17 to i64
  %_127 = icmp eq i64 %_124, 0
  %_128 = and i1 %_127, true
  %_129 = xor i1 %_128, true
  br i1 %_129, label %bb33, label %panic7

panic6:                                           ; preds = %bb32
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_79, ptr align 8 @alloc_a6a8a15d99d2f9a899c456107d3ab757) #6
  unreachable

bb33:                                             ; preds = %bb26
  %_34 = load i32, ptr %_0.i17, align 4
  %_33 = icmp eq i32 %_34, 2
  br i1 %_33, label %bb14, label %bb17

panic7:                                           ; preds = %bb26
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_a6a8a15d99d2f9a899c456107d3ab757) #6
  unreachable

bb17:                                             ; preds = %bb33
  %_60 = load i32, ptr %i, align 4
  %_59 = sext i32 %_60 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %B, i64 %_59, i64 8) #7
  %_0.i = getelementptr inbounds ptr, ptr %B, i64 %_59
  %_73 = ptrtoint ptr %_0.i to i64
  %_76 = and i64 %_73, 7
  %_77 = icmp eq i64 %_76, 0
  br i1 %_77, label %bb25, label %panic8

bb14:                                             ; preds = %bb33
  %2 = load i32, ptr %lcsl, align 4
  %3 = sub i32 %2, 1
  store i32 %3, ptr %lcsl, align 4
  %_47 = load i32, ptr %i, align 4
  %_46 = sub i32 %_47, 1
  %_45 = sext i32 %_46 to i64
; call core::ptr::const_ptr::<impl *const T>::offset::precondition_check
  call void @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset18precondition_check17hcdfdf5278b9c9c99E"(ptr %s1, i64 %_45, i64 1) #7
  %_0.i20 = getelementptr inbounds i8, ptr %s1, i64 %_45
  %_152 = ptrtoint ptr %_0.i20 to i64
  %_155 = icmp eq i64 %_152, 0
  %_156 = and i1 %_155, true
  %_157 = xor i1 %_156, true
  br i1 %_157, label %bb37, label %panic12

bb25:                                             ; preds = %bb17
  %_131 = ptrtoint ptr %_0.i to i64
  %_134 = icmp eq i64 %_131, 0
  %_135 = and i1 %_134, true
  %_136 = xor i1 %_135, true
  br i1 %_136, label %bb34, label %panic9

panic8:                                           ; preds = %bb17
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_73, ptr align 8 @alloc_8b6dc6b0806fc8c5f60665f6e75fc44a) #6
  unreachable

bb34:                                             ; preds = %bb25
  %_57 = load ptr, ptr %_0.i, align 8
  %_62 = load i32, ptr %j, align 4
  %_61 = sext i32 %_62 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %_57, i64 %_61, i64 4) #7
  %_0.i16 = getelementptr inbounds i32, ptr %_57, i64 %_61
  %_67 = ptrtoint ptr %_0.i16 to i64
  %_70 = and i64 %_67, 3
  %_71 = icmp eq i64 %_70, 0
  br i1 %_71, label %bb24, label %panic10

panic9:                                           ; preds = %bb25
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_8b6dc6b0806fc8c5f60665f6e75fc44a) #6
  unreachable

bb24:                                             ; preds = %bb34
  %_138 = ptrtoint ptr %_0.i16 to i64
  %_141 = icmp eq i64 %_138, 0
  %_142 = and i1 %_141, true
  %_143 = xor i1 %_142, true
  br i1 %_143, label %bb35, label %panic11

panic10:                                          ; preds = %bb34
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_67, ptr align 8 @alloc_1f89834aa51633d5e835100aeafb1684) #6
  unreachable

bb35:                                             ; preds = %bb24
  %_55 = load i32, ptr %_0.i16, align 4
  %_54 = icmp eq i32 %_55, 0
  br i1 %_54, label %bb20, label %bb21

panic11:                                          ; preds = %bb24
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_1f89834aa51633d5e835100aeafb1684) #6
  unreachable

bb21:                                             ; preds = %bb35
  %_65 = load i32, ptr %i, align 4
  %4 = sub i32 %_65, 1
  store i32 %4, ptr %i, align 4
  br label %bb9

bb20:                                             ; preds = %bb35
  %_64 = load i32, ptr %j, align 4
  %5 = sub i32 %_64, 1
  store i32 %5, ptr %j, align 4
  br label %bb9

bb37:                                             ; preds = %bb14
  %_43 = load i8, ptr %_0.i20, align 1
  %_49 = load ptr, ptr %lcs, align 8
  %_51 = load i32, ptr %lcsl, align 4
  %_50 = sext i32 %_51 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17ha0024f3793f1cad5E"(ptr %_49, i64 %_50, i64 1) #7
  %_0.i19 = getelementptr inbounds i8, ptr %_49, i64 %_50
  %_145 = ptrtoint ptr %_0.i19 to i64
  %_148 = icmp eq i64 %_145, 0
  %_149 = and i1 %_148, true
  %_150 = xor i1 %_149, true
  br i1 %_150, label %bb36, label %panic13

panic12:                                          ; preds = %bb14
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_a07ff17538d754295cd92a368819e7e4) #6
  unreachable

bb36:                                             ; preds = %bb37
  store i8 %_43, ptr %_0.i19, align 1
  %_52 = load i32, ptr %i, align 4
  %6 = sub i32 %_52, 1
  store i32 %6, ptr %i, align 4
  %_53 = load i32, ptr %j, align 4
  %7 = sub i32 %_53, 1
  store i32 %7, ptr %j, align 4
  br label %bb9

panic13:                                          ; preds = %bb37
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_8f226039eb518008340a7477715fa328) #6
  unreachable
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.smul.with.overflow.i64(i64, i64) #3

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.uadd.with.overflow.i64(i64, i64) #3

; core::panicking::panic_nounwind
; Function Attrs: cold noinline noreturn nounwind nonlazybind
declare void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1, i64) unnamed_addr #4

; core::panicking::panic_null_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8) unnamed_addr #5

; core::panicking::panic_misaligned_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64, i64, ptr align 8) unnamed_addr #5

; Function Attrs: nounwind nonlazybind
declare ptr @calloc(i64, i64) unnamed_addr #2

; Function Attrs: nounwind nonlazybind
declare void @perror(ptr) unnamed_addr #2

attributes #0 = { cold nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #1 = { inlinehint nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #2 = { nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #3 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #4 = { cold noinline noreturn nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #5 = { cold minsize noinline noreturn nounwind nonlazybind optsize "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #6 = { noreturn nounwind }
attributes #7 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.ident = !{!2}

!0 = !{i32 8, !"PIC Level", i32 2}
!1 = !{i32 2, !"RtLibUseGOT", i32 1}
!2 = !{!"rustc version 1.88.0-nightly (0b45675cf 2025-03-31)"}
