// Seed: 3745399660
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    input tri id_2
);
  wire [-1 : 1 'b0 %  -1] id_4, id_5, id_6[1 : -1];
endmodule
module module_1 #(
    parameter id_0  = 32'd39,
    parameter id_1  = 32'd25,
    parameter id_11 = 32'd90,
    parameter id_15 = 32'd36
) (
    output tri0 _id_0,
    input tri1 _id_1,
    input tri id_2,
    output supply1 id_3,
    output tri0 id_4,
    output supply1 id_5,
    input wire id_6[id_1 : id_15],
    input wand id_7,
    input wor id_8,
    output wor id_9,
    input tri1 id_10,
    input wire _id_11,
    input uwire id_12,
    input wor id_13,
    output wand id_14,
    output supply0 _id_15,
    input tri id_16,
    input wor id_17,
    input wire id_18,
    input wor id_19,
    output wand id_20,
    output supply1 id_21,
    input tri0 id_22,
    input tri0 id_23[-1 : id_0  <  id_11],
    output wire id_24
);
  wire id_26;
  logic id_27 = id_13, id_28;
  module_0 modCall_1 (
      id_20,
      id_21,
      id_17
  );
endmodule
