// Seed: 3722382737
module module_0;
  tri1 id_1;
  assign id_1 = id_1;
  assign id_1 = ~id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge id_11) begin : LABEL_0
    id_3 <= (id_21) == id_12;
  end
  wor  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  =  1  ||  1  ;
  always @(posedge 1'b0 or id_9) id_7 <= id_9;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
  assign #1 id_36 = id_4[1'd0];
  assign id_7 = id_24 == (1 & 1);
endmodule
