laczenie_LCD.v,verilog,xil_defaultlib,../../../bd/design_lcd/ipshared/d50d/src/laczenie_LCD.v,
design_lcd_laczenie_LCD_0_0.v,verilog,xil_defaultlib,../../../bd/design_lcd/ip/design_lcd_laczenie_LCD_0_0/sim/design_lcd_laczenie_LCD_0_0.v,
lcd_putchar_8.v,verilog,xil_defaultlib,../../../bd/design_lcd/ipshared/bc99/src/lcd_putchar_8.v,
design_lcd_lcd_putchar_8_0_0.v,verilog,xil_defaultlib,../../../bd/design_lcd/ip/design_lcd_lcd_putchar_8_0_0/sim/design_lcd_lcd_putchar_8_0_0.v,
design_lcd.v,verilog,xil_defaultlib,../../../bd/design_lcd/sim/design_lcd.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
