<stg><name>StreamingMatrixVecto.3</name>


<trans_list>

<trans id="351" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="3" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="28" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:0  %accPopCount_V = alloca i16

]]></Node>
<StgValue><ssdm name="accPopCount_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:1  %accPopCount_V_0_1 = alloca i16

]]></Node>
<StgValue><ssdm name="accPopCount_V_0_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:2  %accPopCount_V_0_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accPopCount_V_0_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:3  %accPopCount_V_0_3 = alloca i16

]]></Node>
<StgValue><ssdm name="accPopCount_V_0_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:4  %accPopCount_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="accPopCount_V_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:5  %accPopCount_V_1_1 = alloca i16

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:6  %accPopCount_V_1_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:7  %accPopCount_V_1_3 = alloca i16

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop4.preheader:8  call void (...)* @_ssdm_op_SpecMemCore([64 x i24]* %thresMem_3_V, [1 x i8]* @p_str, [15 x i8]* @p_str56, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop4.preheader:9  call void (...)* @_ssdm_op_SpecMemCore([64 x i24]* %thresMem_2_V, [1 x i8]* @p_str, [15 x i8]* @p_str56, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop4.preheader:10  call void (...)* @_ssdm_op_SpecMemCore([64 x i24]* %thresMem_1_V, [1 x i8]* @p_str, [15 x i8]* @p_str56, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayctor.loop4.preheader:11  call void (...)* @_ssdm_op_SpecMemCore([64 x i24]* %thresMem_0_V, [1 x i8]* @p_str, [15 x i8]* @p_str56, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:12  call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:13  call void (...)* @_ssdm_op_SpecInterface(i4* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:14  %inputBuf_V = alloca [72 x i32], align 4

]]></Node>
<StgValue><ssdm name="inputBuf_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4.preheader:15  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %in_idx = phi i2 [ 0, %arrayctor.loop4.preheader ], [ %in_idx_4, %.preheader616.preheader ]

]]></Node>
<StgValue><ssdm name="in_idx"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %tmp = icmp eq i2 %in_idx, -2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %in_idx_4 = add i2 %in_idx, 1

]]></Node>
<StgValue><ssdm name="in_idx_4"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader, label %.preheader616.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16">
<![CDATA[
.preheader616.preheader:0  %accPopCount_V_load91 = load i16* %accPopCount_V

]]></Node>
<StgValue><ssdm name="accPopCount_V_load91"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16">
<![CDATA[
.preheader616.preheader:1  %accPopCount_V_0_1_lo_4 = load i16* %accPopCount_V_0_1

]]></Node>
<StgValue><ssdm name="accPopCount_V_0_1_lo_4"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16">
<![CDATA[
.preheader616.preheader:2  %accPopCount_V_0_2_lo_4 = load i16* %accPopCount_V_0_2

]]></Node>
<StgValue><ssdm name="accPopCount_V_0_2_lo_4"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16">
<![CDATA[
.preheader616.preheader:3  %accPopCount_V_0_3_lo_4 = load i16* %accPopCount_V_0_3

]]></Node>
<StgValue><ssdm name="accPopCount_V_0_3_lo_4"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16">
<![CDATA[
.preheader616.preheader:4  %accPopCount_V_1_load_5 = load i16* %accPopCount_V_1

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_load_5"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16">
<![CDATA[
.preheader616.preheader:5  %accPopCount_V_1_1_lo_4 = load i16* %accPopCount_V_1_1

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_1_lo_4"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16">
<![CDATA[
.preheader616.preheader:6  %accPopCount_V_1_2_lo_4 = load i16* %accPopCount_V_1_2

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_2_lo_4"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16">
<![CDATA[
.preheader616.preheader:7  %accPopCount_V_1_3_lo_4 = load i16* %accPopCount_V_1_3

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_3_lo_4"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="2">
<![CDATA[
.preheader616.preheader:8  %tmp_1205 = trunc i2 %in_idx to i1

]]></Node>
<StgValue><ssdm name="tmp_1205"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader616.preheader:9  %accPopCount_V_1_0_1 = select i1 %tmp_1205, i16 0, i16 %accPopCount_V_1_load_5

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_0_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader616.preheader:10  %accPopCount_V_0_0_1 = select i1 %tmp_1205, i16 %accPopCount_V_load91, i16 0

]]></Node>
<StgValue><ssdm name="accPopCount_V_0_0_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader616.preheader:11  %accPopCount_V_1_1_1 = select i1 %tmp_1205, i16 0, i16 %accPopCount_V_1_1_lo_4

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_1_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader616.preheader:12  %accPopCount_V_0_1_1 = select i1 %tmp_1205, i16 %accPopCount_V_0_1_lo_4, i16 0

]]></Node>
<StgValue><ssdm name="accPopCount_V_0_1_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader616.preheader:13  %accPopCount_V_1_2_1 = select i1 %tmp_1205, i16 0, i16 %accPopCount_V_1_2_lo_4

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_2_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader616.preheader:14  %accPopCount_V_0_2_1 = select i1 %tmp_1205, i16 %accPopCount_V_0_2_lo_4, i16 0

]]></Node>
<StgValue><ssdm name="accPopCount_V_0_2_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader616.preheader:15  %accPopCount_V_1_3_1 = select i1 %tmp_1205, i16 0, i16 %accPopCount_V_1_3_lo_4

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_3_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader616.preheader:16  %accPopCount_V_0_3_1 = select i1 %tmp_1205, i16 %accPopCount_V_0_3_lo_4, i16 0

]]></Node>
<StgValue><ssdm name="accPopCount_V_0_3_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader616.preheader:17  store i16 %accPopCount_V_1_3_1, i16* %accPopCount_V_1_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader616.preheader:18  store i16 %accPopCount_V_1_2_1, i16* %accPopCount_V_1_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader616.preheader:19  store i16 %accPopCount_V_1_1_1, i16* %accPopCount_V_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader616.preheader:20  store i16 %accPopCount_V_1_0_1, i16* %accPopCount_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader616.preheader:21  store i16 %accPopCount_V_0_3_1, i16* %accPopCount_V_0_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader616.preheader:22  store i16 %accPopCount_V_0_2_1, i16* %accPopCount_V_0_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader616.preheader:23  store i16 %accPopCount_V_0_1_1, i16* %accPopCount_V_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader616.preheader:24  store i16 %accPopCount_V_0_0_1, i16* %accPopCount_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
.preheader616.preheader:25  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:0  %accPopCount_V_load = load i16* %accPopCount_V

]]></Node>
<StgValue><ssdm name="accPopCount_V_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:1  %accPopCount_V_0_1_lo = load i16* %accPopCount_V_0_1

]]></Node>
<StgValue><ssdm name="accPopCount_V_0_1_lo"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:2  %accPopCount_V_0_2_lo = load i16* %accPopCount_V_0_2

]]></Node>
<StgValue><ssdm name="accPopCount_V_0_2_lo"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:3  %accPopCount_V_0_3_lo = load i16* %accPopCount_V_0_3

]]></Node>
<StgValue><ssdm name="accPopCount_V_0_3_lo"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:4  %accPopCount_V_1_load = load i16* %accPopCount_V_1

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:5  %accPopCount_V_1_1_lo = load i16* %accPopCount_V_1_1

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_1_lo"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:6  %accPopCount_V_1_2_lo = load i16* %accPopCount_V_1_2

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_2_lo"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:7  %accPopCount_V_1_3_lo = load i16* %accPopCount_V_1_3

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_3_lo"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:8  %sf = alloca i32

]]></Node>
<StgValue><ssdm name="sf"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:9  %accPopCount_0_0_V_4 = alloca i16

]]></Node>
<StgValue><ssdm name="accPopCount_0_0_V_4"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:10  %accPopCount_0_1_V_4 = alloca i16

]]></Node>
<StgValue><ssdm name="accPopCount_0_1_V_4"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:11  %accPopCount_0_2_V_4 = alloca i16

]]></Node>
<StgValue><ssdm name="accPopCount_0_2_V_4"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:12  %accPopCount_0_3_V_4 = alloca i16

]]></Node>
<StgValue><ssdm name="accPopCount_0_3_V_4"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:13  %accPopCount_V_1_0_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_0_2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:14  %accPopCount_V_1_1_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_1_2"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:15  %accPopCount_V_1_2_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_2_2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:16  %accPopCount_V_1_3_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_3_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:17  store i16 %accPopCount_V_1_3_lo, i16* %accPopCount_V_1_3_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:18  store i16 %accPopCount_V_1_2_lo, i16* %accPopCount_V_1_2_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:19  store i16 %accPopCount_V_1_1_lo, i16* %accPopCount_V_1_1_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:20  store i16 %accPopCount_V_1_load, i16* %accPopCount_V_1_0_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:21  store i16 %accPopCount_V_0_3_lo, i16* %accPopCount_0_3_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:22  store i16 %accPopCount_V_0_2_lo, i16* %accPopCount_0_2_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:23  store i16 %accPopCount_V_0_1_lo, i16* %accPopCount_0_1_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:24  store i16 %accPopCount_V_load, i16* %accPopCount_0_0_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:25  store i32 0, i32* %sf

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:26  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0:0  %nf = phi i32 [ %p_nf_1, %._crit_edge ], [ 0, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader ]

]]></Node>
<StgValue><ssdm name="nf"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0:1  %i8 = phi i15 [ %i, %._crit_edge ], [ 0, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader ]

]]></Node>
<StgValue><ssdm name="i8"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0:2  %exitcond = icmp eq i15 %i8, -12032

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0:3  %empty_1170 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20736, i64 20736, i64 20736)

]]></Node>
<StgValue><ssdm name="empty_1170"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0:4  %i = add i15 %i8, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0:5  br i1 %exitcond, label %5, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
:1  %sf_load = load i32* %sf

]]></Node>
<StgValue><ssdm name="sf_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %sf_5 = add i32 1, %sf_load

]]></Node>
<StgValue><ssdm name="sf_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str117)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_s = icmp eq i32 %nf, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
:3  %sf_load83 = load i32* %sf

]]></Node>
<StgValue><ssdm name="sf_load83"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_s, label %3, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_1206 = shl i32 %nf, 5

]]></Node>
<StgValue><ssdm name="tmp_1206"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_1207 = shl i32 %nf, 2

]]></Node>
<StgValue><ssdm name="tmp_1207"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp1 = add i32 %tmp_1207, %sf_load

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_60 = add i32 %tmp1, %tmp_1206

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_62 = icmp eq i32 %sf_5, 36

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:38  br i1 %tmp_62, label %.preheader613.preheader.0, label %.._crit_edge_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge_crit_edge:4  store i32 %sf_5, i32* %sf

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge_crit_edge:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader613.preheader.0:100  %nf_5 = add i32 %nf, 1

]]></Node>
<StgValue><ssdm name="nf_5"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader613.preheader.0:109  store i32 0, i32* %sf

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
.preheader613.preheader.0:110  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_58 = zext i32 %sf_load83 to i64

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %inputBuf_V_addr_4 = getelementptr [72 x i32]* %inputBuf_V, i64 0, i64 %tmp_58

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_4"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="7">
<![CDATA[
:2  %inputBuf_V_load = load i32* %inputBuf_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="inputBuf_V_load"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_61 = zext i32 %tmp_60 to i64

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %weightMem_0_V_addr = getelementptr [2304 x i32]* %weightMem_0_V, i64 0, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="weightMem_0_V_addr"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="12">
<![CDATA[
:12  %weightMem_0_V_load = load i32* %weightMem_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="weightMem_0_V_load"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %weightMem_1_V_addr = getelementptr [2304 x i32]* %weightMem_1_V, i64 0, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="weightMem_1_V_addr"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="12">
<![CDATA[
:19  %weightMem_1_V_load = load i32* %weightMem_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="weightMem_1_V_load"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="32">
<![CDATA[
.preheader613.preheader.0:26  %tmp_63 = zext i32 %nf to i64

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:0  %nf_1 = phi i32 [ %nf_5, %.preheader613.preheader.0 ], [ %nf, %.._crit_edge_crit_edge ]

]]></Node>
<StgValue><ssdm name="nf_1"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %tmp_64 = icmp eq i32 %nf_1, 64

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:2  %p_nf_1 = select i1 %tmp_64, i32 0, i32 %nf_1

]]></Node>
<StgValue><ssdm name="p_nf_1"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:3  %empty_1175 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str117, i32 %tmp_59)

]]></Node>
<StgValue><ssdm name="empty_1175"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:4  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="143" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="7">
<![CDATA[
:2  %inputBuf_V_load = load i32* %inputBuf_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="inputBuf_V_load"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_57 = zext i32 %sf_load83 to i64

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %inputBuf_V_addr = getelementptr [72 x i32]* %inputBuf_V, i64 0, i64 %tmp_57

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:3  store i32 %tmp_V, i32* %inputBuf_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="12">
<![CDATA[
:12  %weightMem_0_V_load = load i32* %weightMem_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="weightMem_0_V_load"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="12">
<![CDATA[
:19  %weightMem_1_V_load = load i32* %weightMem_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="weightMem_1_V_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %p_s = phi i32 [ %tmp_V, %3 ], [ %inputBuf_V_load, %4 ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %p_1 = xor i32 %p_s, -1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %masked_V = xor i32 %weightMem_0_V_load, %p_1

]]></Node>
<StgValue><ssdm name="masked_V"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %masked_V_0_1 = xor i32 %weightMem_1_V_load, %p_1

]]></Node>
<StgValue><ssdm name="masked_V_0_1"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %weightMem_2_V_addr = getelementptr [2304 x i32]* %weightMem_2_V, i64 0, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="weightMem_2_V_addr"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="12">
<![CDATA[
:25  %weightMem_2_V_load = load i32* %weightMem_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="weightMem_2_V_load"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %weightMem_3_V_addr = getelementptr [2304 x i32]* %weightMem_3_V, i64 0, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="weightMem_3_V_addr"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="12">
<![CDATA[
:31  %weightMem_3_V_load = load i32* %weightMem_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="weightMem_3_V_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="159" st_id="8" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:15  %p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:21  %p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)

]]></Node>
<StgValue><ssdm name="p_0_1"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="12">
<![CDATA[
:25  %weightMem_2_V_load = load i32* %weightMem_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="weightMem_2_V_load"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %masked_V_0_2 = xor i32 %weightMem_2_V_load, %p_1

]]></Node>
<StgValue><ssdm name="masked_V_0_2"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="12">
<![CDATA[
:31  %weightMem_3_V_load = load i32* %weightMem_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="weightMem_3_V_load"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %masked_V_0_3 = xor i32 %weightMem_3_V_load, %p_1

]]></Node>
<StgValue><ssdm name="masked_V_0_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="165" st_id="9" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:15  %p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:21  %p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)

]]></Node>
<StgValue><ssdm name="p_0_1"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:27  %p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)

]]></Node>
<StgValue><ssdm name="p_0_2"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:33  %p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)

]]></Node>
<StgValue><ssdm name="p_0_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="169" st_id="10" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:15  %p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:21  %p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)

]]></Node>
<StgValue><ssdm name="p_0_1"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:27  %p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)

]]></Node>
<StgValue><ssdm name="p_0_2"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:33  %p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)

]]></Node>
<StgValue><ssdm name="p_0_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="173" st_id="11" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:15  %p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:21  %p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)

]]></Node>
<StgValue><ssdm name="p_0_1"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:27  %p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)

]]></Node>
<StgValue><ssdm name="p_0_2"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:33  %p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)

]]></Node>
<StgValue><ssdm name="p_0_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="177" st_id="12" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:15  %p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:21  %p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)

]]></Node>
<StgValue><ssdm name="p_0_1"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:27  %p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)

]]></Node>
<StgValue><ssdm name="p_0_2"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:33  %p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)

]]></Node>
<StgValue><ssdm name="p_0_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="181" st_id="13" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:15  %p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:21  %p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)

]]></Node>
<StgValue><ssdm name="p_0_1"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:27  %p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)

]]></Node>
<StgValue><ssdm name="p_0_2"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:33  %p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)

]]></Node>
<StgValue><ssdm name="p_0_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="185" st_id="14" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:15  %p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:21  %p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)

]]></Node>
<StgValue><ssdm name="p_0_1"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:27  %p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)

]]></Node>
<StgValue><ssdm name="p_0_2"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:33  %p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)

]]></Node>
<StgValue><ssdm name="p_0_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16">
<![CDATA[
:2  %accPopCount_0_0_V_4_1171 = load i16* %accPopCount_0_0_V_4

]]></Node>
<StgValue><ssdm name="accPopCount_0_0_V_4_1171"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16">
<![CDATA[
:3  %accPopCount_0_1_V_4_1172 = load i16* %accPopCount_0_1_V_4

]]></Node>
<StgValue><ssdm name="accPopCount_0_1_V_4_1172"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="7">
<![CDATA[
:16  %accPopCount_0_0_V_s = sext i7 %p_0 to i16

]]></Node>
<StgValue><ssdm name="accPopCount_0_0_V_s"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %accPopCount_0_0_V = add i16 %accPopCount_0_0_V_4_1171, %accPopCount_0_0_V_s

]]></Node>
<StgValue><ssdm name="accPopCount_0_0_V"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="7">
<![CDATA[
:22  %accPopCount_0_1_V_s = sext i7 %p_0_1 to i16

]]></Node>
<StgValue><ssdm name="accPopCount_0_1_V_s"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:23  %accPopCount_0_1_V = add i16 %accPopCount_0_1_V_4_1172, %accPopCount_0_1_V_s

]]></Node>
<StgValue><ssdm name="accPopCount_0_1_V"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:27  %p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)

]]></Node>
<StgValue><ssdm name="p_0_2"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="7" op_1_bw="32">
<![CDATA[
:33  %p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)

]]></Node>
<StgValue><ssdm name="p_0_3"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.._crit_edge_crit_edge:2  store i16 %accPopCount_0_1_V, i16* %accPopCount_0_1_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.._crit_edge_crit_edge:3  store i16 %accPopCount_0_0_V, i16* %accPopCount_0_0_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader613.preheader.0:107  store i16 0, i16* %accPopCount_0_1_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader613.preheader.0:108  store i16 0, i16* %accPopCount_0_0_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16">
<![CDATA[
:4  %accPopCount_0_2_V_4_1173 = load i16* %accPopCount_0_2_V_4

]]></Node>
<StgValue><ssdm name="accPopCount_0_2_V_4_1173"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16">
<![CDATA[
:5  %accPopCount_0_3_V_4_1174 = load i16* %accPopCount_0_3_V_4

]]></Node>
<StgValue><ssdm name="accPopCount_0_3_V_4_1174"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="7">
<![CDATA[
:28  %accPopCount_0_2_V_s = sext i7 %p_0_2 to i16

]]></Node>
<StgValue><ssdm name="accPopCount_0_2_V_s"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:29  %accPopCount_0_2_V = add i16 %accPopCount_0_2_V_4_1173, %accPopCount_0_2_V_s

]]></Node>
<StgValue><ssdm name="accPopCount_0_2_V"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="7">
<![CDATA[
:34  %accPopCount_0_3_V_s = sext i7 %p_0_3 to i16

]]></Node>
<StgValue><ssdm name="accPopCount_0_3_V_s"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:35  %accPopCount_0_3_V = add i16 %accPopCount_0_3_V_4_1174, %accPopCount_0_3_V_s

]]></Node>
<StgValue><ssdm name="accPopCount_0_3_V"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.._crit_edge_crit_edge:0  store i16 %accPopCount_0_3_V, i16* %accPopCount_0_3_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.._crit_edge_crit_edge:1  store i16 %accPopCount_0_2_V, i16* %accPopCount_0_2_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="16">
<![CDATA[
.preheader613.preheader.0:4  %tmp_65 = sext i16 %accPopCount_0_0_V to i24

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="24">
<![CDATA[
.preheader613.preheader.0:5  %means_in4_V_0_load = load i24* @means_in4_V_0, align 4

]]></Node>
<StgValue><ssdm name="means_in4_V_0_load"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:6  %tmp_68 = mul i24 %tmp_65, %means_in4_V_0_load

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="24" op_0_bw="16">
<![CDATA[
.preheader613.preheader.0:7  %tmp_167_0_1 = sext i16 %accPopCount_0_1_V to i24

]]></Node>
<StgValue><ssdm name="tmp_167_0_1"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:8  %tmp_168_0_1 = mul i24 %tmp_167_0_1, %means_in4_V_0_load

]]></Node>
<StgValue><ssdm name="tmp_168_0_1"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader613.preheader.0:105  store i16 0, i16* %accPopCount_0_3_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader613.preheader.0:106  store i16 0, i16* %accPopCount_0_2_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="216" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16">
<![CDATA[
.preheader613.preheader.0:0  %accPopCount_V_1_0_2_s = load i16* %accPopCount_V_1_0_2

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_0_2_s"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16">
<![CDATA[
.preheader613.preheader.0:1  %accPopCount_V_1_1_2_s = load i16* %accPopCount_V_1_1_2

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_1_2_s"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:6  %tmp_68 = mul i24 %tmp_65, %means_in4_V_0_load

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:8  %tmp_168_0_1 = mul i24 %tmp_167_0_1, %means_in4_V_0_load

]]></Node>
<StgValue><ssdm name="tmp_168_0_1"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="16">
<![CDATA[
.preheader613.preheader.0:9  %tmp_167_0_2 = sext i16 %accPopCount_0_2_V to i24

]]></Node>
<StgValue><ssdm name="tmp_167_0_2"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:10  %tmp_168_0_2 = mul i24 %tmp_167_0_2, %means_in4_V_0_load

]]></Node>
<StgValue><ssdm name="tmp_168_0_2"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="16">
<![CDATA[
.preheader613.preheader.0:11  %tmp_167_0_3 = sext i16 %accPopCount_0_3_V to i24

]]></Node>
<StgValue><ssdm name="tmp_167_0_3"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:12  %tmp_168_0_3 = mul i24 %tmp_167_0_3, %means_in4_V_0_load

]]></Node>
<StgValue><ssdm name="tmp_168_0_3"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="16">
<![CDATA[
.preheader613.preheader.0:13  %tmp_167_1 = sext i16 %accPopCount_V_1_0_2_s to i24

]]></Node>
<StgValue><ssdm name="tmp_167_1"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="24">
<![CDATA[
.preheader613.preheader.0:14  %means_in4_V_1_load = load i24* @means_in4_V_1, align 4

]]></Node>
<StgValue><ssdm name="means_in4_V_1_load"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:15  %tmp_168_1 = mul i24 %tmp_167_1, %means_in4_V_1_load

]]></Node>
<StgValue><ssdm name="tmp_168_1"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="16">
<![CDATA[
.preheader613.preheader.0:17  %tmp_167_1_1 = sext i16 %accPopCount_V_1_1_2_s to i24

]]></Node>
<StgValue><ssdm name="tmp_167_1_1"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:18  %tmp_168_1_1 = mul i24 %tmp_167_1_1, %means_in4_V_1_load

]]></Node>
<StgValue><ssdm name="tmp_168_1_1"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader613.preheader.0:103  store i16 0, i16* %accPopCount_V_1_1_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader613.preheader.0:104  store i16 0, i16* %accPopCount_V_1_0_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16">
<![CDATA[
.preheader613.preheader.0:2  %accPopCount_V_1_2_2_s = load i16* %accPopCount_V_1_2_2

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_2_2_s"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16">
<![CDATA[
.preheader613.preheader.0:3  %accPopCount_V_1_3_2_s = load i16* %accPopCount_V_1_3_2

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_3_2_s"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:6  %tmp_68 = mul i24 %tmp_65, %means_in4_V_0_load

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:8  %tmp_168_0_1 = mul i24 %tmp_167_0_1, %means_in4_V_0_load

]]></Node>
<StgValue><ssdm name="tmp_168_0_1"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:10  %tmp_168_0_2 = mul i24 %tmp_167_0_2, %means_in4_V_0_load

]]></Node>
<StgValue><ssdm name="tmp_168_0_2"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:12  %tmp_168_0_3 = mul i24 %tmp_167_0_3, %means_in4_V_0_load

]]></Node>
<StgValue><ssdm name="tmp_168_0_3"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:15  %tmp_168_1 = mul i24 %tmp_167_1, %means_in4_V_1_load

]]></Node>
<StgValue><ssdm name="tmp_168_1"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:18  %tmp_168_1_1 = mul i24 %tmp_167_1_1, %means_in4_V_1_load

]]></Node>
<StgValue><ssdm name="tmp_168_1_1"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="24" op_0_bw="16">
<![CDATA[
.preheader613.preheader.0:20  %tmp_167_1_2 = sext i16 %accPopCount_V_1_2_2_s to i24

]]></Node>
<StgValue><ssdm name="tmp_167_1_2"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:21  %tmp_168_1_2 = mul i24 %tmp_167_1_2, %means_in4_V_1_load

]]></Node>
<StgValue><ssdm name="tmp_168_1_2"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="16">
<![CDATA[
.preheader613.preheader.0:23  %tmp_167_1_3 = sext i16 %accPopCount_V_1_3_2_s to i24

]]></Node>
<StgValue><ssdm name="tmp_167_1_3"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:24  %tmp_168_1_3 = mul i24 %tmp_167_1_3, %means_in4_V_1_load

]]></Node>
<StgValue><ssdm name="tmp_168_1_3"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader613.preheader.0:27  %alphaMem_0_V_addr = getelementptr [64 x i24]* %alphaMem_0_V, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="alphaMem_0_V_addr"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="6">
<![CDATA[
.preheader613.preheader.0:28  %alphaMem_0_V_load = load i24* %alphaMem_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_0_V_load"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader613.preheader.0:39  %alphaMem_1_V_addr = getelementptr [64 x i24]* %alphaMem_1_V, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="alphaMem_1_V_addr"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="6">
<![CDATA[
.preheader613.preheader.0:40  %alphaMem_1_V_load = load i24* %alphaMem_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_1_V_load"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader613.preheader.0:51  %alphaMem_2_V_addr = getelementptr [64 x i24]* %alphaMem_2_V, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="alphaMem_2_V_addr"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="6">
<![CDATA[
.preheader613.preheader.0:52  %alphaMem_2_V_load = load i24* %alphaMem_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_2_V_load"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader613.preheader.0:63  %alphaMem_3_V_addr = getelementptr [64 x i24]* %alphaMem_3_V, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="alphaMem_3_V_addr"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="24" op_0_bw="6">
<![CDATA[
.preheader613.preheader.0:64  %alphaMem_3_V_load = load i24* %alphaMem_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_3_V_load"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader613.preheader.0:101  store i16 0, i16* %accPopCount_V_1_3_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader613.preheader.0:102  store i16 0, i16* %accPopCount_V_1_2_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="253" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:10  %tmp_168_0_2 = mul i24 %tmp_167_0_2, %means_in4_V_0_load

]]></Node>
<StgValue><ssdm name="tmp_168_0_2"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:12  %tmp_168_0_3 = mul i24 %tmp_167_0_3, %means_in4_V_0_load

]]></Node>
<StgValue><ssdm name="tmp_168_0_3"/></StgValue>
</operation>

<operation id="255" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:15  %tmp_168_1 = mul i24 %tmp_167_1, %means_in4_V_1_load

]]></Node>
<StgValue><ssdm name="tmp_168_1"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:16  %tmp_169_1 = add i24 %tmp_68, %tmp_168_1

]]></Node>
<StgValue><ssdm name="tmp_169_1"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:18  %tmp_168_1_1 = mul i24 %tmp_167_1_1, %means_in4_V_1_load

]]></Node>
<StgValue><ssdm name="tmp_168_1_1"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:19  %tmp_169_1_1 = add i24 %tmp_168_0_1, %tmp_168_1_1

]]></Node>
<StgValue><ssdm name="tmp_169_1_1"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:21  %tmp_168_1_2 = mul i24 %tmp_167_1_2, %means_in4_V_1_load

]]></Node>
<StgValue><ssdm name="tmp_168_1_2"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:24  %tmp_168_1_3 = mul i24 %tmp_167_1_3, %means_in4_V_1_load

]]></Node>
<StgValue><ssdm name="tmp_168_1_3"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="6">
<![CDATA[
.preheader613.preheader.0:28  %alphaMem_0_V_load = load i24* %alphaMem_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_0_V_load"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="6">
<![CDATA[
.preheader613.preheader.0:40  %alphaMem_1_V_load = load i24* %alphaMem_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_1_V_load"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="6">
<![CDATA[
.preheader613.preheader.0:52  %alphaMem_2_V_load = load i24* %alphaMem_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_2_V_load"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="24" op_0_bw="6">
<![CDATA[
.preheader613.preheader.0:64  %alphaMem_3_V_load = load i24* %alphaMem_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_3_V_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="265" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:21  %tmp_168_1_2 = mul i24 %tmp_167_1_2, %means_in4_V_1_load

]]></Node>
<StgValue><ssdm name="tmp_168_1_2"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:22  %tmp_169_1_2 = add i24 %tmp_168_0_2, %tmp_168_1_2

]]></Node>
<StgValue><ssdm name="tmp_169_1_2"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:24  %tmp_168_1_3 = mul i24 %tmp_167_1_3, %means_in4_V_1_load

]]></Node>
<StgValue><ssdm name="tmp_168_1_3"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:25  %tmp_169_1_3 = add i24 %tmp_168_0_3, %tmp_168_1_3

]]></Node>
<StgValue><ssdm name="tmp_169_1_3"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="48" op_0_bw="24">
<![CDATA[
.preheader613.preheader.0:29  %r_V = sext i24 %alphaMem_0_V_load to i48

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="48" op_0_bw="24">
<![CDATA[
.preheader613.preheader.0:30  %tmp_66 = sext i24 %tmp_169_1 to i48

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader613.preheader.0:31  %r_V_5 = mul nsw i48 %tmp_66, %r_V

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="48" op_0_bw="24">
<![CDATA[
.preheader613.preheader.0:41  %r_V_1 = sext i24 %alphaMem_1_V_load to i48

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="48" op_0_bw="24">
<![CDATA[
.preheader613.preheader.0:42  %tmp_162_1 = sext i24 %tmp_169_1_1 to i48

]]></Node>
<StgValue><ssdm name="tmp_162_1"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader613.preheader.0:43  %r_V_5_1 = mul nsw i48 %tmp_162_1, %r_V_1

]]></Node>
<StgValue><ssdm name="r_V_5_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="275" st_id="21" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader613.preheader.0:31  %r_V_5 = mul nsw i48 %tmp_66, %r_V

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader613.preheader.0:43  %r_V_5_1 = mul nsw i48 %tmp_162_1, %r_V_1

]]></Node>
<StgValue><ssdm name="r_V_5_1"/></StgValue>
</operation>

<operation id="277" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="48" op_0_bw="24">
<![CDATA[
.preheader613.preheader.0:53  %r_V_2 = sext i24 %alphaMem_2_V_load to i48

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="48" op_0_bw="24">
<![CDATA[
.preheader613.preheader.0:54  %tmp_162_2 = sext i24 %tmp_169_1_2 to i48

]]></Node>
<StgValue><ssdm name="tmp_162_2"/></StgValue>
</operation>

<operation id="279" st_id="21" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader613.preheader.0:55  %r_V_5_2 = mul nsw i48 %tmp_162_2, %r_V_2

]]></Node>
<StgValue><ssdm name="r_V_5_2"/></StgValue>
</operation>

<operation id="280" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="48" op_0_bw="24">
<![CDATA[
.preheader613.preheader.0:65  %r_V_3 = sext i24 %alphaMem_3_V_load to i48

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="281" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="48" op_0_bw="24">
<![CDATA[
.preheader613.preheader.0:66  %tmp_162_3 = sext i24 %tmp_169_1_3 to i48

]]></Node>
<StgValue><ssdm name="tmp_162_3"/></StgValue>
</operation>

<operation id="282" st_id="21" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader613.preheader.0:67  %r_V_5_3 = mul nsw i48 %tmp_162_3, %r_V_3

]]></Node>
<StgValue><ssdm name="r_V_5_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="283" st_id="22" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader613.preheader.0:31  %r_V_5 = mul nsw i48 %tmp_66, %r_V

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader613.preheader.0:33  %thresMem_0_V_addr = getelementptr [64 x i24]* %thresMem_0_V, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="thresMem_0_V_addr"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="6">
<![CDATA[
.preheader613.preheader.0:34  %thresMem_0_V_load = load i24* %thresMem_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_0_V_load"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader613.preheader.0:43  %r_V_5_1 = mul nsw i48 %tmp_162_1, %r_V_1

]]></Node>
<StgValue><ssdm name="r_V_5_1"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader613.preheader.0:45  %thresMem_1_V_addr = getelementptr [64 x i24]* %thresMem_1_V, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="thresMem_1_V_addr"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="24" op_0_bw="6">
<![CDATA[
.preheader613.preheader.0:46  %thresMem_1_V_load = load i24* %thresMem_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_1_V_load"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader613.preheader.0:55  %r_V_5_2 = mul nsw i48 %tmp_162_2, %r_V_2

]]></Node>
<StgValue><ssdm name="r_V_5_2"/></StgValue>
</operation>

<operation id="290" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader613.preheader.0:57  %thresMem_2_V_addr = getelementptr [64 x i24]* %thresMem_2_V, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="thresMem_2_V_addr"/></StgValue>
</operation>

<operation id="291" st_id="22" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="6">
<![CDATA[
.preheader613.preheader.0:58  %thresMem_2_V_load = load i24* %thresMem_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_2_V_load"/></StgValue>
</operation>

<operation id="292" st_id="22" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader613.preheader.0:67  %r_V_5_3 = mul nsw i48 %tmp_162_3, %r_V_3

]]></Node>
<StgValue><ssdm name="r_V_5_3"/></StgValue>
</operation>

<operation id="293" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader613.preheader.0:69  %thresMem_3_V_addr = getelementptr [64 x i24]* %thresMem_3_V, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="thresMem_3_V_addr"/></StgValue>
</operation>

<operation id="294" st_id="22" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="24" op_0_bw="6">
<![CDATA[
.preheader613.preheader.0:70  %thresMem_3_V_load = load i24* %thresMem_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_3_V_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="295" st_id="23" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader613.preheader.0:31  %r_V_5 = mul nsw i48 %tmp_66, %r_V

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="296" st_id="23" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="6">
<![CDATA[
.preheader613.preheader.0:34  %thresMem_0_V_load = load i24* %thresMem_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_0_V_load"/></StgValue>
</operation>

<operation id="297" st_id="23" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader613.preheader.0:43  %r_V_5_1 = mul nsw i48 %tmp_162_1, %r_V_1

]]></Node>
<StgValue><ssdm name="r_V_5_1"/></StgValue>
</operation>

<operation id="298" st_id="23" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="24" op_0_bw="6">
<![CDATA[
.preheader613.preheader.0:46  %thresMem_1_V_load = load i24* %thresMem_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_1_V_load"/></StgValue>
</operation>

<operation id="299" st_id="23" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader613.preheader.0:55  %r_V_5_2 = mul nsw i48 %tmp_162_2, %r_V_2

]]></Node>
<StgValue><ssdm name="r_V_5_2"/></StgValue>
</operation>

<operation id="300" st_id="23" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="6">
<![CDATA[
.preheader613.preheader.0:58  %thresMem_2_V_load = load i24* %thresMem_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_2_V_load"/></StgValue>
</operation>

<operation id="301" st_id="23" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader613.preheader.0:67  %r_V_5_3 = mul nsw i48 %tmp_162_3, %r_V_3

]]></Node>
<StgValue><ssdm name="r_V_5_3"/></StgValue>
</operation>

<operation id="302" st_id="23" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="24" op_0_bw="6">
<![CDATA[
.preheader613.preheader.0:70  %thresMem_3_V_load = load i24* %thresMem_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_3_V_load"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="303" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="49" op_0_bw="48">
<![CDATA[
.preheader613.preheader.0:32  %tmp_67 = zext i48 %r_V_5 to i49

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="304" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader613.preheader.0:35  %rhs_V_2 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_0_V_load, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="305" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="49" op_0_bw="32">
<![CDATA[
.preheader613.preheader.0:36  %rhs_V_2_cast3 = zext i32 %rhs_V_2 to i49

]]></Node>
<StgValue><ssdm name="rhs_V_2_cast3"/></StgValue>
</operation>

<operation id="306" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
.preheader613.preheader.0:37  %ret_V = add nsw i49 %rhs_V_2_cast3, %tmp_67

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="307" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="24" op_0_bw="24" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader613.preheader.0:38  %tmp_69 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="308" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="49" op_0_bw="48">
<![CDATA[
.preheader613.preheader.0:44  %tmp_163_1 = zext i48 %r_V_5_1 to i49

]]></Node>
<StgValue><ssdm name="tmp_163_1"/></StgValue>
</operation>

<operation id="309" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader613.preheader.0:47  %rhs_V_2_1 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_1_V_load, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_2_1"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="49" op_0_bw="32">
<![CDATA[
.preheader613.preheader.0:48  %rhs_V_2_1_cast5 = zext i32 %rhs_V_2_1 to i49

]]></Node>
<StgValue><ssdm name="rhs_V_2_1_cast5"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
.preheader613.preheader.0:49  %ret_V_1 = add nsw i49 %rhs_V_2_1_cast5, %tmp_163_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="312" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="24" op_0_bw="24" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader613.preheader.0:50  %tmp_165_1 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_1, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_165_1"/></StgValue>
</operation>

<operation id="313" st_id="24" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader613.preheader.0:55  %r_V_5_2 = mul nsw i48 %tmp_162_2, %r_V_2

]]></Node>
<StgValue><ssdm name="r_V_5_2"/></StgValue>
</operation>

<operation id="314" st_id="24" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader613.preheader.0:67  %r_V_5_3 = mul nsw i48 %tmp_162_3, %r_V_3

]]></Node>
<StgValue><ssdm name="r_V_5_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="315" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="49" op_0_bw="48">
<![CDATA[
.preheader613.preheader.0:56  %tmp_163_2 = zext i48 %r_V_5_2 to i49

]]></Node>
<StgValue><ssdm name="tmp_163_2"/></StgValue>
</operation>

<operation id="316" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader613.preheader.0:59  %rhs_V_2_2 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_2_V_load, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_2_2"/></StgValue>
</operation>

<operation id="317" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="49" op_0_bw="32">
<![CDATA[
.preheader613.preheader.0:60  %rhs_V_2_2_cast7 = zext i32 %rhs_V_2_2 to i49

]]></Node>
<StgValue><ssdm name="rhs_V_2_2_cast7"/></StgValue>
</operation>

<operation id="318" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
.preheader613.preheader.0:61  %ret_V_2 = add nsw i49 %rhs_V_2_2_cast7, %tmp_163_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="319" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="24" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader613.preheader.0:62  %tmp_165_2 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_2, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_165_2"/></StgValue>
</operation>

<operation id="320" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="49" op_0_bw="48">
<![CDATA[
.preheader613.preheader.0:68  %tmp_163_3 = zext i48 %r_V_5_3 to i49

]]></Node>
<StgValue><ssdm name="tmp_163_3"/></StgValue>
</operation>

<operation id="321" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader613.preheader.0:71  %rhs_V_2_3 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_3_V_load, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_2_3"/></StgValue>
</operation>

<operation id="322" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="49" op_0_bw="32">
<![CDATA[
.preheader613.preheader.0:72  %rhs_V_2_3_cast9 = zext i32 %rhs_V_2_3 to i49

]]></Node>
<StgValue><ssdm name="rhs_V_2_3_cast9"/></StgValue>
</operation>

<operation id="323" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
.preheader613.preheader.0:73  %ret_V_3 = add nsw i49 %rhs_V_2_3_cast9, %tmp_163_3

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="324" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="24" op_0_bw="24" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader613.preheader.0:74  %tmp_165_3 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_3, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_165_3"/></StgValue>
</operation>

<operation id="325" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:75  %tmp_70 = icmp sgt i24 %tmp_69, 0

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="326" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24">
<![CDATA[
.preheader613.preheader.0:76  %means_out4_V_0_load = load i24* @means_out4_V_0, align 4

]]></Node>
<StgValue><ssdm name="means_out4_V_0_load"/></StgValue>
</operation>

<operation id="327" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:77  %tmp_71 = sub i24 %tmp_69, %means_out4_V_0_load

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:78  %addconv = add i24 %tmp_69, %means_out4_V_0_load

]]></Node>
<StgValue><ssdm name="addconv"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:80  %tmp_176_0_1 = icmp sgt i24 %tmp_165_1, 0

]]></Node>
<StgValue><ssdm name="tmp_176_0_1"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:81  %tmp_179_0_1 = sub i24 %tmp_165_1, %means_out4_V_0_load

]]></Node>
<StgValue><ssdm name="tmp_179_0_1"/></StgValue>
</operation>

<operation id="331" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:82  %addconv_0_1 = add i24 %tmp_165_1, %means_out4_V_0_load

]]></Node>
<StgValue><ssdm name="addconv_0_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="332" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader613.preheader.0:79  %accResidual_0_V = select i1 %tmp_70, i24 %tmp_71, i24 %addconv

]]></Node>
<StgValue><ssdm name="accResidual_0_V"/></StgValue>
</operation>

<operation id="333" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader613.preheader.0:83  %accResidual_1_V = select i1 %tmp_176_0_1, i24 %tmp_179_0_1, i24 %addconv_0_1

]]></Node>
<StgValue><ssdm name="accResidual_1_V"/></StgValue>
</operation>

<operation id="334" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:84  %tmp_176_0_2 = icmp sgt i24 %tmp_165_2, 0

]]></Node>
<StgValue><ssdm name="tmp_176_0_2"/></StgValue>
</operation>

<operation id="335" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:85  %tmp_179_0_2 = sub i24 %tmp_165_2, %means_out4_V_0_load

]]></Node>
<StgValue><ssdm name="tmp_179_0_2"/></StgValue>
</operation>

<operation id="336" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:86  %addconv_0_2 = add i24 %tmp_165_2, %means_out4_V_0_load

]]></Node>
<StgValue><ssdm name="addconv_0_2"/></StgValue>
</operation>

<operation id="337" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:88  %tmp_176_0_3 = icmp sgt i24 %tmp_165_3, 0

]]></Node>
<StgValue><ssdm name="tmp_176_0_3"/></StgValue>
</operation>

<operation id="338" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:90  %tmp_179_0_3 = sub i24 %tmp_165_3, %means_out4_V_0_load

]]></Node>
<StgValue><ssdm name="tmp_179_0_3"/></StgValue>
</operation>

<operation id="339" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:91  %addconv_0_3 = add i24 %tmp_165_3, %means_out4_V_0_load

]]></Node>
<StgValue><ssdm name="addconv_0_3"/></StgValue>
</operation>

<operation id="340" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:94  %tmp_176_1 = icmp sgt i24 %accResidual_0_V, 0

]]></Node>
<StgValue><ssdm name="tmp_176_1"/></StgValue>
</operation>

<operation id="341" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:95  %tmp_176_1_1 = icmp sgt i24 %accResidual_1_V, 0

]]></Node>
<StgValue><ssdm name="tmp_176_1_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="342" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader613.preheader.0:87  %accResidual_2_V = select i1 %tmp_176_0_2, i24 %tmp_179_0_2, i24 %addconv_0_2

]]></Node>
<StgValue><ssdm name="accResidual_2_V"/></StgValue>
</operation>

<operation id="343" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader613.preheader.0:89  %tmp_V_14 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_176_0_3, i1 %tmp_176_0_2, i1 %tmp_176_0_1, i1 %tmp_70)

]]></Node>
<StgValue><ssdm name="tmp_V_14"/></StgValue>
</operation>

<operation id="344" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader613.preheader.0:92  %accResidual_3_V = select i1 %tmp_176_0_3, i24 %tmp_179_0_3, i24 %addconv_0_3

]]></Node>
<StgValue><ssdm name="accResidual_3_V"/></StgValue>
</operation>

<operation id="345" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader613.preheader.0:93  call void @_ssdm_op_Write.ap_fifo.volatile.i4P(i4* %out_V_V, i4 %tmp_V_14)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:96  %tmp_176_1_2 = icmp sgt i24 %accResidual_2_V, 0

]]></Node>
<StgValue><ssdm name="tmp_176_1_2"/></StgValue>
</operation>

<operation id="347" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader613.preheader.0:97  %tmp_176_1_3 = icmp sgt i24 %accResidual_3_V, 0

]]></Node>
<StgValue><ssdm name="tmp_176_1_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="348" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader613.preheader.0:98  %tmp_V_15 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_176_1_3, i1 %tmp_176_1_2, i1 %tmp_176_1_1, i1 %tmp_176_1)

]]></Node>
<StgValue><ssdm name="tmp_V_15"/></StgValue>
</operation>

<operation id="349" st_id="28" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader613.preheader.0:99  call void @_ssdm_op_Write.ap_fifo.volatile.i4P(i4* %out_V_V, i4 %tmp_V_15)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="350" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
