 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : sub_4bit_dsr
Version: T-2022.03-SP2
Date   : Tue May 13 12:40:15 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: a[2] (input port)
  Endpoint: diff[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_4bit_dsr       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  a[2] (in)                                0.00      0.00       0.00 r
  a[2] (net)                     4                   0.00       0.00 r
  U17/ZN (INV_X1)                          0.00      0.02       0.02 f
  n7 (net)                       1                   0.00       0.02 f
  U38/ZN (AOI222_X1)                       0.05      0.10       0.12 r
  n31 (net)                      1                   0.00       0.12 r
  U40/ZN (NOR3_X1)                         0.01      0.03       0.15 f
  n32 (net)                      1                   0.00       0.15 f
  U18/ZN (XNOR2_X1)                        0.01      0.05       0.20 f
  diff[3] (net)                  1                   0.00       0.20 f
  diff[3] (out)                            0.01      0.00       0.20 f
  data arrival time                                             0.20

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.20
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.10


  Startpoint: a[2] (input port)
  Endpoint: overflow (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_4bit_dsr       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  a[2] (in)                                0.00      0.00       0.00 r
  a[2] (net)                     4                   0.00       0.00 r
  U20/ZN (INV_X1)                          0.01      0.03       0.03 f
  n8 (net)                       3                   0.00       0.03 f
  U23/ZN (OAI21_X1)                        0.03      0.05       0.07 r
  n11 (net)                      2                   0.00       0.07 r
  U28/ZN (INV_X1)                          0.01      0.02       0.10 f
  n12 (net)                      1                   0.00       0.10 f
  U30/ZN (NAND3_X1)                        0.01      0.03       0.13 r
  n15 (net)                      1                   0.00       0.13 r
  U32/ZN (NAND3_X1)                        0.01      0.03       0.16 f
  n22 (net)                      1                   0.00       0.16 f
  U19/ZN (NOR3_X1)                         0.02      0.03       0.19 r
  overflow (net)                 1                   0.00       0.19 r
  overflow (out)                           0.02      0.00       0.19 r
  data arrival time                                             0.19

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.19
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.09


  Startpoint: b[1] (input port)
  Endpoint: diff[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_4bit_dsr       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  b[1] (in)                                0.00      0.00       0.00 f
  b[1] (net)                     4                   0.00       0.00 f
  U26/ZN (INV_X1)                          0.02      0.04       0.04 r
  n18 (net)                      4                   0.00       0.04 r
  U27/ZN (NAND2_X1)                        0.01      0.04       0.08 f
  n25 (net)                      3                   0.00       0.08 f
  U10/ZN (NAND2_X1)                        0.01      0.03       0.12 r
  n5 (net)                       1                   0.00       0.12 r
  U9/ZN (XNOR2_X1)                         0.01      0.05       0.17 r
  diff[2] (net)                  1                   0.00       0.17 r
  diff[2] (out)                            0.01      0.00       0.17 r
  data arrival time                                             0.17

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.17
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.07


  Startpoint: a[1] (input port)
  Endpoint: diff[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_4bit_dsr       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[1] (in)                                0.00      0.00       0.00 f
  a[1] (net)                     6                   0.00       0.00 f
  U41/Z (XOR2_X1)                          0.01      0.08       0.08 f
  n34 (net)                      1                   0.00       0.08 f
  U12/ZN (XNOR2_X1)                        0.01      0.05       0.13 f
  diff[1] (net)                  1                   0.00       0.13 f
  diff[1] (out)                            0.01      0.00       0.13 f
  data arrival time                                             0.13

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.13
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.03


  Startpoint: a[0] (input port)
  Endpoint: diff[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_4bit_dsr       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[0] (in)                                0.00      0.00       0.00 f
  a[0] (net)                     4                   0.00       0.00 f
  U33/ZN (INV_X1)                          0.02      0.04       0.04 r
  n28 (net)                      3                   0.00       0.04 r
  U34/ZN (NAND2_X1)                        0.01      0.04       0.07 f
  n24 (net)                      2                   0.00       0.07 f
  U35/ZN (OAI21_X1)                        0.01      0.03       0.10 r
  diff[0] (net)                  1                   0.00       0.10 r
  diff[0] (out)                            0.01      0.00       0.11 r
  data arrival time                                             0.11

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.11
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.01


1
