Running: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/xniccum/projects/csse132/lab04/Components/work/add1b_tb_0_isim_beh.exe -prj /home/xniccum/projects/csse132/lab04/Components/work/add1b_tb_0_beh.prj work.add1b_tb_0 work.glbl 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/xniccum/projects/csse132/lab04/Components/work/../add1b.v" into library work
Analyzing Verilog file "/home/xniccum/projects/csse132/lab04/Components/work/../add1b_tb_0.v" into library work
Analyzing Verilog file "/opt/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95132 KB
Fuse CPU Usage: 850 ms
Compiling module add1b
Compiling module add1b_tb_0
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/xniccum/projects/csse132/lab04/Components/work/add1b_tb_0_isim_beh.exe
Fuse Memory Usage: 1179740 KB
Fuse CPU Usage: 850 ms
GCC CPU Usage: 220 ms
