m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial
Eadd16
Z1 w1553102511
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd
Z5 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd
l0
L6
VP@ULM0UQeimzH3gDCKhFg3
!s100 Ofjh4?TVKOnHfOeQQQT9F1
Z6 OV;C;10.5b;63
33
Z7 !s110 1553256092
!i10b 1
Z8 !s108 1553256092.000000
Z9 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd|
Z10 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd|
!i113 1
Z11 o-quiet -2008 -work lib
Z12 tExplicit 1 CvgOpt 0
Artl
R2
R3
DEx4 work 5 add16 0 22 P@ULM0UQeimzH3gDCKhFg3
l25
L14
VL^M5ZDJf1:ia:g0AZbnkK1
!s100 RTm6WoZ?dkG61<5Cf8G710
R6
33
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Ealu
R1
R2
R3
R0
Z13 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd
Z14 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd
l0
L4
V54SlA6aQZmGU:D2ALWA162
!s100 PhRlAXDnGCRMS<<FDBBP_2
R6
33
Z15 !s110 1553256093
!i10b 1
R8
Z16 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd|
Z17 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 3 alu 0 22 54SlA6aQZmGU:D2ALWA162
l81
L20
V;3?3zmO<zV2D8DS4E0]EG1
!s100 1A;?USOe^;Q?LW8_R5;az3
R6
33
R15
!i10b 1
R8
R16
R17
!i113 1
R11
R12
Eand16
Z18 w1552005846
R2
R3
R0
Z19 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd
Z20 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd
l0
L4
Vh]ej`Ck73hG:Zd8Jo=jjc1
!s100 4g2NdCHBc<J3K7jR5WC:B0
R6
33
R15
!i10b 1
Z21 !s108 1553256093.000000
Z22 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd|
Z23 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 5 and16 0 22 h]ej`Ck73hG:Zd8Jo=jjc1
l12
L11
V1mZ^gXES>3dmbge0SHz??1
!s100 M4aA[F>g<3L>IIJQ93jZ10
R6
33
R15
!i10b 1
R21
R22
R23
!i113 1
R11
R12
Ebarrelshifter16
R1
R2
R3
R0
Z24 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd
Z25 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd
l0
L4
V5[h]I7=h]?dc4<<Vlg5T<0
!s100 W]^JZCg1HIZ[U7cW:3Q^60
R6
33
R15
!i10b 1
R21
Z26 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd|
Z27 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 15 barrelshifter16 0 22 5[h]I7=h]?dc4<<Vlg5T<0
l13
L12
Va>;?1Cl@Y9Q@oZE12^_530
!s100 n[lk8QaMdBBQX3kVWmVDh1
R6
33
R15
!i10b 1
R21
R26
R27
!i113 1
R11
R12
Ebinarydigit
Z28 w1553650083
R2
R3
R0
Z29 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd
Z30 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd
l0
L8
VWn5KV8Ee<4d>9MeW[aC0P3
!s100 cM?[c8[fiGe2ckJ:MTMZ>1
R6
33
Z31 !s110 1553650560
!i10b 1
Z32 !s108 1553650560.000000
Z33 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd|
Z34 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 11 binarydigit 0 22 Wn5KV8Ee<4d>9MeW[aC0P3
l41
L17
VKEh7iGenP@FJe7Z:65B7Y1
!s100 4_jOfNfWN2L6=TzDBV6eP3
R6
33
R31
!i10b 1
R32
R33
R34
!i113 1
R11
R12
Ecomparador16
Z35 w1553019761
R2
R3
R0
Z36 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd
Z37 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd
l0
L8
VbbjmeK1BQ4Kb7jBbI77Rg2
!s100 6Q613_:GLMIK913:C5DoD3
R6
33
R7
!i10b 1
R8
Z38 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd|
Z39 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 12 comparador16 0 22 bbjmeK1BQ4Kb7jBbI77Rg2
l21
L16
VYe^;6CS5HC?TYZGn]dm3o1
!s100 M[N2i:FC2eaNJefSZ]inH3
R6
33
R7
!i10b 1
R8
R38
R39
!i113 1
R11
R12
Edmux2way
R18
R2
R3
R0
Z40 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd
Z41 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd
l0
L4
V>:IF]Koi99f<cJ0CmCAM51
!s100 Mk4MPhHXoJhVbDN8OhUzJ0
R6
33
R15
!i10b 1
R21
Z42 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd|
Z43 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 8 dmux2way 0 22 >:IF]Koi99f<cJ0CmCAM51
l13
L12
V@Ra1b2bUe__<T=A7cf@7i2
!s100 Ue3b^fAObkO]2o6HT`<YZ1
R6
33
R15
!i10b 1
R21
R42
R43
!i113 1
R11
R12
Edmux4way
Z44 w1552649931
R2
R3
R0
Z45 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd
Z46 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd
l0
L4
VchCWhU[f@SDYOfM[z`KAD3
!s100 ;Fe6?`C@SB@=WbZbaI^E^0
R6
33
R15
!i10b 1
R21
Z47 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd|
Z48 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 8 dmux4way 0 22 chCWhU[f@SDYOfM[z`KAD3
l15
L14
VO3lLWCFBMF<BXii;[:Pcn1
!s100 k][Tz7<Wk:]^hV48K;5ZM3
R6
33
R15
!i10b 1
R21
R47
R48
!i113 1
R11
R12
Edmux8way
R18
R2
R3
R0
Z49 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd
Z50 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd
l0
L4
V4@:^4]]>d5jd<9PRAJQi32
!s100 zC5^AWzR72_D_1oKAO8`>2
R6
33
R15
!i10b 1
R21
Z51 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd|
Z52 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 8 dmux8way 0 22 4@:^4]]>d5jd<9PRAJQi32
l19
L18
V7`GMgKGGhFmDE=;ccRTI]1
!s100 ekMi@c^U:=k`=^UO3_@zX2
R6
33
R15
!i10b 1
R21
R51
R52
!i113 1
R11
R12
Eflipflopd
Z53 w1553650340
R2
R3
R0
Z54 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd
Z55 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd
l0
L4
V]WKZMhHJD?D?mHbm>nZ<F1
!s100 kS@jVjG313fzIanUcbak22
R6
33
R31
!i10b 1
R32
Z56 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd|
Z57 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 9 flipflopd 0 22 ]WKZMhHJD?D?mHbm>nZ<F1
l16
L14
VUa04fDP9cejfXEkgV0R<;1
!s100 f_;7=^:iR8EAEUUO7d`V22
R6
33
R31
!i10b 1
R32
R56
R57
!i113 1
R11
R12
Efulladder
Z58 w1553016959
R2
R3
R0
Z59 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd
Z60 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd
l0
L10
V;RB>US:oiVgf@@2;ERnEW2
!s100 ^oFEXWUb;T^9LUJXBGnJH2
R6
33
R7
!i10b 1
R8
Z61 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd|
Z62 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 9 fulladder 0 22 ;RB>US:oiVgf@@2;ERnEW2
l22
L17
VdVV6QGINM2oMOW22gDdgb1
!s100 3NSh?`XiUWV13T?Mb=?mF3
R6
33
R7
!i10b 1
R8
R61
R62
!i113 1
R11
R12
Ehalfadder
R1
R2
R3
R0
Z63 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd
Z64 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd
l0
L4
V3Gkf1zjf2jEn:d9T7lUni3
!s100 gJV[=1m_:6B:D;@DzCQ1C1
R6
33
R7
!i10b 1
R8
Z65 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd|
Z66 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 9 halfadder 0 22 3Gkf1zjf2jEn:d9T7lUni3
l13
L11
Vn5I8OVXZa8m>F<9QM[BfJ1
!s100 Y_LYYQkLg`7R^N9`O<g`_2
R6
33
R7
!i10b 1
R8
R65
R66
!i113 1
R11
R12
Einc16
R28
R2
R3
R0
Z67 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd
Z68 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd
l0
L6
VN]01=oJCR?5_K@:U;Czmi3
!s100 HXzjjiFWlFIH>`VLQC_3O3
R6
33
R31
!i10b 1
R32
Z69 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd|
Z70 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 5 inc16 0 22 N]01=oJCR?5_K@:U;Czmi3
l25
L13
Vb[nQ71c1iFh0eXGYPM:2L1
!s100 Q0LGlT?aa7GVOI@_zIOJG3
R6
33
R31
!i10b 1
R32
R69
R70
!i113 1
R11
R12
Einversor16
Z71 w1552956226
R2
R3
R0
Z72 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd
Z73 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd
l0
L8
VVkHiPDk`Ml2f_7V714<nn2
!s100 :1_@R;4H?WBDlVmIlH2LX3
R6
33
R7
!i10b 1
R8
Z74 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd|
Z75 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 10 inversor16 0 22 VkHiPDk`Ml2f_7V714<nn2
l18
L16
VY^:jK;W3:hl8Uf3[YkUoe0
!s100 3zTIglTknP?VUL9]f05>L3
R6
33
R7
!i10b 1
R8
R74
R75
!i113 1
R11
R12
Emux16
R44
R2
R3
R0
Z76 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd
Z77 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd
l0
L4
V^KK7>>=?KzfHlc;dK>^H53
!s100 IzGKQCSkQ7RCdJh>^j0Q61
R6
33
R15
!i10b 1
R21
Z78 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd|
Z79 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 5 mux16 0 22 ^KK7>>=?KzfHlc;dK>^H53
l13
L12
VA9CBbX`=UmlYDl5^4R^bT2
!s100 E1Y6_B5^lXhVFg9[e0kV<1
R6
33
R15
!i10b 1
R21
R78
R79
!i113 1
R11
R12
Emux2way
R44
R2
R3
R0
Z80 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd
Z81 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd
l0
L4
V5Md04iB]KYYIl:m:EPnQ[3
!s100 L]VTV_?L9fN8g2_`K9nZQ2
R6
33
Z82 !s110 1553256504
!i10b 1
Z83 !s108 1553256504.000000
Z84 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd|
Z85 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 7 mux2way 0 22 5Md04iB]KYYIl:m:EPnQ[3
l13
L12
V?[CF`QSAfdf;^K9fFU8Ni2
!s100 c5_P6Y7RTXVJlh;cGSiHO1
R6
33
R82
!i10b 1
R83
R84
R85
!i113 1
R11
R12
Emux4way
R44
R2
R3
R0
Z86 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd
Z87 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd
l0
L4
VS6DJa:23Uele:d0oQjjO[0
!s100 X`n8^nYIhlnNgIfP_EkID1
R6
33
R15
!i10b 1
R21
Z88 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd|
Z89 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 7 mux4way 0 22 S6DJa:23Uele:d0oQjjO[0
l15
L14
Vzhcl;FZLg0B@RGMkMBUjJ1
!s100 Q;En?OkDQzCQ5CTCj[J6D1
R6
33
R15
!i10b 1
R21
R88
R89
!i113 1
R11
R12
Emux4way16
R18
R2
R3
R0
Z90 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd
Z91 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd
l0
L4
VgIliodZR>K=jaJZeHi]]@1
!s100 8]mCOPe5cHg3o24Lz?cGK0
R6
33
R15
!i10b 1
R21
Z92 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd|
Z93 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 9 mux4way16 0 22 gIliodZR>K=jaJZeHi]]@1
l15
L14
VSdU2]>W<=8G]@MYK[`z202
!s100 dK2IX=AVe@@PAfY>eRAJ82
R6
33
R15
!i10b 1
R21
R92
R93
!i113 1
R11
R12
Emux8way
R44
R2
R3
R0
Z94 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd
Z95 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd
l0
L4
VcMIZim^j_>0TGlG7NC03C3
!s100 ^ag5`^MlkFaAfCaX]@3>L0
R6
33
R15
!i10b 1
R21
Z96 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd|
Z97 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 7 mux8way 0 22 cMIZim^j_>0TGlG7NC03C3
l19
L18
VUCk_eQPo6YB3gnZbo9>Lb2
!s100 >QhjSl=WYD8]39HUom45e1
R6
33
R15
!i10b 1
R21
R96
R97
!i113 1
R11
R12
Emux8way16
R18
R2
R3
R0
Z98 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd
Z99 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd
l0
L4
V7MWl=:zn]>Q>M5K]`_b<60
!s100 @m115@68;o9gzO2VgfBG]0
R6
33
R15
!i10b 1
R21
Z100 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd|
Z101 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 9 mux8way16 0 22 7MWl=:zn]>Q>M5K]`_b<60
l20
L18
V^:]<ZC`[o]0Gk]VHjn]:M1
!s100 8gM]:^m6ZEe^MLJInhl:_2
R6
33
R15
!i10b 1
R21
R100
R101
!i113 1
R11
R12
Enand_z01
Z102 w1551834909
R2
R3
R0
Z103 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd
Z104 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd
l0
L4
VMV:88zTBEe:UQ96>jlUfI0
!s100 0d61a09AXn6n_X_jb>Bo?2
R6
33
R15
!i10b 1
R21
Z105 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd|
Z106 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 8 nand_z01 0 22 MV:88zTBEe:UQ96>jlUfI0
l13
L12
VgmedaE[cIG6HG?Zc`NOz20
!s100 =^5mGJ3^jCjomNfP9B_k40
R6
33
R15
!i10b 1
R21
R105
R106
!i113 1
R11
R12
Enor8way
R18
R2
R3
R0
Z107 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd
Z108 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd
l0
L4
VI6@ZGJd>JSC7UGzNAn6GU2
!s100 bzc2JH[>FOP2l:COLj<IY2
R6
33
R15
!i10b 1
R21
Z109 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd|
Z110 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 7 nor8way 0 22 I6@ZGJd>JSC7UGzNAn6GU2
l18
L17
VdJP0Z5kecD2Z]0l2?fPUd2
!s100 R`KGk@SVzBGLVS=>Z?m>m2
R6
33
R15
!i10b 1
R21
R109
R110
!i113 1
R11
R12
Enot16
Z111 w1551848882
R2
R3
R0
Z112 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd
Z113 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd
l0
L4
VC]SG@M]l`d<egUIK]zP2?0
!s100 fYJ1`YCnUZe9F?2KLeD4V3
R6
33
R15
!i10b 1
R21
Z114 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd|
Z115 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 5 not16 0 22 C]SG@M]l`d<egUIK]zP2?0
l11
L10
VP?Ef>GhlhD=QmEJ`<dL?O1
!s100 P@eS`NjMhZN;TX_i2ZHR:0
R6
33
R15
!i10b 1
R21
R114
R115
!i113 1
R11
R12
Eor16
R44
R2
R3
R0
Z116 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd
Z117 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd
l0
L4
VFm015BPNjKE2P[ZaFANAP1
!s100 >QKR87GJWMdVLQz<g8^hf0
R6
33
R15
!i10b 1
R21
Z118 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd|
Z119 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 4 or16 0 22 Fm015BPNjKE2P[ZaFANAP1
l12
L11
V6E]mEizSLZ5foX0aZMb=Q1
!s100 2C7JPCJBl=26c]0>fV<ZF3
R6
33
R15
!i10b 1
R21
R118
R119
!i113 1
R11
R12
Eor8way
R44
R2
R3
R0
Z120 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd
Z121 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd
l0
L4
V6_>9FK_U9`n7]^73i4MMa1
!s100 Ag3dFfPkCD2FhoYEajciW3
R6
33
R15
!i10b 1
R21
Z122 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd|
Z123 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 6 or8way 0 22 6_>9FK_U9`n7]^73i4MMa1
l18
L17
VA[]h8S^U7Pc_ci4E16S:O2
!s100 nRNn2R^2omeC8_c?D^T]b0
R6
33
R15
!i10b 1
R21
R122
R123
!i113 1
R11
R12
Epc
R28
Z124 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R2
R3
R0
Z125 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/PC.vhd
Z126 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/PC.vhd
l0
L5
Vd_nA>JOFzm>5[MinFg4dK3
!s100 9a25hFgnTe3hOFW4BDljJ3
R6
33
R31
!i10b 1
R32
Z127 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/PC.vhd|
Z128 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/PC.vhd|
!i113 1
R11
R12
Aarch
R124
R2
R3
DEx4 work 2 pc 0 22 d_nA>JOFzm>5[MinFg4dK3
l45
L16
VI9UelL>^@=d90c`h_4Ez^1
!s100 jOgga?odL1]XSo>BefO@91
R6
33
R31
!i10b 1
R32
R127
R128
!i113 1
R11
R12
Eram4k
Z129 w1553649924
R2
R3
R0
Z130 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd
Z131 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd
l0
L9
Vfg=3@Ka0nRk@SOk@SC4dN3
!s100 nozDn<TmY6jJgYkcYcJfT3
R6
33
Z132 !s110 1553649925
!i10b 1
Z133 !s108 1553649925.000000
Z134 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd|
Z135 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 5 ram4k 0 22 fg=3@Ka0nRk@SOk@SC4dN3
l68
L19
VziN0[9lcRH]0VOna;7kbB3
!s100 eYH:=1dR;CNc1L7Vmf8cd0
R6
33
R132
!i10b 1
R133
R134
R135
!i113 1
R11
R12
Eram512
Z136 w1553649672
R2
R3
R0
Z137 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd
Z138 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd
l0
L8
V8[<08i[R4ikhzV`Li1VTh1
!s100 1@Ji=O6R2bCM?3<4JVEVe1
R6
33
Z139 !s110 1553649674
!i10b 1
Z140 !s108 1553649674.000000
Z141 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd|
Z142 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 6 ram512 0 22 8[<08i[R4ikhzV`Li1VTh1
l67
L18
V1Y@;J^:391;O<hJ@_Jz<S1
!s100 ;fTdZcE0j@[;lfjjU?KOm2
R6
33
R139
!i10b 1
R140
R141
R142
!i113 1
R11
R12
Eram64
Z143 w1553649459
R2
R3
R0
Z144 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd
Z145 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd
l0
L8
VHRL`C4[eJ50a:k2gb[ecM2
!s100 gg_:9eMG?gXI@fHk9bKn=3
R6
33
Z146 !s110 1553649461
!i10b 1
Z147 !s108 1553649461.000000
Z148 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd|
Z149 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 5 ram64 0 22 HRL`C4[eJ50a:k2gb[ecM2
l67
L18
V^2khP]iSK7c><Yi]W9kbm0
!s100 Vl;0;@0SYZQV7mL51]]iI0
R6
33
R146
!i10b 1
R147
R148
R149
!i113 1
R11
R12
Eram8
Z150 w1553650322
R2
R3
R0
Z151 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd
Z152 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd
l0
L5
VAITzzD[MDEPK>_=g6bT4M1
!s100 iz[TLOz=`T00oLjEDN71e3
R6
33
R31
!i10b 1
R32
Z153 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd|
Z154 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 4 ram8 0 22 AITzzD[MDEPK>_=g6bT4M1
l58
L15
VMKkG38zTbG<7^bUg8c_Pf0
!s100 <dfWSG]zm`gVGkF4QOkCB1
R6
33
R31
!i10b 1
R32
R153
R154
!i113 1
R11
R12
Eregister16
Z155 w1553650282
R2
R3
R0
Z156 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd
Z157 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd
l0
L9
V7k0U95Q2zb=RbQc_7[[o`0
!s100 mT`HPISj:?NXia2Ug1BH;2
R6
33
R31
!i10b 1
R32
Z158 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd|
Z159 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 10 register16 0 22 7k0U95Q2zb=RbQc_7[[o`0
l32
L18
VT_nO7]X7U?7]oGjgX4d]n3
!s100 BdmBFCVY2i<WV5CR`if<;2
R6
33
R31
!i10b 1
R32
R158
R159
!i113 1
R11
R12
Eregister32
Z160 w1553645652
R2
R3
R0
Z161 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd
Z162 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd
l0
L8
VP]c@k:W8fWg]Xko[>MWb^1
!s100 []:^=AY8a3]ML1PkdZ@Ea3
R6
33
Z163 !s110 1553647883
!i10b 1
Z164 !s108 1553647883.000000
Z165 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd|
Z166 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 10 register32 0 22 P]c@k:W8fWg]Xko[>MWb^1
l31
L17
VE8[GX2fF[Hl[2kA0GIihK2
!s100 KM01U?kG[KKhLLQh`TA153
R6
33
R163
!i10b 1
R164
R165
R166
!i113 1
R11
R12
Eregister64
Z167 w1553645621
R2
R3
R0
Z168 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd
Z169 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd
l0
L9
Vb=N9C2VhMa5W_J0Vg@7ZA1
!s100 ie`_;[0B=D]I;7<d3W[^<3
R6
33
R163
!i10b 1
R164
Z170 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd|
Z171 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 10 register64 0 22 b=N9C2VhMa5W_J0Vg@7ZA1
l31
L18
V9LeM7`_Kj^<AOS=[l05;e3
!s100 PdRdAFafLHAnC`OZ]Q^WI3
R6
33
R163
!i10b 1
R164
R170
R171
!i113 1
R11
R12
Eregister8
Z172 w1553645654
R2
R3
R0
Z173 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd
Z174 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd
l0
L8
V9P<nc9YOOPP_Z`H4KFKkR3
!s100 RH;m?0bQIi^ohZMhS9XdS0
R6
33
R163
!i10b 1
Z175 !s108 1553647882.000000
Z176 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd|
Z177 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 9 register8 0 22 9P<nc9YOOPP_Z`H4KFKkR3
l32
L17
V9RdSBP41ekzWLRAh>3g7L3
!s100 4bBS6Z703CPY5fbSUTJa=3
R6
33
R163
!i10b 1
R175
R176
R177
!i113 1
R11
R12
Eshiftleft16
R1
R2
R3
R0
Z178 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/shiftLeft16.vhd
Z179 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/shiftLeft16.vhd
l0
L4
V@2nReEAYn>bjXm29I?SQm2
!s100 1902TTC_G^KcRLnmR@j;J3
R6
33
R7
!i10b 1
R8
Z180 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/shiftLeft16.vhd|
Z181 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/shiftLeft16.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 11 shiftleft16 0 22 @2nReEAYn>bjXm29I?SQm2
l14
L12
V:SA=m<5B1XeC@JY9mOQ`50
!s100 nooCYELBd=``g>ZAS`8RS1
R6
33
R7
!i10b 1
R8
R180
R181
!i113 1
R11
R12
Etb_binarydigit
R1
Z182 D^#x9 vunit_lib 13 vunit_context 0 22 5PF4h;N3nzRfAo898Q8WS3
Z183 DPx9 vunit_lib 18 run_deprecated_pkg 0 22 06HHNn=l0Y?PoSLo8^<h00
Z184 DPx9 vunit_lib 10 runner_pkg 0 22 NQlg?N:7cfzSYD?FX_C9W0
Z185 DPx9 vunit_lib 7 run_pkg 0 22 ?ilEX`>N>LaongBVTRfDn1
Z186 DPx9 vunit_lib 13 run_types_pkg 0 22 ]8KoceJmoGz<@LgQaN5R62
Z187 DPx9 vunit_lib 20 check_deprecated_pkg 0 22 Y>TVz>[kI8XoP@P02gCOJ2
Z188 DPx9 vunit_lib 9 check_pkg 0 22 k_?TDGU?=n?1Z0oahO>zF0
Z189 DPx9 vunit_lib 11 checker_pkg 0 22 E?dhhcE;9VWnHLW[lW4`Y1
Z190 DPx9 vunit_lib 8 stop_pkg 0 22 UjKiHFdPQ97>_>m`nM3cg3
Z191 DPx9 vunit_lib 8 core_pkg 0 22 0M7EG>QDghVT?B78KOYPn0
Z192 DPx9 vunit_lib 18 log_deprecated_pkg 0 22 Q7[lfBh_WC:ca^W64YP1U2
Z193 DPx9 vunit_lib 9 print_pkg 0 22 z3A9G[B4JdMci]Ub;PK=S3
Z194 DPx9 vunit_lib 4 path 0 22 ]@TR:IFM`TWfiVL<ZjY=I3
Z195 DPx9 vunit_lib 15 log_handler_pkg 0 22 nl_I;6SFb6@cB[0oB[Gm?1
Z196 DPx9 vunit_lib 8 ansi_pkg 0 22 h9cG]NHf=IYSX>SV5U_OM1
Z197 DPx9 vunit_lib 14 log_levels_pkg 0 22 jGUFnEUH1mU?HKm3YRPGj3
Z198 DPx9 vunit_lib 10 logger_pkg 0 22 Jj3MC9=bR4jQbFA1jSDXY2
Z199 DPx9 vunit_lib 10 dictionary 0 22 _W8>On_YoEFWEDP8TQC@R0
Z200 DPx9 vunit_lib 10 string_ops 0 22 >6lVd?dSYVCeeU;1?_=bg2
Z201 D^#x9 vunit_lib 18 data_types_context 0 22 1?>9FT=3YA15`7IYa:H9b2
Z202 DPx9 vunit_lib 8 dict_pkg 0 22 ehbf8zR4VgoO:66`0b==c3
Z203 DPx9 vunit_lib 19 string_ptr_pool_pkg 0 22 I^`873Q>JaL`RoU3I`C2H1
Z204 DPx9 vunit_lib 14 queue_pool_pkg 0 22 Z[=D0HJacYBCm0dE3aodk1
Z205 DPx9 vunit_lib 17 integer_array_pkg 0 22 CJcNR>m;3A:?0bl`^YYN^0
Z206 DPx9 vunit_lib 14 string_ptr_pkg 0 22 BcAU_Z][LeU1aR2CQKdF;1
Z207 DPx9 vunit_lib 9 queue_pkg 0 22 ;89lc5:Q?7a@<EYe0_F1m0
Z208 DPx9 vunit_lib 27 integer_vector_ptr_pool_pkg 0 22 >4MC1]6h[egYG8GmK_OaU3
Z209 DPx9 vunit_lib 17 codec_builder_pkg 0 22 lMzaQB]AGo[9c?7g60J_93
R124
Z210 DPx4 ieee 11 numeric_bit 0 22 d<O?S;AIQfOzoHU3FDK]23
Z211 DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
Z212 DPx4 ieee 12 math_complex 0 22 5i:;_e<WQ2;?b7>BdkGQL0
Z213 DPx9 vunit_lib 9 codec_pkg 0 22 VE]>YKnj@eiUJ<U1YSEXb3
Z214 DPx9 vunit_lib 22 integer_vector_ptr_pkg 0 22 KNo?M3?g8Rc_m:IGUMQ<m0
R2
R3
R0
Z215 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_BinaryDigit.vhd
Z216 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_BinaryDigit.vhd
l0
L12
VeZdN;[`k75J1zD5APC6fg3
!s100 REZ_kKK2zd=H>`S1=_`0j1
R6
33
Z217 !s110 1553256124
!i10b 1
Z218 !s108 1553256124.000000
Z219 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_BinaryDigit.vhd|
Z220 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_BinaryDigit.vhd|
!i113 1
R11
R12
Atb
R182
R183
R184
R185
R186
R187
R188
R189
R190
R191
R192
R193
R194
R195
R196
R197
R198
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R124
R210
R211
R212
R213
R214
R2
R3
DEx4 work 14 tb_binarydigit 0 22 eZdN;[`k75J1zD5APC6fg3
l30
L16
VKd=2>Jmm=9>NQb3Z;X8<62
!s100 _Df=?QK0n=JAafNOPGKlB1
R6
33
R217
!i10b 1
R218
R219
R220
!i113 1
R11
R12
Etb_flipflopd
R1
R182
R183
R184
R185
R186
R187
R188
R189
R190
R191
R192
R193
R194
R195
R196
R197
R198
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R124
R210
R211
R212
R213
R214
R2
R3
R0
Z221 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_FlipFlopD.vhd
Z222 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_FlipFlopD.vhd
l0
L12
VfHc44cLl@IDQ114>GSdm^1
!s100 Mz2D0a_Fee>:O9S6F=zIz1
R6
33
Z223 !s110 1553255562
!i10b 1
Z224 !s108 1553255562.000000
Z225 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_FlipFlopD.vhd|
Z226 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_FlipFlopD.vhd|
!i113 1
R11
R12
Atb
R182
R183
R184
R185
R186
R187
R188
R189
R190
R191
R192
R193
R194
R195
R196
R197
R198
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R124
R210
R211
R212
R213
R214
R2
R3
DEx4 work 12 tb_flipflopd 0 22 fHc44cLl@IDQ114>GSdm^1
l34
L16
VIHiV[c8L:CBS]OB;O:EVN0
!s100 a6MHG1EBa9Nb]mc;S:Oo40
R6
33
R223
!i10b 1
R224
R225
R226
!i113 1
R11
R12
Etb_pc
R1
R182
R183
R184
R185
R186
R187
R188
R189
R190
R191
R192
R193
R194
R195
R196
R197
R198
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R124
R210
R211
R212
R213
R214
R2
R3
R0
Z227 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_PC.vhd
Z228 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_PC.vhd
l0
L12
V[D81CnT42QfXRm1@aNo2J3
!s100 J1Nhc5dRMT]HPgKQlP41`2
R6
33
Z229 !s110 1553649964
!i10b 1
Z230 !s108 1553649964.000000
Z231 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_PC.vhd|
Z232 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_PC.vhd|
!i113 1
R11
R12
Atb
R182
R183
R184
R185
R186
R187
R188
R189
R190
R191
R192
R193
R194
R195
R196
R197
R198
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R124
R210
R211
R212
R213
R214
R2
R3
DEx4 work 5 tb_pc 0 22 [D81CnT42QfXRm1@aNo2J3
l36
L16
VkSb2C>@Sg9hd00Z615lWi2
!s100 gTVPQ>S<;`ADO:mz?E8=V2
R6
33
R229
!i10b 1
R230
R231
R232
!i113 1
R11
R12
Etb_ram4k
R1
R182
R183
R184
R185
R186
R187
R188
R189
R190
R191
R192
R193
R194
R195
R196
R197
R198
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R124
R210
R211
R212
R213
R214
R2
R3
R0
Z233 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram4K.vhd
Z234 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram4K.vhd
l0
L12
V=>6D5eeL;?13G@G71zeCU2
!s100 S9=3b[obZ2Ifm=SDXZIHm0
R6
33
Z235 !s110 1553649774
!i10b 1
Z236 !s108 1553649774.000000
Z237 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram4K.vhd|
Z238 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram4K.vhd|
!i113 1
R11
R12
Atb
R182
R183
R184
R185
R186
R187
R188
R189
R190
R191
R192
R193
R194
R195
R196
R197
R198
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R124
R210
R211
R212
R213
R214
R2
R3
DEx4 work 8 tb_ram4k 0 22 =>6D5eeL;?13G@G71zeCU2
l34
L16
VNgj1Gf_aGa^4NKfMK_Ckg2
!s100 BFQ_jZhlTB3TfccoV?;d<2
R6
33
R235
!i10b 1
R236
R237
R238
!i113 1
R11
R12
Etb_ram512
R1
R182
R183
R184
R185
R186
R187
R188
R189
R190
R191
R192
R193
R194
R195
R196
R197
R198
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R124
R210
R211
R212
R213
R214
R2
R3
R0
Z239 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram512.vhd
Z240 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram512.vhd
l0
L12
V:TniVicX8?K4l3BY6h9i73
!s100 l[>z```f9OPCKU2R:Hh8R1
R6
33
Z241 !s110 1553649626
!i10b 1
Z242 !s108 1553649626.000000
Z243 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram512.vhd|
Z244 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram512.vhd|
!i113 1
R11
R12
Atb
R182
R183
R184
R185
R186
R187
R188
R189
R190
R191
R192
R193
R194
R195
R196
R197
R198
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R124
R210
R211
R212
R213
R214
R2
R3
DEx4 work 9 tb_ram512 0 22 :TniVicX8?K4l3BY6h9i73
l34
L16
VNhhS6>;z?AUYb_??T5TA[1
!s100 QC3ejk5B^f0<Y;dZP>QQ10
R6
33
R241
!i10b 1
R242
R243
R244
!i113 1
R11
R12
Etb_ram64
R1
R182
R183
R184
R185
R186
R187
R188
R189
R190
R191
R192
R193
R194
R195
R196
R197
R198
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R124
R210
R211
R212
R213
R214
R2
R3
R0
Z245 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram64.vhd
Z246 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram64.vhd
l0
L12
V[7Hg?PIf1`A6bH;:KPAF<3
!s100 [fgR]GASWg6=mal6K<jlZ2
R6
33
Z247 !s110 1553647882
!i10b 1
R175
Z248 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram64.vhd|
Z249 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram64.vhd|
!i113 1
R11
R12
Atb
R182
R183
R184
R185
R186
R187
R188
R189
R190
R191
R192
R193
R194
R195
R196
R197
R198
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R124
R210
R211
R212
R213
R214
R2
R3
DEx4 work 8 tb_ram64 0 22 [7Hg?PIf1`A6bH;:KPAF<3
l34
L16
VBBLCTe1j9bdzIfWY0OB`e0
!s100 OoUcloWF7[f`7LMoS3ln=1
R6
33
R247
!i10b 1
R175
R248
R249
!i113 1
R11
R12
Etb_ram8
R1
R182
R183
R184
R185
R186
R187
R188
R189
R190
R191
R192
R193
R194
R195
R196
R197
R198
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R124
R210
R211
R212
R213
R214
R2
R3
R0
Z250 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram8.vhd
Z251 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram8.vhd
l0
L12
VUBHLN;M<bN6Hj2X]Ib7d:3
!s100 Y@[3l6FJmbm8KH45_S7L80
R6
33
Z252 !s110 1553648485
!i10b 1
Z253 !s108 1553648485.000000
Z254 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram8.vhd|
Z255 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram8.vhd|
!i113 1
R11
R12
Atb
R182
R183
R184
R185
R186
R187
R188
R189
R190
R191
R192
R193
R194
R195
R196
R197
R198
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R124
R210
R211
R212
R213
R214
R2
R3
DEx4 work 7 tb_ram8 0 22 UBHLN;M<bN6Hj2X]Ib7d:3
l34
L16
VaaP3jO[kE2E>cTfQUUSkm1
!s100 MQ=<K@hcHE]gIeD7:^@0Z2
R6
33
R252
!i10b 1
R253
R254
R255
!i113 1
R11
R12
Etb_register16
R1
R182
R183
R184
R185
R186
R187
R188
R189
R190
R191
R192
R193
R194
R195
R196
R197
R198
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R124
R210
R211
R212
R213
R214
R2
R3
R0
Z256 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register16.vhd
Z257 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register16.vhd
l0
L12
VneGCFDX;acZZ2Gi0=VNBK1
!s100 B0ho:<MTRHJJGgA2N_GAD0
R6
33
R229
!i10b 1
R230
Z258 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register16.vhd|
Z259 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register16.vhd|
!i113 1
R11
R12
Atb
R182
R183
R184
R185
R186
R187
R188
R189
R190
R191
R192
R193
R194
R195
R196
R197
R198
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R124
R210
R211
R212
R213
R214
R2
R3
DEx4 work 13 tb_register16 0 22 neGCFDX;acZZ2Gi0=VNBK1
l32
L16
VFbQE38jBKL0e>@UeWX0SW3
!s100 I604lb[IJ^nY<ASXgeJ;31
R6
33
R229
!i10b 1
R230
R258
R259
!i113 1
R11
R12
Etb_register32
R1
R182
R183
R184
R185
R186
R187
R188
R189
R190
R191
R192
R193
R194
R195
R196
R197
R198
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R124
R210
R211
R212
R213
R214
R2
R3
R0
Z260 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register32.vhd
Z261 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register32.vhd
l0
L12
VSJ0`l8SZa2l=_YO77RYHV0
!s100 W3LMbeI<dMFOf]X`Ylj^02
R6
33
R229
!i10b 1
R230
Z262 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register32.vhd|
Z263 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register32.vhd|
!i113 1
R11
R12
Atb
R182
R183
R184
R185
R186
R187
R188
R189
R190
R191
R192
R193
R194
R195
R196
R197
R198
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R124
R210
R211
R212
R213
R214
R2
R3
DEx4 work 13 tb_register32 0 22 SJ0`l8SZa2l=_YO77RYHV0
l32
L16
VBB2zbhlVLSg>K5RU7:VkS2
!s100 I>Fbf_[e0E>SXZWe5HRKD1
R6
33
R229
!i10b 1
R230
R262
R263
!i113 1
R11
R12
Etb_register64
R1
R182
R183
R184
R185
R186
R187
R188
R189
R190
R191
R192
R193
R194
R195
R196
R197
R198
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R124
R210
R211
R212
R213
R214
R2
R3
R0
Z264 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register64.vhd
Z265 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register64.vhd
l0
L12
V>E:WiDI``GMka=5UM>kU80
!s100 _BznoGzmY[T[:okRZGRm52
R6
33
R229
!i10b 1
R230
Z266 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register64.vhd|
Z267 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register64.vhd|
!i113 1
R11
R12
Atb
R182
R183
R184
R185
R186
R187
R188
R189
R190
R191
R192
R193
R194
R195
R196
R197
R198
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R124
R210
R211
R212
R213
R214
R2
R3
DEx4 work 13 tb_register64 0 22 >E:WiDI``GMka=5UM>kU80
l32
L16
V35O2n8Y5Y1DOdc2XSPB:A1
!s100 _QIf<:8PL@ZjN;;_P?gFU1
R6
33
R229
!i10b 1
R230
R266
R267
!i113 1
R11
R12
Etb_register8
R1
R182
R183
R184
R185
R186
R187
R188
R189
R190
R191
R192
R193
R194
R195
R196
R197
R198
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R124
R210
R211
R212
R213
R214
R2
R3
R0
Z268 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register8.vhd
Z269 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register8.vhd
l0
L12
Vge:MDKDbHAAL_cJ9i[6Q^1
!s100 >fTU?2ZCn[TWhMe34oW7;2
R6
33
Z270 !s110 1553623827
!i10b 1
Z271 !s108 1553623826.000000
Z272 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register8.vhd|
Z273 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register8.vhd|
!i113 1
R11
R12
Atb
R182
R183
R184
R185
R186
R187
R188
R189
R190
R191
R192
R193
R194
R195
R196
R197
R198
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R124
R210
R211
R212
R213
R214
R2
R3
DEx4 work 12 tb_register8 0 22 ge:MDKDbHAAL_cJ9i[6Q^1
l32
L16
VEaM<N?99684DFW03eKFfl1
!s100 63e6UF7nF;eGd3djL28R03
R6
33
R270
!i10b 1
R271
R272
R273
!i113 1
R11
R12
Ezerador16
Z274 w1553650376
R2
R3
R0
Z275 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd
Z276 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd
l0
L5
VzQ4fWefBG[=4LClU:T4LN2
!s100 mm74FVI^0hNB:]fXbJ0R83
R6
33
R31
!i10b 1
R32
Z277 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd|
Z278 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 9 zerador16 0 22 zQ4fWefBG[=4LClU:T4LN2
l16
L13
V7AR[DMZ>^[YKS;X]0WmZR1
!s100 M=Ya>og]K?ogTQ3R5;VLI3
R6
33
R31
!i10b 1
R32
R277
R278
!i113 1
R11
R12
