# COL-216-Assignment-3
Assignment on Caches
Case 10: Bus Contention and Idle Cycles
Simulates bus being busy when core 2 wants to write to same line core 0 is already accessing.

app 9 for getting data in one core and sharing

app 6 for just using one core

app 7 and 8 for demonstrating false sharing