/*
 * Copyright 2025 NXP
 * SPDX-License-Identifier: Apache-2.0
 */

#include <nxp/mcx/MCXE31BMPB-pinctrl.h>

&pinctrl {
	eirq0_default: eirq0_default {
		group1 {
			pinmux = <PTD5_EIRQ13>;
			input-enable;
		};
	};

	pinmux_lpuart_2: pinmux_lpuart_2 {
		group1 {
			pinmux = <PTA9_LPUART2_TX_O>;
			output-enable;
		};

		group2 {
			pinmux = <PTA8_LPUART2_RX>;
			input-enable;
		};
	};

	pinmux_lpuart_5: pinmux_lpuart_5 {
		group1 {
			pinmux = <PTE14_LPUART5_TX_O>;
			output-enable;
		};

		group2 {
			pinmux = <PTE3_LPUART5_RX>;
			input-enable;
		};
	};

	pinmux_flexcan_0: pinmux_flexcan_0 {
		group1 {
			pinmux = <PTA6_CAN0_RX>;
			input-enable;
		};

		group2 {
			pinmux = <PTA7_CAN0_TX>;
			output-enable;
		};
	};

	pinmux_lpi2c_1: pinmux_lpi2c_1 {
		group1 {
			pinmux = <PTC6_LPI2C1_SDA_O>,
				 <PTC6_LPI2C1_SDA_I>,
				 <PTC7_LPI2C1_SCL_O>,
				 <PTC7_LPI2C1_SCL_I>;
			input-enable;
			bias-pull-up;
		};
	};

	pinmux_flexio_lcd: pinmux_flexio_lcd {
		group1 {
			/* FlexIO data pins D0-D15 */
			pinmux = <PTC23_FXIO_D16_O>,
				 <PTC24_FXIO_D17_O>,
				 <PTC25_FXIO_D18_O>,
				 <PTC26_FXIO_D19_O>,
				 <PTC27_FXIO_D20_O>,
				 <PTC28_FXIO_D21_O>,
				 <PTC29_FXIO_D22_O>,
				 <PTC30_FXIO_D23_O>,
				 <PTC31_FXIO_D24_O>,
				 <PTD20_FXIO_D25_O>,
				 <PTD21_FXIO_D26_O>,
				 <PTD22_FXIO_D27_O>,
				 <PTD23_FXIO_D28_O>,
				 <PTD24_FXIO_D29_O>,
				 <PTD26_FXIO_D30_O>,
				 <PTD27_FXIO_D31_O>;
			output-enable;
		};

		group2 {
			/* FlexIO control pins: WR/EN (D0), RD (D1) */
			pinmux = <PTC11_FXIO_D15_O>,
				 <PTC11_FXIO_D15_I>,
				 <PTB0_FXIO_D14_O>,
				 <PTB0_FXIO_D14_I>;
			output-enable;
		};
	};
};
