
Lab7.3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000b8c  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000d20  08000d28  00010d28  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000d20  08000d20  00010d28  2**0
                  CONTENTS
  4 .ARM          00000000  08000d20  08000d20  00010d28  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000d20  08000d28  00010d28  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000d20  08000d20  00010d20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000d24  08000d24  00010d24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010d28  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000028  20000000  08000d28  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000028  08000d28  00020028  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010d28  2**0
                  CONTENTS, READONLY
 12 .comment      000000be  00000000  00000000  00010d58  2**0
                  CONTENTS, READONLY
 13 .debug_info   00003eb7  00000000  00000000  00010e16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000008d0  00000000  00000000  00014ccd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000005c0  00000000  00000000  000155a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000045  00000000  00000000  00015b60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000d113  00000000  00000000  00015ba5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000027dc  00000000  00000000  00022cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00041501  00000000  00000000  00025494  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000019bc  00000000  00000000  00066998  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  00068354  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_ranges 00000518  00000000  00000000  000683ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000d08 	.word	0x08000d08

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	08000d08 	.word	0x08000d08

080001d4 <main>:
uint16_t TimLimit_SendData = 0;
uint8_t Number_Press = 0;
static uint8_t Status1 = 0;

int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
	Input_Capture();
 80001d8:	f000 f806 	bl	80001e8 <Input_Capture>
	while(1)
	{
		Check_Tim_Press();
 80001dc:	f000 f87c 	bl	80002d8 <Check_Tim_Press>
		Send_NumberPress();
 80001e0:	f000 f8a8 	bl	8000334 <Send_NumberPress>
		Check_Tim_Press();
 80001e4:	e7fa      	b.n	80001dc <main+0x8>
	...

080001e8 <Input_Capture>:
	}
}

void Input_Capture(void)
{
 80001e8:	b580      	push	{r7, lr}
 80001ea:	b08a      	sub	sp, #40	; 0x28
 80001ec:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef 	TIM_TimeBaseStructure;
	TIM_ICInitTypeDef			TIM_ICInitStructure;
	NVIC_InitTypeDef 			NVIC_InitStructure;

	//GPIO clock enable
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80001ee:	2101      	movs	r1, #1
 80001f0:	2002      	movs	r0, #2
 80001f2:	f000 fa3f 	bl	8000674 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80001f6:	2302      	movs	r3, #2
 80001f8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80001fc:	2302      	movs	r3, #2
 80001fe:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000202:	2300      	movs	r3, #0
 8000204:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000208:	2300      	movs	r3, #0
 800020a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource3, GPIO_AF_TIM2);
 800020e:	2201      	movs	r2, #1
 8000210:	2103      	movs	r1, #3
 8000212:	4826      	ldr	r0, [pc, #152]	; (80002ac <Input_Capture+0xc4>)
 8000214:	f000 f9e4 	bl	80005e0 <GPIO_PinAFConfig>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
 8000218:	2308      	movs	r3, #8
 800021a:	623b      	str	r3, [r7, #32]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800021c:	f107 0320 	add.w	r3, r7, #32
 8000220:	4619      	mov	r1, r3
 8000222:	4822      	ldr	r0, [pc, #136]	; (80002ac <Input_Capture+0xc4>)
 8000224:	f000 f94e 	bl	80004c4 <GPIO_Init>

	//TIM2 Clock enable
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8000228:	2101      	movs	r1, #1
 800022a:	2001      	movs	r0, #1
 800022c:	f000 fa42 	bl	80006b4 <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseStructure.TIM_Prescaler = 41999;
 8000230:	f24a 430f 	movw	r3, #41999	; 0xa40f
 8000234:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStructure.TIM_Period = 0xFFFF;
 8000236:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800023a:	61bb      	str	r3, [r7, #24]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800023c:	2300      	movs	r3, #0
 800023e:	82fb      	strh	r3, [r7, #22]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8000240:	2300      	movs	r3, #0
 8000242:	83bb      	strh	r3, [r7, #28]
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8000244:	f107 0314 	add.w	r3, r7, #20
 8000248:	4619      	mov	r1, r3
 800024a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800024e:	f000 fa51 	bl	80006f4 <TIM_TimeBaseInit>

	//configure Input Capture
	TIM_ICInitStructure.TIM_Channel = TIM_Channel_2;
 8000252:	2304      	movs	r3, #4
 8000254:	813b      	strh	r3, [r7, #8]
	TIM_ICInitStructure.TIM_ICPolarity = TIM_ICPolarity_BothEdge;
 8000256:	230a      	movs	r3, #10
 8000258:	817b      	strh	r3, [r7, #10]
	TIM_ICInitStructure.TIM_ICSelection = TIM_ICSelection_DirectTI;
 800025a:	2301      	movs	r3, #1
 800025c:	81bb      	strh	r3, [r7, #12]
	TIM_ICInitStructure.TIM_ICPrescaler = TIM_ICPSC_DIV1;
 800025e:	2300      	movs	r3, #0
 8000260:	81fb      	strh	r3, [r7, #14]
	TIM_ICInitStructure.TIM_ICFilter = 0x0;
 8000262:	2300      	movs	r3, #0
 8000264:	823b      	strh	r3, [r7, #16]

	TIM_ICInit(TIM2, &TIM_ICInitStructure);
 8000266:	f107 0308 	add.w	r3, r7, #8
 800026a:	4619      	mov	r1, r3
 800026c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000270:	f000 facc 	bl	800080c <TIM_ICInit>

	TIM_Cmd(TIM2, ENABLE);
 8000274:	2101      	movs	r1, #1
 8000276:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800027a:	f000 faa7 	bl	80007cc <TIM_Cmd>


	//Configure Input Capture Interrupt
	TIM_ITConfig(TIM2, TIM_IT_CC2, ENABLE);
 800027e:	2201      	movs	r2, #1
 8000280:	2104      	movs	r1, #4
 8000282:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000286:	f000 fb95 	bl	80009b4 <TIM_ITConfig>

	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 800028a:	231c      	movs	r3, #28
 800028c:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800028e:	2300      	movs	r3, #0
 8000290:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000292:	2300      	movs	r3, #0
 8000294:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000296:	2301      	movs	r3, #1
 8000298:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 800029a:	1d3b      	adds	r3, r7, #4
 800029c:	4618      	mov	r0, r3
 800029e:	f000 f8af 	bl	8000400 <NVIC_Init>
}
 80002a2:	bf00      	nop
 80002a4:	3728      	adds	r7, #40	; 0x28
 80002a6:	46bd      	mov	sp, r7
 80002a8:	bd80      	pop	{r7, pc}
 80002aa:	bf00      	nop
 80002ac:	40020400 	.word	0x40020400

080002b0 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	af00      	add	r7, sp, #0
    if (TIM_GetITStatus(TIM2, TIM_IT_CC2) != RESET)
 80002b4:	2104      	movs	r1, #4
 80002b6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80002ba:	f000 fb9f 	bl	80009fc <TIM_GetITStatus>
 80002be:	4603      	mov	r3, r0
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d006      	beq.n	80002d2 <TIM2_IRQHandler+0x22>
    {
        // Clear the TIM2 Capture Compare 2 interrupt flag
        TIM_ClearITPendingBit(TIM2, TIM_IT_CC2);
 80002c4:	2104      	movs	r1, #4
 80002c6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80002ca:	f000 fbc1 	bl	8000a50 <TIM_ClearITPendingBit>

        // Check and handle button press
        Check_Tim_Press();
 80002ce:	f000 f803 	bl	80002d8 <Check_Tim_Press>
    }
}
 80002d2:	bf00      	nop
 80002d4:	bd80      	pop	{r7, pc}
	...

080002d8 <Check_Tim_Press>:

static void Check_Tim_Press(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b082      	sub	sp, #8
 80002dc:	af00      	add	r7, sp, #0
	uint8_t Number_Press = 0;
 80002de:	2300      	movs	r3, #0
 80002e0:	71fb      	strb	r3, [r7, #7]

	Status1 = !Status1;
 80002e2:	4b12      	ldr	r3, [pc, #72]	; (800032c <Check_Tim_Press+0x54>)
 80002e4:	781b      	ldrb	r3, [r3, #0]
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	bf0c      	ite	eq
 80002ea:	2301      	moveq	r3, #1
 80002ec:	2300      	movne	r3, #0
 80002ee:	b2db      	uxtb	r3, r3
 80002f0:	461a      	mov	r2, r3
 80002f2:	4b0e      	ldr	r3, [pc, #56]	; (800032c <Check_Tim_Press+0x54>)
 80002f4:	701a      	strb	r2, [r3, #0]

	if (Status1 == 1)
 80002f6:	4b0d      	ldr	r3, [pc, #52]	; (800032c <Check_Tim_Press+0x54>)
 80002f8:	781b      	ldrb	r3, [r3, #0]
 80002fa:	2b01      	cmp	r3, #1
 80002fc:	d103      	bne.n	8000306 <Check_Tim_Press+0x2e>
	{
		Number_Press++;
 80002fe:	79fb      	ldrb	r3, [r7, #7]
 8000300:	3301      	adds	r3, #1
 8000302:	71fb      	strb	r3, [r7, #7]
	else if (Status1 == 0)
	{
		Tim_Rising = TIM_GetCapture2(TIM2);
		Status1 = 1;
	}
}
 8000304:	e00e      	b.n	8000324 <Check_Tim_Press+0x4c>
	else if (Status1 == 0)
 8000306:	4b09      	ldr	r3, [pc, #36]	; (800032c <Check_Tim_Press+0x54>)
 8000308:	781b      	ldrb	r3, [r3, #0]
 800030a:	2b00      	cmp	r3, #0
 800030c:	d10a      	bne.n	8000324 <Check_Tim_Press+0x4c>
		Tim_Rising = TIM_GetCapture2(TIM2);
 800030e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000312:	f000 facf 	bl	80008b4 <TIM_GetCapture2>
 8000316:	4603      	mov	r3, r0
 8000318:	b29a      	uxth	r2, r3
 800031a:	4b05      	ldr	r3, [pc, #20]	; (8000330 <Check_Tim_Press+0x58>)
 800031c:	801a      	strh	r2, [r3, #0]
		Status1 = 1;
 800031e:	4b03      	ldr	r3, [pc, #12]	; (800032c <Check_Tim_Press+0x54>)
 8000320:	2201      	movs	r2, #1
 8000322:	701a      	strb	r2, [r3, #0]
}
 8000324:	bf00      	nop
 8000326:	3708      	adds	r7, #8
 8000328:	46bd      	mov	sp, r7
 800032a:	bd80      	pop	{r7, pc}
 800032c:	20000025 	.word	0x20000025
 8000330:	2000001c 	.word	0x2000001c

08000334 <Send_NumberPress>:

void Send_NumberPress(void)
{
 8000334:	b480      	push	{r7}
 8000336:	af00      	add	r7, sp, #0
    if (Status1 == 1)
 8000338:	4b16      	ldr	r3, [pc, #88]	; (8000394 <Send_NumberPress+0x60>)
 800033a:	781b      	ldrb	r3, [r3, #0]
 800033c:	2b01      	cmp	r3, #1
 800033e:	d124      	bne.n	800038a <Send_NumberPress+0x56>
    {
        if (Tim_Update < Tim_Rising)
 8000340:	4b15      	ldr	r3, [pc, #84]	; (8000398 <Send_NumberPress+0x64>)
 8000342:	881a      	ldrh	r2, [r3, #0]
 8000344:	4b15      	ldr	r3, [pc, #84]	; (800039c <Send_NumberPress+0x68>)
 8000346:	881b      	ldrh	r3, [r3, #0]
 8000348:	429a      	cmp	r2, r3
 800034a:	d20a      	bcs.n	8000362 <Send_NumberPress+0x2e>
        {
            Tim_SendData = (0xFFFF + Tim_Update) - Tim_Rising;
 800034c:	4b12      	ldr	r3, [pc, #72]	; (8000398 <Send_NumberPress+0x64>)
 800034e:	881a      	ldrh	r2, [r3, #0]
 8000350:	4b12      	ldr	r3, [pc, #72]	; (800039c <Send_NumberPress+0x68>)
 8000352:	881b      	ldrh	r3, [r3, #0]
 8000354:	1ad3      	subs	r3, r2, r3
 8000356:	b29b      	uxth	r3, r3
 8000358:	3b01      	subs	r3, #1
 800035a:	b29a      	uxth	r2, r3
 800035c:	4b10      	ldr	r3, [pc, #64]	; (80003a0 <Send_NumberPress+0x6c>)
 800035e:	801a      	strh	r2, [r3, #0]
 8000360:	e007      	b.n	8000372 <Send_NumberPress+0x3e>
        }
        else
        {
            Tim_SendData = Tim_Update - Tim_Rising;
 8000362:	4b0d      	ldr	r3, [pc, #52]	; (8000398 <Send_NumberPress+0x64>)
 8000364:	881a      	ldrh	r2, [r3, #0]
 8000366:	4b0d      	ldr	r3, [pc, #52]	; (800039c <Send_NumberPress+0x68>)
 8000368:	881b      	ldrh	r3, [r3, #0]
 800036a:	1ad3      	subs	r3, r2, r3
 800036c:	b29a      	uxth	r2, r3
 800036e:	4b0c      	ldr	r3, [pc, #48]	; (80003a0 <Send_NumberPress+0x6c>)
 8000370:	801a      	strh	r2, [r3, #0]
        }

        if (Tim_SendData >= TimLimit_SendData)
 8000372:	4b0b      	ldr	r3, [pc, #44]	; (80003a0 <Send_NumberPress+0x6c>)
 8000374:	881a      	ldrh	r2, [r3, #0]
 8000376:	4b0b      	ldr	r3, [pc, #44]	; (80003a4 <Send_NumberPress+0x70>)
 8000378:	881b      	ldrh	r3, [r3, #0]
 800037a:	429a      	cmp	r2, r3
 800037c:	d305      	bcc.n	800038a <Send_NumberPress+0x56>
        {
            // Send the Number_Press value to the computer or perform other actions
            // Reset the counter and any other necessary variables
            Number_Press = 0;
 800037e:	4b0a      	ldr	r3, [pc, #40]	; (80003a8 <Send_NumberPress+0x74>)
 8000380:	2200      	movs	r2, #0
 8000382:	701a      	strb	r2, [r3, #0]
            Tim_Rising = 0;
 8000384:	4b05      	ldr	r3, [pc, #20]	; (800039c <Send_NumberPress+0x68>)
 8000386:	2200      	movs	r2, #0
 8000388:	801a      	strh	r2, [r3, #0]
        }
    }
}
 800038a:	bf00      	nop
 800038c:	46bd      	mov	sp, r7
 800038e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000392:	4770      	bx	lr
 8000394:	20000025 	.word	0x20000025
 8000398:	2000001e 	.word	0x2000001e
 800039c:	2000001c 	.word	0x2000001c
 80003a0:	20000020 	.word	0x20000020
 80003a4:	20000022 	.word	0x20000022
 80003a8:	20000024 	.word	0x20000024

080003ac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003ac:	480d      	ldr	r0, [pc, #52]	; (80003e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003ae:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003b0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003b4:	480c      	ldr	r0, [pc, #48]	; (80003e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80003b6:	490d      	ldr	r1, [pc, #52]	; (80003ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80003b8:	4a0d      	ldr	r2, [pc, #52]	; (80003f0 <LoopForever+0xe>)
  movs r3, #0
 80003ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003bc:	e002      	b.n	80003c4 <LoopCopyDataInit>

080003be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003c2:	3304      	adds	r3, #4

080003c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003c8:	d3f9      	bcc.n	80003be <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003ca:	4a0a      	ldr	r2, [pc, #40]	; (80003f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003cc:	4c0a      	ldr	r4, [pc, #40]	; (80003f8 <LoopForever+0x16>)
  movs r3, #0
 80003ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003d0:	e001      	b.n	80003d6 <LoopFillZerobss>

080003d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003d4:	3204      	adds	r2, #4

080003d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003d8:	d3fb      	bcc.n	80003d2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003da:	f000 fc71 	bl	8000cc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003de:	f7ff fef9 	bl	80001d4 <main>

080003e2 <LoopForever>:

LoopForever:
  b LoopForever
 80003e2:	e7fe      	b.n	80003e2 <LoopForever>
  ldr   r0, =_estack
 80003e4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80003e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003ec:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003f0:	08000d28 	.word	0x08000d28
  ldr r2, =_sbss
 80003f4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003f8:	20000028 	.word	0x20000028

080003fc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003fc:	e7fe      	b.n	80003fc <ADC_IRQHandler>
	...

08000400 <NVIC_Init>:
 8000400:	b480      	push	{r7}
 8000402:	b085      	sub	sp, #20
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
 8000408:	2300      	movs	r3, #0
 800040a:	73fb      	strb	r3, [r7, #15]
 800040c:	2300      	movs	r3, #0
 800040e:	73bb      	strb	r3, [r7, #14]
 8000410:	230f      	movs	r3, #15
 8000412:	737b      	strb	r3, [r7, #13]
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	78db      	ldrb	r3, [r3, #3]
 8000418:	2b00      	cmp	r3, #0
 800041a:	d039      	beq.n	8000490 <NVIC_Init+0x90>
 800041c:	4b27      	ldr	r3, [pc, #156]	; (80004bc <NVIC_Init+0xbc>)
 800041e:	68db      	ldr	r3, [r3, #12]
 8000420:	43db      	mvns	r3, r3
 8000422:	0a1b      	lsrs	r3, r3, #8
 8000424:	b2db      	uxtb	r3, r3
 8000426:	f003 0307 	and.w	r3, r3, #7
 800042a:	73fb      	strb	r3, [r7, #15]
 800042c:	7bfb      	ldrb	r3, [r7, #15]
 800042e:	f1c3 0304 	rsb	r3, r3, #4
 8000432:	73bb      	strb	r3, [r7, #14]
 8000434:	7b7a      	ldrb	r2, [r7, #13]
 8000436:	7bfb      	ldrb	r3, [r7, #15]
 8000438:	fa42 f303 	asr.w	r3, r2, r3
 800043c:	737b      	strb	r3, [r7, #13]
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	785b      	ldrb	r3, [r3, #1]
 8000442:	461a      	mov	r2, r3
 8000444:	7bbb      	ldrb	r3, [r7, #14]
 8000446:	fa02 f303 	lsl.w	r3, r2, r3
 800044a:	73fb      	strb	r3, [r7, #15]
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	789a      	ldrb	r2, [r3, #2]
 8000450:	7b7b      	ldrb	r3, [r7, #13]
 8000452:	4013      	ands	r3, r2
 8000454:	b2da      	uxtb	r2, r3
 8000456:	7bfb      	ldrb	r3, [r7, #15]
 8000458:	4313      	orrs	r3, r2
 800045a:	73fb      	strb	r3, [r7, #15]
 800045c:	7bfb      	ldrb	r3, [r7, #15]
 800045e:	011b      	lsls	r3, r3, #4
 8000460:	73fb      	strb	r3, [r7, #15]
 8000462:	4a17      	ldr	r2, [pc, #92]	; (80004c0 <NVIC_Init+0xc0>)
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	781b      	ldrb	r3, [r3, #0]
 8000468:	4413      	add	r3, r2
 800046a:	7bfa      	ldrb	r2, [r7, #15]
 800046c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	781b      	ldrb	r3, [r3, #0]
 8000474:	f003 031f 	and.w	r3, r3, #31
 8000478:	4911      	ldr	r1, [pc, #68]	; (80004c0 <NVIC_Init+0xc0>)
 800047a:	687a      	ldr	r2, [r7, #4]
 800047c:	7812      	ldrb	r2, [r2, #0]
 800047e:	0952      	lsrs	r2, r2, #5
 8000480:	b2d2      	uxtb	r2, r2
 8000482:	4610      	mov	r0, r2
 8000484:	2201      	movs	r2, #1
 8000486:	fa02 f303 	lsl.w	r3, r2, r3
 800048a:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
 800048e:	e00f      	b.n	80004b0 <NVIC_Init+0xb0>
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	781b      	ldrb	r3, [r3, #0]
 8000494:	f003 031f 	and.w	r3, r3, #31
 8000498:	4909      	ldr	r1, [pc, #36]	; (80004c0 <NVIC_Init+0xc0>)
 800049a:	687a      	ldr	r2, [r7, #4]
 800049c:	7812      	ldrb	r2, [r2, #0]
 800049e:	0952      	lsrs	r2, r2, #5
 80004a0:	b2d2      	uxtb	r2, r2
 80004a2:	4610      	mov	r0, r2
 80004a4:	2201      	movs	r2, #1
 80004a6:	409a      	lsls	r2, r3
 80004a8:	f100 0320 	add.w	r3, r0, #32
 80004ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80004b0:	bf00      	nop
 80004b2:	3714      	adds	r7, #20
 80004b4:	46bd      	mov	sp, r7
 80004b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ba:	4770      	bx	lr
 80004bc:	e000ed00 	.word	0xe000ed00
 80004c0:	e000e100 	.word	0xe000e100

080004c4 <GPIO_Init>:
 80004c4:	b480      	push	{r7}
 80004c6:	b087      	sub	sp, #28
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
 80004cc:	6039      	str	r1, [r7, #0]
 80004ce:	2300      	movs	r3, #0
 80004d0:	617b      	str	r3, [r7, #20]
 80004d2:	2300      	movs	r3, #0
 80004d4:	613b      	str	r3, [r7, #16]
 80004d6:	2300      	movs	r3, #0
 80004d8:	60fb      	str	r3, [r7, #12]
 80004da:	2300      	movs	r3, #0
 80004dc:	617b      	str	r3, [r7, #20]
 80004de:	e076      	b.n	80005ce <GPIO_Init+0x10a>
 80004e0:	2201      	movs	r2, #1
 80004e2:	697b      	ldr	r3, [r7, #20]
 80004e4:	fa02 f303 	lsl.w	r3, r2, r3
 80004e8:	613b      	str	r3, [r7, #16]
 80004ea:	683b      	ldr	r3, [r7, #0]
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	693a      	ldr	r2, [r7, #16]
 80004f0:	4013      	ands	r3, r2
 80004f2:	60fb      	str	r3, [r7, #12]
 80004f4:	68fa      	ldr	r2, [r7, #12]
 80004f6:	693b      	ldr	r3, [r7, #16]
 80004f8:	429a      	cmp	r2, r3
 80004fa:	d165      	bne.n	80005c8 <GPIO_Init+0x104>
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	681a      	ldr	r2, [r3, #0]
 8000500:	697b      	ldr	r3, [r7, #20]
 8000502:	005b      	lsls	r3, r3, #1
 8000504:	2103      	movs	r1, #3
 8000506:	fa01 f303 	lsl.w	r3, r1, r3
 800050a:	43db      	mvns	r3, r3
 800050c:	401a      	ands	r2, r3
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	601a      	str	r2, [r3, #0]
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	681a      	ldr	r2, [r3, #0]
 8000516:	683b      	ldr	r3, [r7, #0]
 8000518:	791b      	ldrb	r3, [r3, #4]
 800051a:	4619      	mov	r1, r3
 800051c:	697b      	ldr	r3, [r7, #20]
 800051e:	005b      	lsls	r3, r3, #1
 8000520:	fa01 f303 	lsl.w	r3, r1, r3
 8000524:	431a      	orrs	r2, r3
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	601a      	str	r2, [r3, #0]
 800052a:	683b      	ldr	r3, [r7, #0]
 800052c:	791b      	ldrb	r3, [r3, #4]
 800052e:	2b01      	cmp	r3, #1
 8000530:	d003      	beq.n	800053a <GPIO_Init+0x76>
 8000532:	683b      	ldr	r3, [r7, #0]
 8000534:	791b      	ldrb	r3, [r3, #4]
 8000536:	2b02      	cmp	r3, #2
 8000538:	d12e      	bne.n	8000598 <GPIO_Init+0xd4>
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	689a      	ldr	r2, [r3, #8]
 800053e:	697b      	ldr	r3, [r7, #20]
 8000540:	005b      	lsls	r3, r3, #1
 8000542:	2103      	movs	r1, #3
 8000544:	fa01 f303 	lsl.w	r3, r1, r3
 8000548:	43db      	mvns	r3, r3
 800054a:	401a      	ands	r2, r3
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	609a      	str	r2, [r3, #8]
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	689a      	ldr	r2, [r3, #8]
 8000554:	683b      	ldr	r3, [r7, #0]
 8000556:	795b      	ldrb	r3, [r3, #5]
 8000558:	4619      	mov	r1, r3
 800055a:	697b      	ldr	r3, [r7, #20]
 800055c:	005b      	lsls	r3, r3, #1
 800055e:	fa01 f303 	lsl.w	r3, r1, r3
 8000562:	431a      	orrs	r2, r3
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	609a      	str	r2, [r3, #8]
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	685a      	ldr	r2, [r3, #4]
 800056c:	697b      	ldr	r3, [r7, #20]
 800056e:	b29b      	uxth	r3, r3
 8000570:	4619      	mov	r1, r3
 8000572:	2301      	movs	r3, #1
 8000574:	408b      	lsls	r3, r1
 8000576:	43db      	mvns	r3, r3
 8000578:	401a      	ands	r2, r3
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	605a      	str	r2, [r3, #4]
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	685b      	ldr	r3, [r3, #4]
 8000582:	683a      	ldr	r2, [r7, #0]
 8000584:	7992      	ldrb	r2, [r2, #6]
 8000586:	4611      	mov	r1, r2
 8000588:	697a      	ldr	r2, [r7, #20]
 800058a:	b292      	uxth	r2, r2
 800058c:	fa01 f202 	lsl.w	r2, r1, r2
 8000590:	b292      	uxth	r2, r2
 8000592:	431a      	orrs	r2, r3
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	605a      	str	r2, [r3, #4]
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	68da      	ldr	r2, [r3, #12]
 800059c:	697b      	ldr	r3, [r7, #20]
 800059e:	b29b      	uxth	r3, r3
 80005a0:	005b      	lsls	r3, r3, #1
 80005a2:	2103      	movs	r1, #3
 80005a4:	fa01 f303 	lsl.w	r3, r1, r3
 80005a8:	43db      	mvns	r3, r3
 80005aa:	401a      	ands	r2, r3
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	60da      	str	r2, [r3, #12]
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	68da      	ldr	r2, [r3, #12]
 80005b4:	683b      	ldr	r3, [r7, #0]
 80005b6:	79db      	ldrb	r3, [r3, #7]
 80005b8:	4619      	mov	r1, r3
 80005ba:	697b      	ldr	r3, [r7, #20]
 80005bc:	005b      	lsls	r3, r3, #1
 80005be:	fa01 f303 	lsl.w	r3, r1, r3
 80005c2:	431a      	orrs	r2, r3
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	60da      	str	r2, [r3, #12]
 80005c8:	697b      	ldr	r3, [r7, #20]
 80005ca:	3301      	adds	r3, #1
 80005cc:	617b      	str	r3, [r7, #20]
 80005ce:	697b      	ldr	r3, [r7, #20]
 80005d0:	2b0f      	cmp	r3, #15
 80005d2:	d985      	bls.n	80004e0 <GPIO_Init+0x1c>
 80005d4:	bf00      	nop
 80005d6:	371c      	adds	r7, #28
 80005d8:	46bd      	mov	sp, r7
 80005da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005de:	4770      	bx	lr

080005e0 <GPIO_PinAFConfig>:
 80005e0:	b480      	push	{r7}
 80005e2:	b085      	sub	sp, #20
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
 80005e8:	460b      	mov	r3, r1
 80005ea:	807b      	strh	r3, [r7, #2]
 80005ec:	4613      	mov	r3, r2
 80005ee:	707b      	strb	r3, [r7, #1]
 80005f0:	2300      	movs	r3, #0
 80005f2:	60fb      	str	r3, [r7, #12]
 80005f4:	2300      	movs	r3, #0
 80005f6:	60bb      	str	r3, [r7, #8]
 80005f8:	787a      	ldrb	r2, [r7, #1]
 80005fa:	887b      	ldrh	r3, [r7, #2]
 80005fc:	f003 0307 	and.w	r3, r3, #7
 8000600:	009b      	lsls	r3, r3, #2
 8000602:	fa02 f303 	lsl.w	r3, r2, r3
 8000606:	60fb      	str	r3, [r7, #12]
 8000608:	887b      	ldrh	r3, [r7, #2]
 800060a:	08db      	lsrs	r3, r3, #3
 800060c:	b29b      	uxth	r3, r3
 800060e:	461a      	mov	r2, r3
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	3208      	adds	r2, #8
 8000614:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000618:	887b      	ldrh	r3, [r7, #2]
 800061a:	f003 0307 	and.w	r3, r3, #7
 800061e:	009b      	lsls	r3, r3, #2
 8000620:	210f      	movs	r1, #15
 8000622:	fa01 f303 	lsl.w	r3, r1, r3
 8000626:	43db      	mvns	r3, r3
 8000628:	8879      	ldrh	r1, [r7, #2]
 800062a:	08c9      	lsrs	r1, r1, #3
 800062c:	b289      	uxth	r1, r1
 800062e:	4608      	mov	r0, r1
 8000630:	ea02 0103 	and.w	r1, r2, r3
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	f100 0208 	add.w	r2, r0, #8
 800063a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800063e:	887b      	ldrh	r3, [r7, #2]
 8000640:	08db      	lsrs	r3, r3, #3
 8000642:	b29b      	uxth	r3, r3
 8000644:	461a      	mov	r2, r3
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	3208      	adds	r2, #8
 800064a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800064e:	68fa      	ldr	r2, [r7, #12]
 8000650:	4313      	orrs	r3, r2
 8000652:	60bb      	str	r3, [r7, #8]
 8000654:	887b      	ldrh	r3, [r7, #2]
 8000656:	08db      	lsrs	r3, r3, #3
 8000658:	b29b      	uxth	r3, r3
 800065a:	461a      	mov	r2, r3
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	3208      	adds	r2, #8
 8000660:	68b9      	ldr	r1, [r7, #8]
 8000662:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8000666:	bf00      	nop
 8000668:	3714      	adds	r7, #20
 800066a:	46bd      	mov	sp, r7
 800066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000670:	4770      	bx	lr
	...

08000674 <RCC_AHB1PeriphClockCmd>:
 8000674:	b480      	push	{r7}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
 800067c:	460b      	mov	r3, r1
 800067e:	70fb      	strb	r3, [r7, #3]
 8000680:	78fb      	ldrb	r3, [r7, #3]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d006      	beq.n	8000694 <RCC_AHB1PeriphClockCmd+0x20>
 8000686:	4b0a      	ldr	r3, [pc, #40]	; (80006b0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000688:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800068a:	4909      	ldr	r1, [pc, #36]	; (80006b0 <RCC_AHB1PeriphClockCmd+0x3c>)
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	4313      	orrs	r3, r2
 8000690:	630b      	str	r3, [r1, #48]	; 0x30
 8000692:	e006      	b.n	80006a2 <RCC_AHB1PeriphClockCmd+0x2e>
 8000694:	4b06      	ldr	r3, [pc, #24]	; (80006b0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000696:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	43db      	mvns	r3, r3
 800069c:	4904      	ldr	r1, [pc, #16]	; (80006b0 <RCC_AHB1PeriphClockCmd+0x3c>)
 800069e:	4013      	ands	r3, r2
 80006a0:	630b      	str	r3, [r1, #48]	; 0x30
 80006a2:	bf00      	nop
 80006a4:	370c      	adds	r7, #12
 80006a6:	46bd      	mov	sp, r7
 80006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop
 80006b0:	40023800 	.word	0x40023800

080006b4 <RCC_APB1PeriphClockCmd>:
 80006b4:	b480      	push	{r7}
 80006b6:	b083      	sub	sp, #12
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
 80006bc:	460b      	mov	r3, r1
 80006be:	70fb      	strb	r3, [r7, #3]
 80006c0:	78fb      	ldrb	r3, [r7, #3]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d006      	beq.n	80006d4 <RCC_APB1PeriphClockCmd+0x20>
 80006c6:	4b0a      	ldr	r3, [pc, #40]	; (80006f0 <RCC_APB1PeriphClockCmd+0x3c>)
 80006c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006ca:	4909      	ldr	r1, [pc, #36]	; (80006f0 <RCC_APB1PeriphClockCmd+0x3c>)
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	4313      	orrs	r3, r2
 80006d0:	640b      	str	r3, [r1, #64]	; 0x40
 80006d2:	e006      	b.n	80006e2 <RCC_APB1PeriphClockCmd+0x2e>
 80006d4:	4b06      	ldr	r3, [pc, #24]	; (80006f0 <RCC_APB1PeriphClockCmd+0x3c>)
 80006d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	43db      	mvns	r3, r3
 80006dc:	4904      	ldr	r1, [pc, #16]	; (80006f0 <RCC_APB1PeriphClockCmd+0x3c>)
 80006de:	4013      	ands	r3, r2
 80006e0:	640b      	str	r3, [r1, #64]	; 0x40
 80006e2:	bf00      	nop
 80006e4:	370c      	adds	r7, #12
 80006e6:	46bd      	mov	sp, r7
 80006e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	40023800 	.word	0x40023800

080006f4 <TIM_TimeBaseInit>:
 80006f4:	b480      	push	{r7}
 80006f6:	b085      	sub	sp, #20
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
 80006fc:	6039      	str	r1, [r7, #0]
 80006fe:	2300      	movs	r3, #0
 8000700:	81fb      	strh	r3, [r7, #14]
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	881b      	ldrh	r3, [r3, #0]
 8000706:	81fb      	strh	r3, [r7, #14]
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	4a29      	ldr	r2, [pc, #164]	; (80007b0 <TIM_TimeBaseInit+0xbc>)
 800070c:	4293      	cmp	r3, r2
 800070e:	d013      	beq.n	8000738 <TIM_TimeBaseInit+0x44>
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	4a28      	ldr	r2, [pc, #160]	; (80007b4 <TIM_TimeBaseInit+0xc0>)
 8000714:	4293      	cmp	r3, r2
 8000716:	d00f      	beq.n	8000738 <TIM_TimeBaseInit+0x44>
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800071e:	d00b      	beq.n	8000738 <TIM_TimeBaseInit+0x44>
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	4a25      	ldr	r2, [pc, #148]	; (80007b8 <TIM_TimeBaseInit+0xc4>)
 8000724:	4293      	cmp	r3, r2
 8000726:	d007      	beq.n	8000738 <TIM_TimeBaseInit+0x44>
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	4a24      	ldr	r2, [pc, #144]	; (80007bc <TIM_TimeBaseInit+0xc8>)
 800072c:	4293      	cmp	r3, r2
 800072e:	d003      	beq.n	8000738 <TIM_TimeBaseInit+0x44>
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	4a23      	ldr	r2, [pc, #140]	; (80007c0 <TIM_TimeBaseInit+0xcc>)
 8000734:	4293      	cmp	r3, r2
 8000736:	d108      	bne.n	800074a <TIM_TimeBaseInit+0x56>
 8000738:	89fb      	ldrh	r3, [r7, #14]
 800073a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800073e:	81fb      	strh	r3, [r7, #14]
 8000740:	683b      	ldr	r3, [r7, #0]
 8000742:	885a      	ldrh	r2, [r3, #2]
 8000744:	89fb      	ldrh	r3, [r7, #14]
 8000746:	4313      	orrs	r3, r2
 8000748:	81fb      	strh	r3, [r7, #14]
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	4a1d      	ldr	r2, [pc, #116]	; (80007c4 <TIM_TimeBaseInit+0xd0>)
 800074e:	4293      	cmp	r3, r2
 8000750:	d00c      	beq.n	800076c <TIM_TimeBaseInit+0x78>
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	4a1c      	ldr	r2, [pc, #112]	; (80007c8 <TIM_TimeBaseInit+0xd4>)
 8000756:	4293      	cmp	r3, r2
 8000758:	d008      	beq.n	800076c <TIM_TimeBaseInit+0x78>
 800075a:	89fb      	ldrh	r3, [r7, #14]
 800075c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000760:	81fb      	strh	r3, [r7, #14]
 8000762:	683b      	ldr	r3, [r7, #0]
 8000764:	891a      	ldrh	r2, [r3, #8]
 8000766:	89fb      	ldrh	r3, [r7, #14]
 8000768:	4313      	orrs	r3, r2
 800076a:	81fb      	strh	r3, [r7, #14]
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	89fa      	ldrh	r2, [r7, #14]
 8000770:	801a      	strh	r2, [r3, #0]
 8000772:	683b      	ldr	r3, [r7, #0]
 8000774:	685a      	ldr	r2, [r3, #4]
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	62da      	str	r2, [r3, #44]	; 0x2c
 800077a:	683b      	ldr	r3, [r7, #0]
 800077c:	881a      	ldrh	r2, [r3, #0]
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	851a      	strh	r2, [r3, #40]	; 0x28
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	4a0a      	ldr	r2, [pc, #40]	; (80007b0 <TIM_TimeBaseInit+0xbc>)
 8000786:	4293      	cmp	r3, r2
 8000788:	d003      	beq.n	8000792 <TIM_TimeBaseInit+0x9e>
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	4a09      	ldr	r2, [pc, #36]	; (80007b4 <TIM_TimeBaseInit+0xc0>)
 800078e:	4293      	cmp	r3, r2
 8000790:	d104      	bne.n	800079c <TIM_TimeBaseInit+0xa8>
 8000792:	683b      	ldr	r3, [r7, #0]
 8000794:	7a9b      	ldrb	r3, [r3, #10]
 8000796:	b29a      	uxth	r2, r3
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	861a      	strh	r2, [r3, #48]	; 0x30
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	2201      	movs	r2, #1
 80007a0:	829a      	strh	r2, [r3, #20]
 80007a2:	bf00      	nop
 80007a4:	3714      	adds	r7, #20
 80007a6:	46bd      	mov	sp, r7
 80007a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ac:	4770      	bx	lr
 80007ae:	bf00      	nop
 80007b0:	40010000 	.word	0x40010000
 80007b4:	40010400 	.word	0x40010400
 80007b8:	40000400 	.word	0x40000400
 80007bc:	40000800 	.word	0x40000800
 80007c0:	40000c00 	.word	0x40000c00
 80007c4:	40001000 	.word	0x40001000
 80007c8:	40001400 	.word	0x40001400

080007cc <TIM_Cmd>:
 80007cc:	b480      	push	{r7}
 80007ce:	b083      	sub	sp, #12
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
 80007d4:	460b      	mov	r3, r1
 80007d6:	70fb      	strb	r3, [r7, #3]
 80007d8:	78fb      	ldrb	r3, [r7, #3]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d008      	beq.n	80007f0 <TIM_Cmd+0x24>
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	881b      	ldrh	r3, [r3, #0]
 80007e2:	b29b      	uxth	r3, r3
 80007e4:	f043 0301 	orr.w	r3, r3, #1
 80007e8:	b29a      	uxth	r2, r3
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	801a      	strh	r2, [r3, #0]
 80007ee:	e007      	b.n	8000800 <TIM_Cmd+0x34>
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	881b      	ldrh	r3, [r3, #0]
 80007f4:	b29b      	uxth	r3, r3
 80007f6:	f023 0301 	bic.w	r3, r3, #1
 80007fa:	b29a      	uxth	r2, r3
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	801a      	strh	r2, [r3, #0]
 8000800:	bf00      	nop
 8000802:	370c      	adds	r7, #12
 8000804:	46bd      	mov	sp, r7
 8000806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080a:	4770      	bx	lr

0800080c <TIM_ICInit>:
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
 8000814:	6039      	str	r1, [r7, #0]
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	881b      	ldrh	r3, [r3, #0]
 800081a:	2b00      	cmp	r3, #0
 800081c:	d10f      	bne.n	800083e <TIM_ICInit+0x32>
 800081e:	683b      	ldr	r3, [r7, #0]
 8000820:	8859      	ldrh	r1, [r3, #2]
 8000822:	683b      	ldr	r3, [r7, #0]
 8000824:	889a      	ldrh	r2, [r3, #4]
 8000826:	683b      	ldr	r3, [r7, #0]
 8000828:	891b      	ldrh	r3, [r3, #8]
 800082a:	6878      	ldr	r0, [r7, #4]
 800082c:	f000 f921 	bl	8000a72 <TI1_Config>
 8000830:	683b      	ldr	r3, [r7, #0]
 8000832:	88db      	ldrh	r3, [r3, #6]
 8000834:	4619      	mov	r1, r3
 8000836:	6878      	ldr	r0, [r7, #4]
 8000838:	f000 f848 	bl	80008cc <TIM_SetIC1Prescaler>
 800083c:	e036      	b.n	80008ac <TIM_ICInit+0xa0>
 800083e:	683b      	ldr	r3, [r7, #0]
 8000840:	881b      	ldrh	r3, [r3, #0]
 8000842:	2b04      	cmp	r3, #4
 8000844:	d10f      	bne.n	8000866 <TIM_ICInit+0x5a>
 8000846:	683b      	ldr	r3, [r7, #0]
 8000848:	8859      	ldrh	r1, [r3, #2]
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	889a      	ldrh	r2, [r3, #4]
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	891b      	ldrh	r3, [r3, #8]
 8000852:	6878      	ldr	r0, [r7, #4]
 8000854:	f000 f950 	bl	8000af8 <TI2_Config>
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	88db      	ldrh	r3, [r3, #6]
 800085c:	4619      	mov	r1, r3
 800085e:	6878      	ldr	r0, [r7, #4]
 8000860:	f000 f850 	bl	8000904 <TIM_SetIC2Prescaler>
 8000864:	e022      	b.n	80008ac <TIM_ICInit+0xa0>
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	881b      	ldrh	r3, [r3, #0]
 800086a:	2b08      	cmp	r3, #8
 800086c:	d10f      	bne.n	800088e <TIM_ICInit+0x82>
 800086e:	683b      	ldr	r3, [r7, #0]
 8000870:	8859      	ldrh	r1, [r3, #2]
 8000872:	683b      	ldr	r3, [r7, #0]
 8000874:	889a      	ldrh	r2, [r3, #4]
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	891b      	ldrh	r3, [r3, #8]
 800087a:	6878      	ldr	r0, [r7, #4]
 800087c:	f000 f989 	bl	8000b92 <TI3_Config>
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	88db      	ldrh	r3, [r3, #6]
 8000884:	4619      	mov	r1, r3
 8000886:	6878      	ldr	r0, [r7, #4]
 8000888:	f000 f85a 	bl	8000940 <TIM_SetIC3Prescaler>
 800088c:	e00e      	b.n	80008ac <TIM_ICInit+0xa0>
 800088e:	683b      	ldr	r3, [r7, #0]
 8000890:	8859      	ldrh	r1, [r3, #2]
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	889a      	ldrh	r2, [r3, #4]
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	891b      	ldrh	r3, [r3, #8]
 800089a:	6878      	ldr	r0, [r7, #4]
 800089c:	f000 f9c1 	bl	8000c22 <TI4_Config>
 80008a0:	683b      	ldr	r3, [r7, #0]
 80008a2:	88db      	ldrh	r3, [r3, #6]
 80008a4:	4619      	mov	r1, r3
 80008a6:	6878      	ldr	r0, [r7, #4]
 80008a8:	f000 f866 	bl	8000978 <TIM_SetIC4Prescaler>
 80008ac:	bf00      	nop
 80008ae:	3708      	adds	r7, #8
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}

080008b4 <TIM_GetCapture2>:
 80008b4:	b480      	push	{r7}
 80008b6:	b083      	sub	sp, #12
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80008c0:	4618      	mov	r0, r3
 80008c2:	370c      	adds	r7, #12
 80008c4:	46bd      	mov	sp, r7
 80008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ca:	4770      	bx	lr

080008cc <TIM_SetIC1Prescaler>:
 80008cc:	b480      	push	{r7}
 80008ce:	b083      	sub	sp, #12
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
 80008d4:	460b      	mov	r3, r1
 80008d6:	807b      	strh	r3, [r7, #2]
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	8b1b      	ldrh	r3, [r3, #24]
 80008dc:	b29b      	uxth	r3, r3
 80008de:	f023 030c 	bic.w	r3, r3, #12
 80008e2:	b29a      	uxth	r2, r3
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	831a      	strh	r2, [r3, #24]
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	8b1b      	ldrh	r3, [r3, #24]
 80008ec:	b29a      	uxth	r2, r3
 80008ee:	887b      	ldrh	r3, [r7, #2]
 80008f0:	4313      	orrs	r3, r2
 80008f2:	b29a      	uxth	r2, r3
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	831a      	strh	r2, [r3, #24]
 80008f8:	bf00      	nop
 80008fa:	370c      	adds	r7, #12
 80008fc:	46bd      	mov	sp, r7
 80008fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000902:	4770      	bx	lr

08000904 <TIM_SetIC2Prescaler>:
 8000904:	b480      	push	{r7}
 8000906:	b083      	sub	sp, #12
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
 800090c:	460b      	mov	r3, r1
 800090e:	807b      	strh	r3, [r7, #2]
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	8b1b      	ldrh	r3, [r3, #24]
 8000914:	b29b      	uxth	r3, r3
 8000916:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800091a:	b29a      	uxth	r2, r3
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	831a      	strh	r2, [r3, #24]
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	8b1b      	ldrh	r3, [r3, #24]
 8000924:	b29a      	uxth	r2, r3
 8000926:	887b      	ldrh	r3, [r7, #2]
 8000928:	021b      	lsls	r3, r3, #8
 800092a:	b29b      	uxth	r3, r3
 800092c:	4313      	orrs	r3, r2
 800092e:	b29a      	uxth	r2, r3
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	831a      	strh	r2, [r3, #24]
 8000934:	bf00      	nop
 8000936:	370c      	adds	r7, #12
 8000938:	46bd      	mov	sp, r7
 800093a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093e:	4770      	bx	lr

08000940 <TIM_SetIC3Prescaler>:
 8000940:	b480      	push	{r7}
 8000942:	b083      	sub	sp, #12
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
 8000948:	460b      	mov	r3, r1
 800094a:	807b      	strh	r3, [r7, #2]
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	8b9b      	ldrh	r3, [r3, #28]
 8000950:	b29b      	uxth	r3, r3
 8000952:	f023 030c 	bic.w	r3, r3, #12
 8000956:	b29a      	uxth	r2, r3
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	839a      	strh	r2, [r3, #28]
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	8b9b      	ldrh	r3, [r3, #28]
 8000960:	b29a      	uxth	r2, r3
 8000962:	887b      	ldrh	r3, [r7, #2]
 8000964:	4313      	orrs	r3, r2
 8000966:	b29a      	uxth	r2, r3
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	839a      	strh	r2, [r3, #28]
 800096c:	bf00      	nop
 800096e:	370c      	adds	r7, #12
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr

08000978 <TIM_SetIC4Prescaler>:
 8000978:	b480      	push	{r7}
 800097a:	b083      	sub	sp, #12
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
 8000980:	460b      	mov	r3, r1
 8000982:	807b      	strh	r3, [r7, #2]
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	8b9b      	ldrh	r3, [r3, #28]
 8000988:	b29b      	uxth	r3, r3
 800098a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800098e:	b29a      	uxth	r2, r3
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	839a      	strh	r2, [r3, #28]
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	8b9b      	ldrh	r3, [r3, #28]
 8000998:	b29a      	uxth	r2, r3
 800099a:	887b      	ldrh	r3, [r7, #2]
 800099c:	021b      	lsls	r3, r3, #8
 800099e:	b29b      	uxth	r3, r3
 80009a0:	4313      	orrs	r3, r2
 80009a2:	b29a      	uxth	r2, r3
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	839a      	strh	r2, [r3, #28]
 80009a8:	bf00      	nop
 80009aa:	370c      	adds	r7, #12
 80009ac:	46bd      	mov	sp, r7
 80009ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b2:	4770      	bx	lr

080009b4 <TIM_ITConfig>:
 80009b4:	b480      	push	{r7}
 80009b6:	b083      	sub	sp, #12
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
 80009bc:	460b      	mov	r3, r1
 80009be:	807b      	strh	r3, [r7, #2]
 80009c0:	4613      	mov	r3, r2
 80009c2:	707b      	strb	r3, [r7, #1]
 80009c4:	787b      	ldrb	r3, [r7, #1]
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d008      	beq.n	80009dc <TIM_ITConfig+0x28>
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	899b      	ldrh	r3, [r3, #12]
 80009ce:	b29a      	uxth	r2, r3
 80009d0:	887b      	ldrh	r3, [r7, #2]
 80009d2:	4313      	orrs	r3, r2
 80009d4:	b29a      	uxth	r2, r3
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	819a      	strh	r2, [r3, #12]
 80009da:	e009      	b.n	80009f0 <TIM_ITConfig+0x3c>
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	899b      	ldrh	r3, [r3, #12]
 80009e0:	b29a      	uxth	r2, r3
 80009e2:	887b      	ldrh	r3, [r7, #2]
 80009e4:	43db      	mvns	r3, r3
 80009e6:	b29b      	uxth	r3, r3
 80009e8:	4013      	ands	r3, r2
 80009ea:	b29a      	uxth	r2, r3
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	819a      	strh	r2, [r3, #12]
 80009f0:	bf00      	nop
 80009f2:	370c      	adds	r7, #12
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr

080009fc <TIM_GetITStatus>:
 80009fc:	b480      	push	{r7}
 80009fe:	b085      	sub	sp, #20
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
 8000a04:	460b      	mov	r3, r1
 8000a06:	807b      	strh	r3, [r7, #2]
 8000a08:	2300      	movs	r3, #0
 8000a0a:	73fb      	strb	r3, [r7, #15]
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	81bb      	strh	r3, [r7, #12]
 8000a10:	2300      	movs	r3, #0
 8000a12:	817b      	strh	r3, [r7, #10]
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	8a1b      	ldrh	r3, [r3, #16]
 8000a18:	b29a      	uxth	r2, r3
 8000a1a:	887b      	ldrh	r3, [r7, #2]
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	81bb      	strh	r3, [r7, #12]
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	899b      	ldrh	r3, [r3, #12]
 8000a24:	b29a      	uxth	r2, r3
 8000a26:	887b      	ldrh	r3, [r7, #2]
 8000a28:	4013      	ands	r3, r2
 8000a2a:	817b      	strh	r3, [r7, #10]
 8000a2c:	89bb      	ldrh	r3, [r7, #12]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d005      	beq.n	8000a3e <TIM_GetITStatus+0x42>
 8000a32:	897b      	ldrh	r3, [r7, #10]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d002      	beq.n	8000a3e <TIM_GetITStatus+0x42>
 8000a38:	2301      	movs	r3, #1
 8000a3a:	73fb      	strb	r3, [r7, #15]
 8000a3c:	e001      	b.n	8000a42 <TIM_GetITStatus+0x46>
 8000a3e:	2300      	movs	r3, #0
 8000a40:	73fb      	strb	r3, [r7, #15]
 8000a42:	7bfb      	ldrb	r3, [r7, #15]
 8000a44:	4618      	mov	r0, r3
 8000a46:	3714      	adds	r7, #20
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4e:	4770      	bx	lr

08000a50 <TIM_ClearITPendingBit>:
 8000a50:	b480      	push	{r7}
 8000a52:	b083      	sub	sp, #12
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
 8000a58:	460b      	mov	r3, r1
 8000a5a:	807b      	strh	r3, [r7, #2]
 8000a5c:	887b      	ldrh	r3, [r7, #2]
 8000a5e:	43db      	mvns	r3, r3
 8000a60:	b29a      	uxth	r2, r3
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	821a      	strh	r2, [r3, #16]
 8000a66:	bf00      	nop
 8000a68:	370c      	adds	r7, #12
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr

08000a72 <TI1_Config>:
 8000a72:	b480      	push	{r7}
 8000a74:	b087      	sub	sp, #28
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	60f8      	str	r0, [r7, #12]
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	4611      	mov	r1, r2
 8000a7e:	461a      	mov	r2, r3
 8000a80:	4603      	mov	r3, r0
 8000a82:	817b      	strh	r3, [r7, #10]
 8000a84:	460b      	mov	r3, r1
 8000a86:	813b      	strh	r3, [r7, #8]
 8000a88:	4613      	mov	r3, r2
 8000a8a:	80fb      	strh	r3, [r7, #6]
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	82fb      	strh	r3, [r7, #22]
 8000a90:	2300      	movs	r3, #0
 8000a92:	82bb      	strh	r3, [r7, #20]
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	8c1b      	ldrh	r3, [r3, #32]
 8000a98:	b29b      	uxth	r3, r3
 8000a9a:	f023 0301 	bic.w	r3, r3, #1
 8000a9e:	b29a      	uxth	r2, r3
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	841a      	strh	r2, [r3, #32]
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	8b1b      	ldrh	r3, [r3, #24]
 8000aa8:	82fb      	strh	r3, [r7, #22]
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	8c1b      	ldrh	r3, [r3, #32]
 8000aae:	82bb      	strh	r3, [r7, #20]
 8000ab0:	8afb      	ldrh	r3, [r7, #22]
 8000ab2:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8000ab6:	82fb      	strh	r3, [r7, #22]
 8000ab8:	88fb      	ldrh	r3, [r7, #6]
 8000aba:	011b      	lsls	r3, r3, #4
 8000abc:	b29a      	uxth	r2, r3
 8000abe:	893b      	ldrh	r3, [r7, #8]
 8000ac0:	4313      	orrs	r3, r2
 8000ac2:	b29a      	uxth	r2, r3
 8000ac4:	8afb      	ldrh	r3, [r7, #22]
 8000ac6:	4313      	orrs	r3, r2
 8000ac8:	82fb      	strh	r3, [r7, #22]
 8000aca:	8abb      	ldrh	r3, [r7, #20]
 8000acc:	f023 030a 	bic.w	r3, r3, #10
 8000ad0:	82bb      	strh	r3, [r7, #20]
 8000ad2:	897a      	ldrh	r2, [r7, #10]
 8000ad4:	8abb      	ldrh	r3, [r7, #20]
 8000ad6:	4313      	orrs	r3, r2
 8000ad8:	b29b      	uxth	r3, r3
 8000ada:	f043 0301 	orr.w	r3, r3, #1
 8000ade:	82bb      	strh	r3, [r7, #20]
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	8afa      	ldrh	r2, [r7, #22]
 8000ae4:	831a      	strh	r2, [r3, #24]
 8000ae6:	68fb      	ldr	r3, [r7, #12]
 8000ae8:	8aba      	ldrh	r2, [r7, #20]
 8000aea:	841a      	strh	r2, [r3, #32]
 8000aec:	bf00      	nop
 8000aee:	371c      	adds	r7, #28
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr

08000af8 <TI2_Config>:
 8000af8:	b480      	push	{r7}
 8000afa:	b087      	sub	sp, #28
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	60f8      	str	r0, [r7, #12]
 8000b00:	4608      	mov	r0, r1
 8000b02:	4611      	mov	r1, r2
 8000b04:	461a      	mov	r2, r3
 8000b06:	4603      	mov	r3, r0
 8000b08:	817b      	strh	r3, [r7, #10]
 8000b0a:	460b      	mov	r3, r1
 8000b0c:	813b      	strh	r3, [r7, #8]
 8000b0e:	4613      	mov	r3, r2
 8000b10:	80fb      	strh	r3, [r7, #6]
 8000b12:	2300      	movs	r3, #0
 8000b14:	82fb      	strh	r3, [r7, #22]
 8000b16:	2300      	movs	r3, #0
 8000b18:	82bb      	strh	r3, [r7, #20]
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	827b      	strh	r3, [r7, #18]
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	8c1b      	ldrh	r3, [r3, #32]
 8000b22:	b29b      	uxth	r3, r3
 8000b24:	f023 0310 	bic.w	r3, r3, #16
 8000b28:	b29a      	uxth	r2, r3
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	841a      	strh	r2, [r3, #32]
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	8b1b      	ldrh	r3, [r3, #24]
 8000b32:	82fb      	strh	r3, [r7, #22]
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	8c1b      	ldrh	r3, [r3, #32]
 8000b38:	82bb      	strh	r3, [r7, #20]
 8000b3a:	897b      	ldrh	r3, [r7, #10]
 8000b3c:	011b      	lsls	r3, r3, #4
 8000b3e:	827b      	strh	r3, [r7, #18]
 8000b40:	8afb      	ldrh	r3, [r7, #22]
 8000b42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000b46:	051b      	lsls	r3, r3, #20
 8000b48:	0d1b      	lsrs	r3, r3, #20
 8000b4a:	82fb      	strh	r3, [r7, #22]
 8000b4c:	88fb      	ldrh	r3, [r7, #6]
 8000b4e:	031b      	lsls	r3, r3, #12
 8000b50:	b29a      	uxth	r2, r3
 8000b52:	8afb      	ldrh	r3, [r7, #22]
 8000b54:	4313      	orrs	r3, r2
 8000b56:	82fb      	strh	r3, [r7, #22]
 8000b58:	893b      	ldrh	r3, [r7, #8]
 8000b5a:	021b      	lsls	r3, r3, #8
 8000b5c:	b29a      	uxth	r2, r3
 8000b5e:	8afb      	ldrh	r3, [r7, #22]
 8000b60:	4313      	orrs	r3, r2
 8000b62:	82fb      	strh	r3, [r7, #22]
 8000b64:	8abb      	ldrh	r3, [r7, #20]
 8000b66:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8000b6a:	82bb      	strh	r3, [r7, #20]
 8000b6c:	8a7a      	ldrh	r2, [r7, #18]
 8000b6e:	8abb      	ldrh	r3, [r7, #20]
 8000b70:	4313      	orrs	r3, r2
 8000b72:	b29b      	uxth	r3, r3
 8000b74:	f043 0310 	orr.w	r3, r3, #16
 8000b78:	82bb      	strh	r3, [r7, #20]
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	8afa      	ldrh	r2, [r7, #22]
 8000b7e:	831a      	strh	r2, [r3, #24]
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	8aba      	ldrh	r2, [r7, #20]
 8000b84:	841a      	strh	r2, [r3, #32]
 8000b86:	bf00      	nop
 8000b88:	371c      	adds	r7, #28
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr

08000b92 <TI3_Config>:
 8000b92:	b480      	push	{r7}
 8000b94:	b087      	sub	sp, #28
 8000b96:	af00      	add	r7, sp, #0
 8000b98:	60f8      	str	r0, [r7, #12]
 8000b9a:	4608      	mov	r0, r1
 8000b9c:	4611      	mov	r1, r2
 8000b9e:	461a      	mov	r2, r3
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	817b      	strh	r3, [r7, #10]
 8000ba4:	460b      	mov	r3, r1
 8000ba6:	813b      	strh	r3, [r7, #8]
 8000ba8:	4613      	mov	r3, r2
 8000baa:	80fb      	strh	r3, [r7, #6]
 8000bac:	2300      	movs	r3, #0
 8000bae:	82fb      	strh	r3, [r7, #22]
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	82bb      	strh	r3, [r7, #20]
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	827b      	strh	r3, [r7, #18]
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	8c1b      	ldrh	r3, [r3, #32]
 8000bbc:	b29b      	uxth	r3, r3
 8000bbe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000bc2:	b29a      	uxth	r2, r3
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	841a      	strh	r2, [r3, #32]
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	8b9b      	ldrh	r3, [r3, #28]
 8000bcc:	82fb      	strh	r3, [r7, #22]
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	8c1b      	ldrh	r3, [r3, #32]
 8000bd2:	82bb      	strh	r3, [r7, #20]
 8000bd4:	897b      	ldrh	r3, [r7, #10]
 8000bd6:	021b      	lsls	r3, r3, #8
 8000bd8:	827b      	strh	r3, [r7, #18]
 8000bda:	8afb      	ldrh	r3, [r7, #22]
 8000bdc:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8000be0:	82fb      	strh	r3, [r7, #22]
 8000be2:	88fb      	ldrh	r3, [r7, #6]
 8000be4:	011b      	lsls	r3, r3, #4
 8000be6:	b29a      	uxth	r2, r3
 8000be8:	893b      	ldrh	r3, [r7, #8]
 8000bea:	4313      	orrs	r3, r2
 8000bec:	b29a      	uxth	r2, r3
 8000bee:	8afb      	ldrh	r3, [r7, #22]
 8000bf0:	4313      	orrs	r3, r2
 8000bf2:	82fb      	strh	r3, [r7, #22]
 8000bf4:	8abb      	ldrh	r3, [r7, #20]
 8000bf6:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8000bfa:	82bb      	strh	r3, [r7, #20]
 8000bfc:	8a7a      	ldrh	r2, [r7, #18]
 8000bfe:	8abb      	ldrh	r3, [r7, #20]
 8000c00:	4313      	orrs	r3, r2
 8000c02:	b29b      	uxth	r3, r3
 8000c04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c08:	82bb      	strh	r3, [r7, #20]
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	8afa      	ldrh	r2, [r7, #22]
 8000c0e:	839a      	strh	r2, [r3, #28]
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	8aba      	ldrh	r2, [r7, #20]
 8000c14:	841a      	strh	r2, [r3, #32]
 8000c16:	bf00      	nop
 8000c18:	371c      	adds	r7, #28
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c20:	4770      	bx	lr

08000c22 <TI4_Config>:
 8000c22:	b480      	push	{r7}
 8000c24:	b087      	sub	sp, #28
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	60f8      	str	r0, [r7, #12]
 8000c2a:	4608      	mov	r0, r1
 8000c2c:	4611      	mov	r1, r2
 8000c2e:	461a      	mov	r2, r3
 8000c30:	4603      	mov	r3, r0
 8000c32:	817b      	strh	r3, [r7, #10]
 8000c34:	460b      	mov	r3, r1
 8000c36:	813b      	strh	r3, [r7, #8]
 8000c38:	4613      	mov	r3, r2
 8000c3a:	80fb      	strh	r3, [r7, #6]
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	82fb      	strh	r3, [r7, #22]
 8000c40:	2300      	movs	r3, #0
 8000c42:	82bb      	strh	r3, [r7, #20]
 8000c44:	2300      	movs	r3, #0
 8000c46:	827b      	strh	r3, [r7, #18]
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	8c1b      	ldrh	r3, [r3, #32]
 8000c4c:	b29b      	uxth	r3, r3
 8000c4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000c52:	b29a      	uxth	r2, r3
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	841a      	strh	r2, [r3, #32]
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	8b9b      	ldrh	r3, [r3, #28]
 8000c5c:	82fb      	strh	r3, [r7, #22]
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	8c1b      	ldrh	r3, [r3, #32]
 8000c62:	82bb      	strh	r3, [r7, #20]
 8000c64:	897b      	ldrh	r3, [r7, #10]
 8000c66:	031b      	lsls	r3, r3, #12
 8000c68:	827b      	strh	r3, [r7, #18]
 8000c6a:	8afb      	ldrh	r3, [r7, #22]
 8000c6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000c70:	051b      	lsls	r3, r3, #20
 8000c72:	0d1b      	lsrs	r3, r3, #20
 8000c74:	82fb      	strh	r3, [r7, #22]
 8000c76:	893b      	ldrh	r3, [r7, #8]
 8000c78:	021b      	lsls	r3, r3, #8
 8000c7a:	b29a      	uxth	r2, r3
 8000c7c:	8afb      	ldrh	r3, [r7, #22]
 8000c7e:	4313      	orrs	r3, r2
 8000c80:	82fb      	strh	r3, [r7, #22]
 8000c82:	88fb      	ldrh	r3, [r7, #6]
 8000c84:	031b      	lsls	r3, r3, #12
 8000c86:	b29a      	uxth	r2, r3
 8000c88:	8afb      	ldrh	r3, [r7, #22]
 8000c8a:	4313      	orrs	r3, r2
 8000c8c:	82fb      	strh	r3, [r7, #22]
 8000c8e:	8abb      	ldrh	r3, [r7, #20]
 8000c90:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000c94:	045b      	lsls	r3, r3, #17
 8000c96:	0c5b      	lsrs	r3, r3, #17
 8000c98:	82bb      	strh	r3, [r7, #20]
 8000c9a:	8a7a      	ldrh	r2, [r7, #18]
 8000c9c:	8abb      	ldrh	r3, [r7, #20]
 8000c9e:	4313      	orrs	r3, r2
 8000ca0:	b29b      	uxth	r3, r3
 8000ca2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ca6:	82bb      	strh	r3, [r7, #20]
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	8afa      	ldrh	r2, [r7, #22]
 8000cac:	839a      	strh	r2, [r3, #28]
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	8aba      	ldrh	r2, [r7, #20]
 8000cb2:	841a      	strh	r2, [r3, #32]
 8000cb4:	bf00      	nop
 8000cb6:	371c      	adds	r7, #28
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr

08000cc0 <__libc_init_array>:
 8000cc0:	b570      	push	{r4, r5, r6, lr}
 8000cc2:	4d0d      	ldr	r5, [pc, #52]	; (8000cf8 <__libc_init_array+0x38>)
 8000cc4:	4c0d      	ldr	r4, [pc, #52]	; (8000cfc <__libc_init_array+0x3c>)
 8000cc6:	1b64      	subs	r4, r4, r5
 8000cc8:	10a4      	asrs	r4, r4, #2
 8000cca:	2600      	movs	r6, #0
 8000ccc:	42a6      	cmp	r6, r4
 8000cce:	d109      	bne.n	8000ce4 <__libc_init_array+0x24>
 8000cd0:	4d0b      	ldr	r5, [pc, #44]	; (8000d00 <__libc_init_array+0x40>)
 8000cd2:	4c0c      	ldr	r4, [pc, #48]	; (8000d04 <__libc_init_array+0x44>)
 8000cd4:	f000 f818 	bl	8000d08 <_init>
 8000cd8:	1b64      	subs	r4, r4, r5
 8000cda:	10a4      	asrs	r4, r4, #2
 8000cdc:	2600      	movs	r6, #0
 8000cde:	42a6      	cmp	r6, r4
 8000ce0:	d105      	bne.n	8000cee <__libc_init_array+0x2e>
 8000ce2:	bd70      	pop	{r4, r5, r6, pc}
 8000ce4:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ce8:	4798      	blx	r3
 8000cea:	3601      	adds	r6, #1
 8000cec:	e7ee      	b.n	8000ccc <__libc_init_array+0xc>
 8000cee:	f855 3b04 	ldr.w	r3, [r5], #4
 8000cf2:	4798      	blx	r3
 8000cf4:	3601      	adds	r6, #1
 8000cf6:	e7f2      	b.n	8000cde <__libc_init_array+0x1e>
 8000cf8:	08000d20 	.word	0x08000d20
 8000cfc:	08000d20 	.word	0x08000d20
 8000d00:	08000d20 	.word	0x08000d20
 8000d04:	08000d24 	.word	0x08000d24

08000d08 <_init>:
 8000d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d0a:	bf00      	nop
 8000d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d0e:	bc08      	pop	{r3}
 8000d10:	469e      	mov	lr, r3
 8000d12:	4770      	bx	lr

08000d14 <_fini>:
 8000d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d16:	bf00      	nop
 8000d18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d1a:	bc08      	pop	{r3}
 8000d1c:	469e      	mov	lr, r3
 8000d1e:	4770      	bx	lr
