{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 03 08:53:32 2013 " "Info: Processing started: Thu Oct 03 08:53:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off decount -c decount " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off decount -c decount" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "decount EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"decount\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 28 " "Critical Warning: No exact pin location assignment(s) for 28 pins of 28 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "timecontrol " "Info: Pin timecontrol not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { timecontrol } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 7 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timecontrol } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 83 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "close " "Info: Pin close not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { close } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 8 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { close } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 77 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leftimetemp\[0\] " "Info: Pin leftimetemp\[0\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { leftimetemp[0] } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 13 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leftimetemp\[1\] " "Info: Pin leftimetemp\[1\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { leftimetemp[1] } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 11 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leftimetemp\[2\] " "Info: Pin leftimetemp\[2\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { leftimetemp[2] } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 9 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leftimetemp\[3\] " "Info: Pin leftimetemp\[3\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { leftimetemp[3] } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 15 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leftimetemp\[4\] " "Info: Pin leftimetemp\[4\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { leftimetemp[4] } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 17 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leftimetemp\[5\] " "Info: Pin leftimetemp\[5\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { leftimetemp[5] } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 19 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leftimetemp\[6\] " "Info: Pin leftimetemp\[6\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { leftimetemp[6] } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 21 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leftimetemp\[7\] " "Info: Pin leftimetemp\[7\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { leftimetemp[7] } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 23 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leftimetemp\[8\] " "Info: Pin leftimetemp\[8\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { leftimetemp[8] } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 25 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leftimetemp\[9\] " "Info: Pin leftimetemp\[9\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { leftimetemp[9] } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 27 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leftimetemp\[10\] " "Info: Pin leftimetemp\[10\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { leftimetemp[10] } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 29 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leftimetemp\[11\] " "Info: Pin leftimetemp\[11\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { leftimetemp[11] } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 31 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leftimetemp\[12\] " "Info: Pin leftimetemp\[12\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { leftimetemp[12] } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 33 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leftimetemp\[13\] " "Info: Pin leftimetemp\[13\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { leftimetemp[13] } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 35 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leftimetemp\[14\] " "Info: Pin leftimetemp\[14\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { leftimetemp[14] } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 37 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leftimetemp\[15\] " "Info: Pin leftimetemp\[15\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { leftimetemp[15] } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 39 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leftimetemp\[16\] " "Info: Pin leftimetemp\[16\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { leftimetemp[16] } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 41 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "timeset\[6\] " "Info: Pin timeset\[6\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { timeset[6] } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 4 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timeset[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 73 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "timeset\[4\] " "Info: Pin timeset\[4\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { timeset[4] } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 4 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timeset[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 71 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "timeset\[5\] " "Info: Pin timeset\[5\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { timeset[5] } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 4 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timeset[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 72 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "timeset\[0\] " "Info: Pin timeset\[0\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { timeset[0] } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 4 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timeset[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 67 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "timeset\[1\] " "Info: Pin timeset\[1\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { timeset[1] } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 4 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timeset[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 68 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "timeset\[2\] " "Info: Pin timeset\[2\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { timeset[2] } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 4 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timeset[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 69 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "timeset\[3\] " "Info: Pin timeset\[3\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { timeset[3] } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 4 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timeset[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 70 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk1Hz " "Info: Pin clk1Hz not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { clk1Hz } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 6 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 88 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { reset } } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 5 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/wave_final/" 0 { } { { 0 { 0 ""} 0 87 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk1Hz Global clock in PIN 18 " "Info: Automatically promoted signal \"clk1Hz\" to use Global clock in PIN 18" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 6 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "27 unused 3.3V 8 19 0 " "Info: Number of I/O pins in group: 27 (unused VREF, 3.3V VCCIO, 8 input, 19 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 25 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_INFO_CARRY_CHAIN_BREAK" "16 leftimetemp\[3\]~38 " "Info: Carry-chain of 16 logic cells and starting on logic cell \"leftimetemp\[3\]~38\" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal" { { "Info" "IFITAPI_FITAPI_VPR_STATUS_FAILED_CLUSTERING_CONSTRAINT_CHECK" "LAB requires more input signals requiring LAB lines than are available.  Resources used: 26. Resources available: 25. " "Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 26. Resources available: 25." {  } {  } 0 0 "LAB legality constraint that was not satisfied: %1!s!" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_CELLS_IN_CHAIN" "" "Info: List of logic cells in the chain (ordered from chain start to end)" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "leftimetemp\[3\]~38 " "Info: Node \"leftimetemp\[3\]~38\"" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "leftimetemp\[3\]~38" } } } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[3]~38 } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "leftimetemp\[3\]~33 " "Info: Node \"leftimetemp\[3\]~33\"" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "leftimetemp\[3\]~33" } } } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[3]~33 } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "leftimetemp\[3\]~reg0 " "Info: Node \"leftimetemp\[3\]~reg0\"" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "leftimetemp\[3\]~reg0" } } } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[3]~reg0 } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "leftimetemp\[4\]~reg0 " "Info: Node \"leftimetemp\[4\]~reg0\"" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "leftimetemp\[4\]~reg0" } } } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[4]~reg0 } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "leftimetemp\[5\]~reg0 " "Info: Node \"leftimetemp\[5\]~reg0\"" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "leftimetemp\[5\]~reg0" } } } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[5]~reg0 } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "leftimetemp\[6\]~reg0 " "Info: Node \"leftimetemp\[6\]~reg0\"" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "leftimetemp\[6\]~reg0" } } } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[6]~reg0 } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "leftimetemp\[7\]~reg0 " "Info: Node \"leftimetemp\[7\]~reg0\"" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "leftimetemp\[7\]~reg0" } } } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[7]~reg0 } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "leftimetemp\[8\]~reg0 " "Info: Node \"leftimetemp\[8\]~reg0\"" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "leftimetemp\[8\]~reg0" } } } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[8]~reg0 } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "leftimetemp\[9\]~reg0 " "Info: Node \"leftimetemp\[9\]~reg0\"" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "leftimetemp\[9\]~reg0" } } } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[9]~reg0 } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "leftimetemp\[10\]~reg0 " "Info: Node \"leftimetemp\[10\]~reg0\"" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "leftimetemp\[10\]~reg0" } } } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[10]~reg0 } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "leftimetemp\[11\]~reg0 " "Info: Node \"leftimetemp\[11\]~reg0\"" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "leftimetemp\[11\]~reg0" } } } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[11]~reg0 } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "leftimetemp\[12\]~reg0 " "Info: Node \"leftimetemp\[12\]~reg0\"" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "leftimetemp\[12\]~reg0" } } } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[12]~reg0 } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "leftimetemp\[13\]~reg0 " "Info: Node \"leftimetemp\[13\]~reg0\"" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "leftimetemp\[13\]~reg0" } } } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[13]~reg0 } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "leftimetemp\[14\]~reg0 " "Info: Node \"leftimetemp\[14\]~reg0\"" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "leftimetemp\[14\]~reg0" } } } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[14]~reg0 } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "leftimetemp\[15\]~reg0 " "Info: Node \"leftimetemp\[15\]~reg0\"" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "leftimetemp\[15\]~reg0" } } } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[15]~reg0 } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "leftimetemp\[16\]~reg0 " "Info: Node \"leftimetemp\[16\]~reg0\"" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "leftimetemp\[16\]~reg0" } } } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[16]~reg0 } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "List of logic cells in the chain (ordered from chain start to end)" 0 0 "" 0 -1}  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "leftimetemp\[3\]~38" } } } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[3]~38 } "NODE_NAME" } }  } 0 0 "Carry-chain of %1!d! logic cells and starting on logic cell \"%2!s!\" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "15.829 ns register register " "Info: Estimated most critical path is register to register delay of 15.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mask 1 REG LAB_X10_Y10 73 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X10_Y10; Fanout = 73; REG Node = 'mask'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mask } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.278 ns) + CELL(0.200 ns) 2.478 ns timesetemp~9 2 COMB LAB_X10_Y9 8 " "Info: 2: + IC(2.278 ns) + CELL(0.200 ns) = 2.478 ns; Loc. = LAB_X10_Y9; Fanout = 8; COMB Node = 'timesetemp~9'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { mask timesetemp~9 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.511 ns) 4.809 ns lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[7\]~9 3 COMB LAB_X10_Y7 3 " "Info: 3: + IC(1.820 ns) + CELL(0.511 ns) = 4.809 ns; Loc. = LAB_X10_Y7; Fanout = 3; COMB Node = 'lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[7\]~9'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { timesetemp~9 lpm_mult:Mult0|multcore:mult_core|romout[0][7]~9 } "NODE_NAME" } } { "multcore.tdf" "" { Text "c:/eda/altera/91/quartus/libraries/megafunctions/multcore.tdf" 207 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.997 ns) + CELL(0.747 ns) 7.553 ns lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~2 4 COMB LAB_X12_Y7 2 " "Info: 4: + IC(1.997 ns) + CELL(0.747 ns) = 7.553 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~2'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { lpm_mult:Mult0|multcore:mult_core|romout[0][7]~9 lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/eda/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 7.676 ns lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~7 5 COMB LAB_X12_Y7 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 7.676 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~7'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/eda/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 7.799 ns lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~12 6 COMB LAB_X12_Y7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 7.799 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~12'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7 lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~12 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/eda/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 7.922 ns lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~17 7 COMB LAB_X12_Y7 2 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 7.922 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~17'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~12 lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/eda/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 8.321 ns lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~22 8 COMB LAB_X12_Y7 5 " "Info: 8: + IC(0.000 ns) + CELL(0.399 ns) = 8.321 ns; Loc. = LAB_X12_Y7; Fanout = 5; COMB Node = 'lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~22'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/eda/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 9.555 ns lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~35 9 COMB LAB_X12_Y7 3 " "Info: 9: + IC(0.000 ns) + CELL(1.234 ns) = 9.555 ns; Loc. = LAB_X12_Y7; Fanout = 3; COMB Node = 'lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~35'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~35 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/eda/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.711 ns) + CELL(0.747 ns) 13.013 ns leftimetemp\[14\]~23 10 COMB LAB_X8_Y9 2 " "Info: 10: + IC(2.711 ns) + CELL(0.747 ns) = 13.013 ns; Loc. = LAB_X8_Y9; Fanout = 2; COMB Node = 'leftimetemp\[14\]~23'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~35 leftimetemp[14]~23 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 13.136 ns leftimetemp\[15\]~25 11 COMB LAB_X8_Y9 1 " "Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 13.136 ns; Loc. = LAB_X8_Y9; Fanout = 1; COMB Node = 'leftimetemp\[15\]~25'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { leftimetemp[14]~23 leftimetemp[15]~25 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.243 ns) 13.379 ns leftimetemp\[15\]~reg0_ins_coutCOUT0_94 12 COMB LAB_X8_Y9 1 " "Info: 12: + IC(0.000 ns) + CELL(0.243 ns) = 13.379 ns; Loc. = LAB_X8_Y9; Fanout = 1; COMB Node = 'leftimetemp\[15\]~reg0_ins_coutCOUT0_94'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.243 ns" { leftimetemp[15]~25 leftimetemp[15]~reg0_ins_coutCOUT0_94 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.243 ns) 13.622 ns leftimetemp\[15\]~reg0_ins_cout_ins_coutCOUT0_97 13 COMB LAB_X8_Y9 1 " "Info: 13: + IC(0.000 ns) + CELL(0.243 ns) = 13.622 ns; Loc. = LAB_X8_Y9; Fanout = 1; COMB Node = 'leftimetemp\[15\]~reg0_ins_cout_ins_coutCOUT0_97'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.243 ns" { leftimetemp[15]~reg0_ins_coutCOUT0_94 leftimetemp[15]~reg0_ins_cout_ins_coutCOUT0_97 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.581 ns) 14.203 ns leftimetemp\[15\]~reg0_ins_cout_ins_cout_ins_cout 14 COMB LAB_X8_Y9 1 " "Info: 14: + IC(0.000 ns) + CELL(0.581 ns) = 14.203 ns; Loc. = LAB_X8_Y9; Fanout = 1; COMB Node = 'leftimetemp\[15\]~reg0_ins_cout_ins_cout_ins_cout'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { leftimetemp[15]~reg0_ins_cout_ins_coutCOUT0_97 leftimetemp[15]~reg0_ins_cout_ins_cout_ins_cout } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.626 ns) 15.829 ns leftimetemp\[16\]~reg0 15 REG LAB_X9_Y9 1 " "Info: 15: + IC(0.000 ns) + CELL(1.626 ns) = 15.829 ns; Loc. = LAB_X9_Y9; Fanout = 1; REG Node = 'leftimetemp\[16\]~reg0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { leftimetemp[15]~reg0_ins_cout_ins_cout_ins_cout leftimetemp[16]~reg0 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.023 ns ( 44.37 % ) " "Info: Total cell delay = 7.023 ns ( 44.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.806 ns ( 55.63 % ) " "Info: Total interconnect delay = 8.806 ns ( 55.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.829 ns" { mask timesetemp~9 lpm_mult:Mult0|multcore:mult_core|romout[0][7]~9 lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7 lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~12 lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~35 leftimetemp[14]~23 leftimetemp[15]~25 leftimetemp[15]~reg0_ins_coutCOUT0_94 leftimetemp[15]~reg0_ins_cout_ins_coutCOUT0_97 leftimetemp[15]~reg0_ins_cout_ins_cout_ins_cout leftimetemp[16]~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Info: Average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X9_Y0 X17_Y11 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Documents and Settings/admin/桌面/wave_final/decount.fit.smsg " "Info: Generated suppressed messages file C:/Documents and Settings/admin/桌面/wave_final/decount.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 03 08:53:34 2013 " "Info: Processing ended: Thu Oct 03 08:53:34 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
