

================================================================
== Vitis HLS Report for 'fftStageKernelLastStageS2S_64_2_1_1_0_1_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_14_5_3_0_s'
================================================================
* Date:           Mon Nov 28 16:40:16 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  3.930 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_FFTs_LOOP  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     339|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      96|    -|
|Register         |        -|     -|     175|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     175|     435|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln712_21_fu_189_p2            |         +|   0|  0|  34|          27|          27|
    |add_ln712_22_fu_263_p2            |         +|   0|  0|  34|          27|          27|
    |add_ln712_23_fu_269_p2            |         +|   0|  0|  34|          27|          27|
    |add_ln712_fu_183_p2               |         +|   0|  0|  34|          27|          27|
    |iter_2_fu_142_p2                  |         +|   0|  0|  39|          32|           2|
    |iter_fu_295_p2                    |         +|   0|  0|  39|          32|           1|
    |r_V_27_fu_247_p2                  |         -|   0|  0|  47|           1|          40|
    |r_V_fu_223_p2                     |         -|   0|  0|  47|           1|          40|
    |ap_block_state2_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_89                   |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_82_p3            |       and|   0|  0|   2|           1|           0|
    |icmp_ln215_fu_311_p2              |      icmp|   0|  0|  17|          27|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 339|         208|         199|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  14|          3|    1|          3|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_phi_mux_iter1_phi_fu_122_p6   |  14|          3|   32|         96|
    |ap_phi_mux_iter_1_phi_fu_135_p4  |  14|          3|   32|         96|
    |fftOutData_local2_blk_n          |   9|          2|    1|          2|
    |fftOutData_local_blk_n           |   9|          2|    1|          2|
    |iter1_reg_118                    |   9|          2|   32|         64|
    |real_start                       |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  96|         21|  102|        269|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   2|   0|    2|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |bflyOutData_M_imag_V_0_reg_365  |  26|   0|   26|          0|
    |bflyOutData_M_real_V_0_reg_360  |  26|   0|   26|          0|
    |bflyOutData_M_real_V_1_reg_370  |  26|   0|   26|          0|
    |icmp_ln215_reg_385              |   1|   0|    1|          0|
    |iter1_reg_118                   |  32|   0|   32|          0|
    |iter_reg_380                    |  32|   0|   32|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    |tmp_reg_356                     |   1|   0|    1|          0|
    |trunc_ln717_s_reg_375           |  26|   0|   26|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 175|   0|  175|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                                                                                           Source Object                                                                                           |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<64, 2, 1, 1, 0, 1, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<64, 2, 1, 1, 0, 1, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<64, 2, 1, 1, 0, 1, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<64, 2, 1, 1, 0, 1, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<64, 2, 1, 1, 0, 1, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<64, 2, 1, 1, 0, 1, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<64, 2, 1, 1, 0, 1, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<64, 2, 1, 1, 0, 1, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<64, 2, 1, 1, 0, 1, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<64, 2, 1, 1, 0, 1, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|fftOutData_local2_dout     |   in|  128|     ap_fifo|                                                                                                                                                                                  fftOutData_local2|       pointer|
|fftOutData_local2_empty_n  |   in|    1|     ap_fifo|                                                                                                                                                                                  fftOutData_local2|       pointer|
|fftOutData_local2_read     |  out|    1|     ap_fifo|                                                                                                                                                                                  fftOutData_local2|       pointer|
|fftOutData_local_din       |  out|  128|     ap_fifo|                                                                                                                                                                                   fftOutData_local|       pointer|
|fftOutData_local_full_n    |   in|    1|     ap_fifo|                                                                                                                                                                                   fftOutData_local|       pointer|
|fftOutData_local_write     |  out|    1|     ap_fifo|                                                                                                                                                                                   fftOutData_local|       pointer|
+---------------------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local2, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.42ns)   --->   "%br_ln215 = br void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft.hpp:215]   --->   Operation 6 'br' 'br_ln215' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.93>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void, i1 0, void, i1 1, void"   --->   Operation 7 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%iter1 = phi i32 0, void, i32 %iter, void, i32 0, void"   --->   Operation 8 'phi' 'iter1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void, void %rewind_init"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln215 = br void" [../fixed/vitis_fft/hls_ssr_fft.hpp:215]   --->   Operation 12 'br' 'br_ln215' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 14 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %fftOutData_local2, i32 1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 15 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %tmp, void, void %_ZN20SuperSampleContainerILi2ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit" [../fixed/vitis_fft/hls_ssr_fft.hpp:217]   --->   Operation 16 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.01ns)   --->   "%iter_2 = add i32 %iter1, i32 4294967295" [../fixed/vitis_fft/hls_ssr_fft.hpp:218]   --->   Operation 17 'add' 'iter_2' <Predicate = (!tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.42ns)   --->   "%br_ln219 = br void" [../fixed/vitis_fft/hls_ssr_fft.hpp:219]   --->   Operation 18 'br' 'br_ln219' <Predicate = (!tmp)> <Delay = 0.42>
ST_2 : Operation 19 [1/1] (1.93ns)   --->   "%fftOutData_local2_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fftOutData_local2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'read' 'fftOutData_local2_read' <Predicate = (tmp)> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%X_of_ns_M_real_V_0 = trunc i128 %fftOutData_local2_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'trunc' 'X_of_ns_M_real_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%X_of_ns_M_imag_V_0 = partselect i27 @_ssdm_op_PartSelect.i27.i128.i32.i32, i128 %fftOutData_local2_read, i32 32, i32 58" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'partselect' 'X_of_ns_M_imag_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%X_of_ns_M_real_V_1 = partselect i27 @_ssdm_op_PartSelect.i27.i128.i32.i32, i128 %fftOutData_local2_read, i32 64, i32 90" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'partselect' 'X_of_ns_M_real_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%X_of_ns_M_imag_V_1 = partselect i27 @_ssdm_op_PartSelect.i27.i128.i32.i32, i128 %fftOutData_local2_read, i32 96, i32 122" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'partselect' 'X_of_ns_M_imag_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.96ns)   --->   "%add_ln712 = add i27 %X_of_ns_M_real_V_1, i27 %X_of_ns_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 24 'add' 'add_ln712' <Predicate = (tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.96ns)   --->   "%add_ln712_21 = add i27 %X_of_ns_M_imag_V_1, i27 %X_of_ns_M_imag_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 25 'add' 'add_ln712_21' <Predicate = (tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%bflyOutData_M_real_V_0 = partselect i26 @_ssdm_op_PartSelect.i26.i27.i32.i32, i27 %add_ln712, i32 1, i32 26" [../fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 26 'partselect' 'bflyOutData_M_real_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%bflyOutData_M_imag_V_0 = partselect i26 @_ssdm_op_PartSelect.i26.i27.i32.i32, i27 %add_ln712_21, i32 1, i32 26" [../fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 27 'partselect' 'bflyOutData_M_imag_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i27.i13, i27 %X_of_ns_M_real_V_1, i13 0" [../fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.03ns)   --->   "%r_V = sub i40 0, i40 %shl_ln" [../fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 29 'sub' 'r_V' <Predicate = (tmp)> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%real1_V = partselect i27 @_ssdm_op_PartSelect.i27.i40.i32.i32, i40 %r_V, i32 13, i32 39" [../fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 30 'partselect' 'real1_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln1171_6 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i27.i13, i27 %X_of_ns_M_imag_V_1, i13 0" [../fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 31 'bitconcatenate' 'shl_ln1171_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.03ns)   --->   "%r_V_27 = sub i40 0, i40 %shl_ln1171_6" [../fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 32 'sub' 'r_V_27' <Predicate = (tmp)> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%imag2_V = partselect i27 @_ssdm_op_PartSelect.i27.i40.i32.i32, i40 %r_V_27, i32 13, i32 39" [../fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 33 'partselect' 'imag2_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.96ns)   --->   "%add_ln712_22 = add i27 %real1_V, i27 %X_of_ns_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 34 'add' 'add_ln712_22' <Predicate = (tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.96ns)   --->   "%add_ln712_23 = add i27 %imag2_V, i27 %X_of_ns_M_imag_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 35 'add' 'add_ln712_23' <Predicate = (tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%bflyOutData_M_real_V_1 = partselect i26 @_ssdm_op_PartSelect.i26.i27.i32.i32, i27 %add_ln712_22, i32 1, i32 26" [../fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 36 'partselect' 'bflyOutData_M_real_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i26 @_ssdm_op_PartSelect.i26.i27.i32.i32, i27 %add_ln712_23, i32 1, i32 26" [../fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 37 'partselect' 'trunc_ln717_s' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.42ns)   --->   "%br_ln0 = br void"   --->   Operation 38 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 0.42>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node iter)   --->   "%iter_1 = phi i32 %iter1, void %_ZN20SuperSampleContainerILi2ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i32 %iter_2, void"   --->   Operation 39 'phi' 'iter_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.01ns) (out node of the LUT)   --->   "%iter = add i32 %iter_1, i32 1" [../fixed/vitis_fft/hls_ssr_fft.hpp:215]   --->   Operation 40 'add' 'iter' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %iter, i32 5, i32 31" [../fixed/vitis_fft/hls_ssr_fft.hpp:215]   --->   Operation 41 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.02ns)   --->   "%icmp_ln215 = icmp_slt  i27 %tmp_47, i27 1" [../fixed/vitis_fft/hls_ssr_fft.hpp:215]   --->   Operation 42 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %icmp_ln215, void, void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft.hpp:215]   --->   Operation 43 'br' 'br_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln252 = br void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft.hpp:252]   --->   Operation 44 'br' 'br_ln252' <Predicate = (!icmp_ln215)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.93>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i26 %bflyOutData_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 45 'sext' 'sext_ln717' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln717_1 = sext i26 %bflyOutData_M_real_V_1" [../fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 46 'sext' 'sext_ln717_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i26 %bflyOutData_M_imag_V_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 47 'sext' 'sext_ln174' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i27 %sext_ln174" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'zext' 'zext_ln174' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i122 @_ssdm_op_BitConcatenate.i122.i26.i5.i27.i32.i5.i27, i26 %trunc_ln717_s, i5 0, i27 %sext_ln717_1, i32 %zext_ln174, i5 0, i27 %sext_ln717" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'bitconcatenate' 'tmp_4' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln174_1 = sext i122 %tmp_4" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 50 'sext' 'sext_ln174_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln174_10 = zext i123 %sext_ln174_1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 51 'zext' 'zext_ln174_10' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.93ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fftOutData_local, i128 %zext_ln174_10" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 52 'write' 'write_ln174' <Predicate = (tmp)> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%return_ln252 = return void @_ssdm_op_Return" [../fixed/vitis_fft/hls_ssr_fft.hpp:252]   --->   Operation 53 'return' 'return_ln252' <Predicate = (!icmp_ln215)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fftOutData_local2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftOutData_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
br_ln215               (br            ) [ 0111]
do_init                (phi           ) [ 0011]
iter1                  (phi           ) [ 0011]
br_ln0                 (br            ) [ 0000]
specmemcore_ln0        (specmemcore   ) [ 0000]
specmemcore_ln0        (specmemcore   ) [ 0000]
br_ln215               (br            ) [ 0000]
specpipeline_ln0       (specpipeline  ) [ 0000]
specloopname_ln0       (specloopname  ) [ 0000]
tmp                    (nbreadreq     ) [ 0011]
br_ln217               (br            ) [ 0000]
iter_2                 (add           ) [ 0000]
br_ln219               (br            ) [ 0000]
fftOutData_local2_read (read          ) [ 0000]
X_of_ns_M_real_V_0     (trunc         ) [ 0000]
X_of_ns_M_imag_V_0     (partselect    ) [ 0000]
X_of_ns_M_real_V_1     (partselect    ) [ 0000]
X_of_ns_M_imag_V_1     (partselect    ) [ 0000]
add_ln712              (add           ) [ 0000]
add_ln712_21           (add           ) [ 0000]
bflyOutData_M_real_V_0 (partselect    ) [ 0011]
bflyOutData_M_imag_V_0 (partselect    ) [ 0011]
shl_ln                 (bitconcatenate) [ 0000]
r_V                    (sub           ) [ 0000]
real1_V                (partselect    ) [ 0000]
shl_ln1171_6           (bitconcatenate) [ 0000]
r_V_27                 (sub           ) [ 0000]
imag2_V                (partselect    ) [ 0000]
add_ln712_22           (add           ) [ 0000]
add_ln712_23           (add           ) [ 0000]
bflyOutData_M_real_V_1 (partselect    ) [ 0011]
trunc_ln717_s          (partselect    ) [ 0011]
br_ln0                 (br            ) [ 0000]
iter_1                 (phi           ) [ 0000]
iter                   (add           ) [ 0111]
tmp_47                 (partselect    ) [ 0000]
icmp_ln215             (icmp          ) [ 0011]
br_ln215               (br            ) [ 0111]
br_ln252               (br            ) [ 0111]
sext_ln717             (sext          ) [ 0000]
sext_ln717_1           (sext          ) [ 0000]
sext_ln174             (sext          ) [ 0000]
zext_ln174             (zext          ) [ 0000]
tmp_4                  (bitconcatenate) [ 0000]
sext_ln174_1           (sext          ) [ 0000]
zext_ln174_10          (zext          ) [ 0000]
write_ln174            (write         ) [ 0000]
return_ln252           (return        ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fftOutData_local2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fftOutData_local">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i27.i13"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i122.i26.i5.i27.i32.i5.i27"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_nbreadreq_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="128" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="fftOutData_local2_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="128" slack="0"/>
<pin id="92" dir="0" index="1" bw="128" slack="0"/>
<pin id="93" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fftOutData_local2_read/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln174_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="128" slack="0"/>
<pin id="99" dir="0" index="2" bw="123" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="103" class="1005" name="do_init_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="do_init_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="1" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="4" bw="1" slack="0"/>
<pin id="113" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="iter1_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iter1 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="iter1_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="32" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="4" bw="1" slack="0"/>
<pin id="128" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter1/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="iter_1_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="iter_1 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="iter_1_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="32" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter_1/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="iter_2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter_2/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="X_of_ns_M_real_V_0_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="128" slack="0"/>
<pin id="151" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="X_of_ns_M_real_V_0/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="X_of_ns_M_imag_V_0_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="27" slack="0"/>
<pin id="155" dir="0" index="1" bw="128" slack="0"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="0" index="3" bw="7" slack="0"/>
<pin id="158" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="X_of_ns_M_imag_V_0/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="X_of_ns_M_real_V_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="27" slack="0"/>
<pin id="165" dir="0" index="1" bw="128" slack="0"/>
<pin id="166" dir="0" index="2" bw="8" slack="0"/>
<pin id="167" dir="0" index="3" bw="8" slack="0"/>
<pin id="168" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="X_of_ns_M_real_V_1/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="X_of_ns_M_imag_V_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="27" slack="0"/>
<pin id="175" dir="0" index="1" bw="128" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="0"/>
<pin id="177" dir="0" index="3" bw="8" slack="0"/>
<pin id="178" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="X_of_ns_M_imag_V_1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln712_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="27" slack="0"/>
<pin id="185" dir="0" index="1" bw="27" slack="0"/>
<pin id="186" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln712_21_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="27" slack="0"/>
<pin id="191" dir="0" index="1" bw="27" slack="0"/>
<pin id="192" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_21/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="bflyOutData_M_real_V_0_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="26" slack="0"/>
<pin id="197" dir="0" index="1" bw="27" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="0" index="3" bw="6" slack="0"/>
<pin id="200" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bflyOutData_M_real_V_0/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="bflyOutData_M_imag_V_0_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="26" slack="0"/>
<pin id="207" dir="0" index="1" bw="27" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="0" index="3" bw="6" slack="0"/>
<pin id="210" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bflyOutData_M_imag_V_0/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="shl_ln_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="40" slack="0"/>
<pin id="217" dir="0" index="1" bw="27" slack="0"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="r_V_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="40" slack="0"/>
<pin id="226" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="real1_V_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="27" slack="0"/>
<pin id="231" dir="0" index="1" bw="40" slack="0"/>
<pin id="232" dir="0" index="2" bw="5" slack="0"/>
<pin id="233" dir="0" index="3" bw="7" slack="0"/>
<pin id="234" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="real1_V/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="shl_ln1171_6_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="40" slack="0"/>
<pin id="241" dir="0" index="1" bw="27" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_6/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="r_V_27_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="40" slack="0"/>
<pin id="250" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_27/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="imag2_V_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="27" slack="0"/>
<pin id="255" dir="0" index="1" bw="40" slack="0"/>
<pin id="256" dir="0" index="2" bw="5" slack="0"/>
<pin id="257" dir="0" index="3" bw="7" slack="0"/>
<pin id="258" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="imag2_V/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln712_22_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="27" slack="0"/>
<pin id="265" dir="0" index="1" bw="27" slack="0"/>
<pin id="266" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_22/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln712_23_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="27" slack="0"/>
<pin id="271" dir="0" index="1" bw="27" slack="0"/>
<pin id="272" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_23/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="bflyOutData_M_real_V_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="26" slack="0"/>
<pin id="277" dir="0" index="1" bw="27" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="0" index="3" bw="6" slack="0"/>
<pin id="280" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bflyOutData_M_real_V_1/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln717_s_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="26" slack="0"/>
<pin id="287" dir="0" index="1" bw="27" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="0" index="3" bw="6" slack="0"/>
<pin id="290" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_s/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="iter_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_47_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="27" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="4" slack="0"/>
<pin id="305" dir="0" index="3" bw="6" slack="0"/>
<pin id="306" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln215_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="27" slack="0"/>
<pin id="313" dir="0" index="1" bw="27" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sext_ln717_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="26" slack="1"/>
<pin id="319" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln717/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sext_ln717_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="26" slack="1"/>
<pin id="322" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln717_1/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sext_ln174_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="26" slack="1"/>
<pin id="325" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln174/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln174_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="26" slack="0"/>
<pin id="328" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_4_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="122" slack="0"/>
<pin id="332" dir="0" index="1" bw="26" slack="1"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="0" index="3" bw="26" slack="0"/>
<pin id="335" dir="0" index="4" bw="27" slack="0"/>
<pin id="336" dir="0" index="5" bw="1" slack="0"/>
<pin id="337" dir="0" index="6" bw="26" slack="0"/>
<pin id="338" dir="1" index="7" bw="122" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sext_ln174_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="122" slack="0"/>
<pin id="347" dir="1" index="1" bw="123" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln174_1/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln174_10_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="122" slack="0"/>
<pin id="351" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_10/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="return_ln252_fu_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln252/3 "/>
</bind>
</comp>

<comp id="356" class="1005" name="tmp_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="360" class="1005" name="bflyOutData_M_real_V_0_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="26" slack="1"/>
<pin id="362" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="bflyOutData_M_real_V_0 "/>
</bind>
</comp>

<comp id="365" class="1005" name="bflyOutData_M_imag_V_0_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="26" slack="1"/>
<pin id="367" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="bflyOutData_M_imag_V_0 "/>
</bind>
</comp>

<comp id="370" class="1005" name="bflyOutData_M_real_V_1_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="26" slack="1"/>
<pin id="372" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="bflyOutData_M_real_V_1 "/>
</bind>
</comp>

<comp id="375" class="1005" name="trunc_ln717_s_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="26" slack="1"/>
<pin id="377" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln717_s "/>
</bind>
</comp>

<comp id="380" class="1005" name="iter_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="iter "/>
</bind>
</comp>

<comp id="385" class="1005" name="icmp_ln215_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln215 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="80" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="107" pin=4"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="141"><net_src comp="122" pin="6"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="122" pin="6"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="148"><net_src comp="142" pin="2"/><net_sink comp="135" pin=2"/></net>

<net id="152"><net_src comp="90" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="38" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="90" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="90" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="179"><net_src comp="38" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="90" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="181"><net_src comp="48" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="182"><net_src comp="50" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="187"><net_src comp="163" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="149" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="173" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="153" pin="4"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="52" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="183" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="54" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="211"><net_src comp="52" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="189" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="214"><net_src comp="54" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="220"><net_src comp="56" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="163" pin="4"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="58" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="60" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="215" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="62" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="223" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="64" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="66" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="173" pin="4"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="58" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="251"><net_src comp="60" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="239" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="62" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="247" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="64" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="66" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="267"><net_src comp="229" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="149" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="253" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="153" pin="4"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="52" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="263" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="54" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="291"><net_src comp="52" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="269" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="26" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="54" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="299"><net_src comp="135" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="26" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="68" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="295" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="70" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="72" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="315"><net_src comp="301" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="74" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="329"><net_src comp="323" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="339"><net_src comp="76" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="78" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="320" pin="1"/><net_sink comp="330" pin=3"/></net>

<net id="342"><net_src comp="326" pin="1"/><net_sink comp="330" pin=4"/></net>

<net id="343"><net_src comp="78" pin="0"/><net_sink comp="330" pin=5"/></net>

<net id="344"><net_src comp="317" pin="1"/><net_sink comp="330" pin=6"/></net>

<net id="348"><net_src comp="330" pin="7"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="359"><net_src comp="82" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="195" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="368"><net_src comp="205" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="373"><net_src comp="275" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="378"><net_src comp="285" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="383"><net_src comp="295" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="388"><net_src comp="311" pin="2"/><net_sink comp="385" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fftOutData_local2 | {}
	Port: fftOutData_local | {3 }
 - Input state : 
	Port: fftStageKernelLastStageS2S<64, 2, 1, 1, 0, 1, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : fftOutData_local2 | {2 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		iter_2 : 1
		add_ln712 : 1
		add_ln712_21 : 1
		bflyOutData_M_real_V_0 : 2
		bflyOutData_M_imag_V_0 : 2
		shl_ln : 1
		r_V : 2
		real1_V : 3
		shl_ln1171_6 : 1
		r_V_27 : 2
		imag2_V : 3
		add_ln712_22 : 4
		add_ln712_23 : 4
		bflyOutData_M_real_V_1 : 5
		trunc_ln717_s : 5
		iter_1 : 2
		iter : 3
		tmp_47 : 4
		icmp_ln215 : 5
		br_ln215 : 6
	State 3
		zext_ln174 : 1
		tmp_4 : 2
		sext_ln174_1 : 3
		zext_ln174_10 : 4
		write_ln174 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|          |           iter_2_fu_142           |    0    |    39   |
|          |          add_ln712_fu_183         |    0    |    34   |
|    add   |        add_ln712_21_fu_189        |    0    |    34   |
|          |        add_ln712_22_fu_263        |    0    |    34   |
|          |        add_ln712_23_fu_269        |    0    |    34   |
|          |            iter_fu_295            |    0    |    39   |
|----------|-----------------------------------|---------|---------|
|    sub   |             r_V_fu_223            |    0    |    47   |
|          |           r_V_27_fu_247           |    0    |    47   |
|----------|-----------------------------------|---------|---------|
|   icmp   |         icmp_ln215_fu_311         |    0    |    17   |
|----------|-----------------------------------|---------|---------|
| nbreadreq|        tmp_nbreadreq_fu_82        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   read   | fftOutData_local2_read_read_fu_90 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   write  |      write_ln174_write_fu_96      |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   trunc  |     X_of_ns_M_real_V_0_fu_149     |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |     X_of_ns_M_imag_V_0_fu_153     |    0    |    0    |
|          |     X_of_ns_M_real_V_1_fu_163     |    0    |    0    |
|          |     X_of_ns_M_imag_V_1_fu_173     |    0    |    0    |
|          |   bflyOutData_M_real_V_0_fu_195   |    0    |    0    |
|partselect|   bflyOutData_M_imag_V_0_fu_205   |    0    |    0    |
|          |           real1_V_fu_229          |    0    |    0    |
|          |           imag2_V_fu_253          |    0    |    0    |
|          |   bflyOutData_M_real_V_1_fu_275   |    0    |    0    |
|          |        trunc_ln717_s_fu_285       |    0    |    0    |
|          |           tmp_47_fu_301           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |           shl_ln_fu_215           |    0    |    0    |
|bitconcatenate|        shl_ln1171_6_fu_239        |    0    |    0    |
|          |            tmp_4_fu_330           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |         sext_ln717_fu_317         |    0    |    0    |
|   sext   |        sext_ln717_1_fu_320        |    0    |    0    |
|          |         sext_ln174_fu_323         |    0    |    0    |
|          |        sext_ln174_1_fu_345        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   zext   |         zext_ln174_fu_326         |    0    |    0    |
|          |        zext_ln174_10_fu_349       |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|  return  |        return_ln252_fu_354        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |   325   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|bflyOutData_M_imag_V_0_reg_365|   26   |
|bflyOutData_M_real_V_0_reg_360|   26   |
|bflyOutData_M_real_V_1_reg_370|   26   |
|        do_init_reg_103       |    1   |
|      icmp_ln215_reg_385      |    1   |
|         iter1_reg_118        |   32   |
|        iter_1_reg_132        |   32   |
|         iter_reg_380         |   32   |
|          tmp_reg_356         |    1   |
|     trunc_ln717_s_reg_375    |   26   |
+------------------------------+--------+
|             Total            |   203  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   325  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   203  |    -   |
+-----------+--------+--------+
|   Total   |   203  |   325  |
+-----------+--------+--------+
