<stg><name>genARPDiscovery</name>


<trans_list>

<trans id="92" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp, void @empty_13, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_req, void @empty_13, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:10 %specpipeline_ln259 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14

]]></Node>
<StgValue><ssdm name="specpipeline_ln259"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:11 %specreset_ln275 = specreset void @_ssdm_op_SpecReset, i3 %gia_fsm_state, i64 1, void @empty_14

]]></Node>
<StgValue><ssdm name="specreset_ln275"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3">
<![CDATA[
entry:12 %gia_fsm_state_load = load i3 %gia_fsm_state

]]></Node>
<StgValue><ssdm name="gia_fsm_state_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8">
<![CDATA[
entry:13 %ip_lsb_load = load i8 %ip_lsb

]]></Node>
<StgValue><ssdm name="ip_lsb_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1">
<![CDATA[
entry:14 %arp_scan_1d_load = load i1 %arp_scan_1d

]]></Node>
<StgValue><ssdm name="arp_scan_1d_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:15 %arp_scan_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %arp_scan

]]></Node>
<StgValue><ssdm name="arp_scan_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
entry:16 %switch_ln285 = switch i3 %gia_fsm_state_load, void %genARPDiscovery.exit, i3 1, void %sw.bb.i, i3 2, void %_ZN7ap_uintILi32EEC2ILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i, i3 4, void %sw.bb11.i, i3 3, void %sw.bb18.i, i3 0, void %sw.bb38.i

]]></Node>
<StgValue><ssdm name="switch_ln285"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
sw.bb38.i:0 %store_ln330 = store i8 0, i8 %ip_lsb

]]></Node>
<StgValue><ssdm name="store_ln330"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
sw.bb38.i:1 %store_ln331 = store i3 2, i3 %gia_fsm_state

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
sw.bb38.i:2 %br_ln332 = br void %genARPDiscovery.exit

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb18.i:0 %tmp_4_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %macIpEncode_req, i32 1

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb18.i:1 %br_ln313 = br i1 %tmp_4_i, void %if.end24.i, void %if.then20.i

]]></Node>
<StgValue><ssdm name="br_ln313"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then20.i:0 %macIpEncode_req_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %macIpEncode_req

]]></Node>
<StgValue><ssdm name="macIpEncode_req_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
if.then20.i:2 %br_ln314 = br void %if.end24.i

]]></Node>
<StgValue><ssdm name="br_ln314"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end24.i:0 %phi_ln323 = phi i1 1, void %if.then20.i, i1 0, void %sw.bb18.i

]]></Node>
<StgValue><ssdm name="phi_ln323"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
if.end24.i:1 %tmp_5_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %macIpEncode_rsp_i, i32 1

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end24.i:2 %br_ln318 = br i1 %tmp_5_i, void %land.lhs.true.critedge.i, void %if.then26.i

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
<literal name="tmp_5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true.critedge.i:0 %xor_ln323_1 = xor i1 %arp_scan_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln323_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
<literal name="tmp_5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true.critedge.i:1 %or_ln323_2 = or i1 %arp_scan_1d_load, i1 %xor_ln323_1

]]></Node>
<StgValue><ssdm name="or_ln323_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
<literal name="tmp_5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.critedge.i:2 %br_ln323 = br i1 %or_ln323_2, void %if.then35.i, void %genARPDiscovery.exit

]]></Node>
<StgValue><ssdm name="br_ln323"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then26.i:0 %macIpEncode_rsp_i_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %macIpEncode_rsp_i

]]></Node>
<StgValue><ssdm name="macIpEncode_rsp_i_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="48" op_0_bw="128">
<![CDATA[
if.then26.i:1 %trunc_ln319 = trunc i128 %macIpEncode_rsp_i_read

]]></Node>
<StgValue><ssdm name="trunc_ln319"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then26.i:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %macIpEncode_rsp_i_read, i128 96

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then26.i:6 %xor_ln323 = xor i1 %arp_scan_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln323"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then26.i:7 %or_ln323 = or i1 %phi_ln323, i1 %xor_ln323

]]></Node>
<StgValue><ssdm name="or_ln323"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then26.i:8 %or_ln323_1 = or i1 %or_ln323, i1 %arp_scan_1d_load

]]></Node>
<StgValue><ssdm name="or_ln323_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then26.i:9 %br_ln323 = br i1 %or_ln323_1, void %if.then35.i, void %genARPDiscovery.exit

]]></Node>
<StgValue><ssdm name="br_ln323"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
<literal name="tmp_5_i" val="1"/>
<literal name="or_ln323_1" val="0"/>
</and_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
<literal name="tmp_5_i" val="0"/>
<literal name="or_ln323_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.then35.i:0 %write_ln324 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %arp_scan, i1 0

]]></Node>
<StgValue><ssdm name="write_ln324"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
<literal name="tmp_5_i" val="1"/>
<literal name="or_ln323_1" val="0"/>
</and_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
<literal name="tmp_5_i" val="0"/>
<literal name="or_ln323_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then35.i:1 %store_ln325 = store i3 0, i3 %gia_fsm_state

]]></Node>
<StgValue><ssdm name="store_ln325"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
<literal name="tmp_5_i" val="1"/>
<literal name="or_ln323_1" val="0"/>
</and_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
<literal name="tmp_5_i" val="0"/>
<literal name="or_ln323_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
if.then35.i:2 %br_ln326 = br void %genARPDiscovery.exit

]]></Node>
<StgValue><ssdm name="br_ln326"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
sw.bb11.i:0 %tmp_3_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %macIpEncode_rsp_i, i32 1

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb11.i:1 %br_ln301 = br i1 %tmp_3_i, void %if.end17.i, void %if.then13.i

]]></Node>
<StgValue><ssdm name="br_ln301"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="-4"/>
<literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then13.i:0 %p_08 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %macIpEncode_rsp_i

]]></Node>
<StgValue><ssdm name="p_08"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="-4"/>
<literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then13.i:1 %icmp_ln304 = icmp_eq  i8 %ip_lsb_load, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln304"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="-4"/>
<literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.then13.i:2 %select_ln305 = select i1 %icmp_ln304, i3 3, i3 2

]]></Node>
<StgValue><ssdm name="select_ln305"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="-4"/>
<literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then13.i:3 %store_ln305 = store i3 %select_ln305, i3 %gia_fsm_state

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="-4"/>
<literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
if.then13.i:4 %br_ln309 = br void %if.end17.i

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
if.end17.i:0 %br_ln310 = br void %genARPDiscovery.exit

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN7ap_uintILi32EEC2ILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i:0 %myIpAddress_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %myIpAddress

]]></Node>
<StgValue><ssdm name="myIpAddress_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="32">
<![CDATA[
_ZN7ap_uintILi32EEC2ILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i:1 %trunc_ln294 = trunc i32 %myIpAddress_read

]]></Node>
<StgValue><ssdm name="trunc_ln294"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN7ap_uintILi32EEC2ILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i:4 %add_ln296 = add i8 %ip_lsb_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln296"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
_ZN7ap_uintILi32EEC2ILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i:5 %store_ln296 = store i8 %add_ln296, i8 %ip_lsb

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
_ZN7ap_uintILi32EEC2ILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i:6 %store_ln297 = store i3 4, i3 %gia_fsm_state

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
_ZN7ap_uintILi32EEC2ILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i:7 %br_ln298 = br void %genARPDiscovery.exit

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
sw.bb.i:0 %time_counter_load = load i32 %time_counter

]]></Node>
<StgValue><ssdm name="time_counter_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i:1 %icmp_ln288 = icmp_eq  i32 %time_counter_load, i32 1500000000

]]></Node>
<StgValue><ssdm name="icmp_ln288"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb.i:2 %br_ln288 = br i1 %icmp_ln288, void %if.end.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="1"/>
<literal name="icmp_ln288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then.i:0 %store_ln289 = store i3 2, i3 %gia_fsm_state

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="1"/>
<literal name="icmp_ln288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:1 %br_ln289 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i:0 %add_ln290 = add i32 %time_counter_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln290"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end.i:1 %store_ln290 = store i32 %add_ln290, i32 %time_counter

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
if.end.i:2 %br_ln291 = br void %genARPDiscovery.exit

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
genARPDiscovery.exit:0 %arp_scan_loc_1_i = phi i1 %arp_scan_read, void %entry, i1 %arp_scan_read, void %sw.bb38.i, i1 %arp_scan_read, void %if.end17.i, i1 %arp_scan_read, void %_ZN7ap_uintILi32EEC2ILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i, i1 %arp_scan_read, void %if.end.i, i1 0, void %if.then35.i, i1 %arp_scan_read, void %if.then26.i, i1 %arp_scan_read, void %land.lhs.true.critedge.i

]]></Node>
<StgValue><ssdm name="arp_scan_loc_1_i"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
genARPDiscovery.exit:1 %store_ln334 = store i1 %arp_scan_loc_1_i, i1 %arp_scan_1d

]]></Node>
<StgValue><ssdm name="store_ln334"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="68" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then20.i:1 %write_ln314 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %macIpEncode_i, i32 %macIpEncode_req_read

]]></Node>
<StgValue><ssdm name="write_ln314"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="16" op_3_bw="48">
<![CDATA[
if.then26.i:3 %tmp_6_i = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i16.i48, i1 %tmp, i16 0, i48 %trunc_ln319

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="128" op_0_bw="65">
<![CDATA[
if.then26.i:4 %zext_ln319 = zext i65 %tmp_6_i

]]></Node>
<StgValue><ssdm name="zext_ln319"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then26.i:5 %write_ln319 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %macIpEncode_rsp, i128 %zext_ln319

]]></Node>
<StgValue><ssdm name="write_ln319"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
_ZN7ap_uintILi32EEC2ILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i:2 %p_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %ip_lsb_load, i24 %trunc_ln294

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN7ap_uintILi32EEC2ILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i:3 %write_ln295 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %macIpEncode_i, i32 %p_s

]]></Node>
<StgValue><ssdm name="write_ln295"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="74" st_id="3" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gia_fsm_state_load" val="3"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then26.i:5 %write_ln319 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %macIpEncode_rsp, i128 %zext_ln319

]]></Node>
<StgValue><ssdm name="write_ln319"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0">
<![CDATA[
genARPDiscovery.exit:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
