// Seed: 124162839
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_7 :
  assert property (@(1 or posedge {1, id_1 ==? id_1}) 1)
  else;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0(
      id_3, id_3, id_1, id_3, id_3, id_2
  );
endmodule
