# FIR - Verilog implementation
This is the working directory for the SOC Design Lab lab 3.
## File Path
* fir.v and other design.v files: rtl/ or in lab-fir/fir/vvd_fir/project_1/project_1.srcs/sources_1/new
* fir_tb.v: tb/ or in lab-fir/fir/vvd_fir/project_1/project_1.srcs/sim_1/new
* Log files: Log_files/
* Synthesis report: Synthesis_report/
* Timing report: Timing_report/
* Waveform: Waveform/*png (Details are documented in the report.ï¼‰
* Report: Report.pdf