
AxxSolder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015d40  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002e10  08015f20  08015f20  00025f20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018d30  08018d30  00030424  2**0
                  CONTENTS
  4 .ARM          00000008  08018d30  08018d30  00028d30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018d38  08018d38  00030424  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018d38  08018d38  00028d38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08018d3c  08018d3c  00028d3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000424  20000000  08018d40  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002338  20000428  08019164  00030428  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20002760  08019164  00032760  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030424  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030454  2**0
                  CONTENTS, READONLY
 13 .debug_info   000261be  00000000  00000000  00030497  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004b7d  00000000  00000000  00056655  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002340  00000000  00000000  0005b1d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001b37  00000000  00000000  0005d518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000254ce  00000000  00000000  0005f04f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002b025  00000000  00000000  0008451d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e995b  00000000  00000000  000af542  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000ad4c  00000000  00000000  00198ea0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  001a3bec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000428 	.word	0x20000428
 80001fc:	00000000 	.word	0x00000000
 8000200:	08015f08 	.word	0x08015f08

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000042c 	.word	0x2000042c
 800021c:	08015f08 	.word	0x08015f08

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a6 	b.w	800103c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9e08      	ldr	r6, [sp, #32]
 8000d7a:	460d      	mov	r5, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	460f      	mov	r7, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4694      	mov	ip, r2
 8000d88:	d965      	bls.n	8000e56 <__udivmoddi4+0xe2>
 8000d8a:	fab2 f382 	clz	r3, r2
 8000d8e:	b143      	cbz	r3, 8000da2 <__udivmoddi4+0x2e>
 8000d90:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d94:	f1c3 0220 	rsb	r2, r3, #32
 8000d98:	409f      	lsls	r7, r3
 8000d9a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d9e:	4317      	orrs	r7, r2
 8000da0:	409c      	lsls	r4, r3
 8000da2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000da6:	fa1f f58c 	uxth.w	r5, ip
 8000daa:	fbb7 f1fe 	udiv	r1, r7, lr
 8000dae:	0c22      	lsrs	r2, r4, #16
 8000db0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000db4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000db8:	fb01 f005 	mul.w	r0, r1, r5
 8000dbc:	4290      	cmp	r0, r2
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc0:	eb1c 0202 	adds.w	r2, ip, r2
 8000dc4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000dc8:	f080 811c 	bcs.w	8001004 <__udivmoddi4+0x290>
 8000dcc:	4290      	cmp	r0, r2
 8000dce:	f240 8119 	bls.w	8001004 <__udivmoddi4+0x290>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	4462      	add	r2, ip
 8000dd6:	1a12      	subs	r2, r2, r0
 8000dd8:	b2a4      	uxth	r4, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000de6:	fb00 f505 	mul.w	r5, r0, r5
 8000dea:	42a5      	cmp	r5, r4
 8000dec:	d90a      	bls.n	8000e04 <__udivmoddi4+0x90>
 8000dee:	eb1c 0404 	adds.w	r4, ip, r4
 8000df2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df6:	f080 8107 	bcs.w	8001008 <__udivmoddi4+0x294>
 8000dfa:	42a5      	cmp	r5, r4
 8000dfc:	f240 8104 	bls.w	8001008 <__udivmoddi4+0x294>
 8000e00:	4464      	add	r4, ip
 8000e02:	3802      	subs	r0, #2
 8000e04:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e08:	1b64      	subs	r4, r4, r5
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11e      	cbz	r6, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40dc      	lsrs	r4, r3
 8000e10:	2300      	movs	r3, #0
 8000e12:	e9c6 4300 	strd	r4, r3, [r6]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0xbc>
 8000e1e:	2e00      	cmp	r6, #0
 8000e20:	f000 80ed 	beq.w	8000ffe <__udivmoddi4+0x28a>
 8000e24:	2100      	movs	r1, #0
 8000e26:	e9c6 0500 	strd	r0, r5, [r6]
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e30:	fab3 f183 	clz	r1, r3
 8000e34:	2900      	cmp	r1, #0
 8000e36:	d149      	bne.n	8000ecc <__udivmoddi4+0x158>
 8000e38:	42ab      	cmp	r3, r5
 8000e3a:	d302      	bcc.n	8000e42 <__udivmoddi4+0xce>
 8000e3c:	4282      	cmp	r2, r0
 8000e3e:	f200 80f8 	bhi.w	8001032 <__udivmoddi4+0x2be>
 8000e42:	1a84      	subs	r4, r0, r2
 8000e44:	eb65 0203 	sbc.w	r2, r5, r3
 8000e48:	2001      	movs	r0, #1
 8000e4a:	4617      	mov	r7, r2
 8000e4c:	2e00      	cmp	r6, #0
 8000e4e:	d0e2      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	e9c6 4700 	strd	r4, r7, [r6]
 8000e54:	e7df      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e56:	b902      	cbnz	r2, 8000e5a <__udivmoddi4+0xe6>
 8000e58:	deff      	udf	#255	; 0xff
 8000e5a:	fab2 f382 	clz	r3, r2
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	f040 8090 	bne.w	8000f84 <__udivmoddi4+0x210>
 8000e64:	1a8a      	subs	r2, r1, r2
 8000e66:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e6a:	fa1f fe8c 	uxth.w	lr, ip
 8000e6e:	2101      	movs	r1, #1
 8000e70:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e74:	fb07 2015 	mls	r0, r7, r5, r2
 8000e78:	0c22      	lsrs	r2, r4, #16
 8000e7a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e7e:	fb0e f005 	mul.w	r0, lr, r5
 8000e82:	4290      	cmp	r0, r2
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x124>
 8000e86:	eb1c 0202 	adds.w	r2, ip, r2
 8000e8a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e8e:	d202      	bcs.n	8000e96 <__udivmoddi4+0x122>
 8000e90:	4290      	cmp	r0, r2
 8000e92:	f200 80cb 	bhi.w	800102c <__udivmoddi4+0x2b8>
 8000e96:	4645      	mov	r5, r8
 8000e98:	1a12      	subs	r2, r2, r0
 8000e9a:	b2a4      	uxth	r4, r4
 8000e9c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000ea0:	fb07 2210 	mls	r2, r7, r0, r2
 8000ea4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ea8:	fb0e fe00 	mul.w	lr, lr, r0
 8000eac:	45a6      	cmp	lr, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x14e>
 8000eb0:	eb1c 0404 	adds.w	r4, ip, r4
 8000eb4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000eb8:	d202      	bcs.n	8000ec0 <__udivmoddi4+0x14c>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f200 80bb 	bhi.w	8001036 <__udivmoddi4+0x2c2>
 8000ec0:	4610      	mov	r0, r2
 8000ec2:	eba4 040e 	sub.w	r4, r4, lr
 8000ec6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eca:	e79f      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ecc:	f1c1 0720 	rsb	r7, r1, #32
 8000ed0:	408b      	lsls	r3, r1
 8000ed2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ed6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eda:	fa05 f401 	lsl.w	r4, r5, r1
 8000ede:	fa20 f307 	lsr.w	r3, r0, r7
 8000ee2:	40fd      	lsrs	r5, r7
 8000ee4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee8:	4323      	orrs	r3, r4
 8000eea:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eee:	fa1f fe8c 	uxth.w	lr, ip
 8000ef2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ef6:	0c1c      	lsrs	r4, r3, #16
 8000ef8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000efc:	fb08 f50e 	mul.w	r5, r8, lr
 8000f00:	42a5      	cmp	r5, r4
 8000f02:	fa02 f201 	lsl.w	r2, r2, r1
 8000f06:	fa00 f001 	lsl.w	r0, r0, r1
 8000f0a:	d90b      	bls.n	8000f24 <__udivmoddi4+0x1b0>
 8000f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f10:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f14:	f080 8088 	bcs.w	8001028 <__udivmoddi4+0x2b4>
 8000f18:	42a5      	cmp	r5, r4
 8000f1a:	f240 8085 	bls.w	8001028 <__udivmoddi4+0x2b4>
 8000f1e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f22:	4464      	add	r4, ip
 8000f24:	1b64      	subs	r4, r4, r5
 8000f26:	b29d      	uxth	r5, r3
 8000f28:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f2c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f30:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f34:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f38:	45a6      	cmp	lr, r4
 8000f3a:	d908      	bls.n	8000f4e <__udivmoddi4+0x1da>
 8000f3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f40:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f44:	d26c      	bcs.n	8001020 <__udivmoddi4+0x2ac>
 8000f46:	45a6      	cmp	lr, r4
 8000f48:	d96a      	bls.n	8001020 <__udivmoddi4+0x2ac>
 8000f4a:	3b02      	subs	r3, #2
 8000f4c:	4464      	add	r4, ip
 8000f4e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f52:	fba3 9502 	umull	r9, r5, r3, r2
 8000f56:	eba4 040e 	sub.w	r4, r4, lr
 8000f5a:	42ac      	cmp	r4, r5
 8000f5c:	46c8      	mov	r8, r9
 8000f5e:	46ae      	mov	lr, r5
 8000f60:	d356      	bcc.n	8001010 <__udivmoddi4+0x29c>
 8000f62:	d053      	beq.n	800100c <__udivmoddi4+0x298>
 8000f64:	b156      	cbz	r6, 8000f7c <__udivmoddi4+0x208>
 8000f66:	ebb0 0208 	subs.w	r2, r0, r8
 8000f6a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f6e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f72:	40ca      	lsrs	r2, r1
 8000f74:	40cc      	lsrs	r4, r1
 8000f76:	4317      	orrs	r7, r2
 8000f78:	e9c6 7400 	strd	r7, r4, [r6]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	2100      	movs	r1, #0
 8000f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f84:	f1c3 0120 	rsb	r1, r3, #32
 8000f88:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f8c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f90:	fa25 f101 	lsr.w	r1, r5, r1
 8000f94:	409d      	lsls	r5, r3
 8000f96:	432a      	orrs	r2, r5
 8000f98:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f9c:	fa1f fe8c 	uxth.w	lr, ip
 8000fa0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000fa4:	fb07 1510 	mls	r5, r7, r0, r1
 8000fa8:	0c11      	lsrs	r1, r2, #16
 8000faa:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000fae:	fb00 f50e 	mul.w	r5, r0, lr
 8000fb2:	428d      	cmp	r5, r1
 8000fb4:	fa04 f403 	lsl.w	r4, r4, r3
 8000fb8:	d908      	bls.n	8000fcc <__udivmoddi4+0x258>
 8000fba:	eb1c 0101 	adds.w	r1, ip, r1
 8000fbe:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fc2:	d22f      	bcs.n	8001024 <__udivmoddi4+0x2b0>
 8000fc4:	428d      	cmp	r5, r1
 8000fc6:	d92d      	bls.n	8001024 <__udivmoddi4+0x2b0>
 8000fc8:	3802      	subs	r0, #2
 8000fca:	4461      	add	r1, ip
 8000fcc:	1b49      	subs	r1, r1, r5
 8000fce:	b292      	uxth	r2, r2
 8000fd0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fd4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fd8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fdc:	fb05 f10e 	mul.w	r1, r5, lr
 8000fe0:	4291      	cmp	r1, r2
 8000fe2:	d908      	bls.n	8000ff6 <__udivmoddi4+0x282>
 8000fe4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fe8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fec:	d216      	bcs.n	800101c <__udivmoddi4+0x2a8>
 8000fee:	4291      	cmp	r1, r2
 8000ff0:	d914      	bls.n	800101c <__udivmoddi4+0x2a8>
 8000ff2:	3d02      	subs	r5, #2
 8000ff4:	4462      	add	r2, ip
 8000ff6:	1a52      	subs	r2, r2, r1
 8000ff8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ffc:	e738      	b.n	8000e70 <__udivmoddi4+0xfc>
 8000ffe:	4631      	mov	r1, r6
 8001000:	4630      	mov	r0, r6
 8001002:	e708      	b.n	8000e16 <__udivmoddi4+0xa2>
 8001004:	4639      	mov	r1, r7
 8001006:	e6e6      	b.n	8000dd6 <__udivmoddi4+0x62>
 8001008:	4610      	mov	r0, r2
 800100a:	e6fb      	b.n	8000e04 <__udivmoddi4+0x90>
 800100c:	4548      	cmp	r0, r9
 800100e:	d2a9      	bcs.n	8000f64 <__udivmoddi4+0x1f0>
 8001010:	ebb9 0802 	subs.w	r8, r9, r2
 8001014:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001018:	3b01      	subs	r3, #1
 800101a:	e7a3      	b.n	8000f64 <__udivmoddi4+0x1f0>
 800101c:	4645      	mov	r5, r8
 800101e:	e7ea      	b.n	8000ff6 <__udivmoddi4+0x282>
 8001020:	462b      	mov	r3, r5
 8001022:	e794      	b.n	8000f4e <__udivmoddi4+0x1da>
 8001024:	4640      	mov	r0, r8
 8001026:	e7d1      	b.n	8000fcc <__udivmoddi4+0x258>
 8001028:	46d0      	mov	r8, sl
 800102a:	e77b      	b.n	8000f24 <__udivmoddi4+0x1b0>
 800102c:	3d02      	subs	r5, #2
 800102e:	4462      	add	r2, ip
 8001030:	e732      	b.n	8000e98 <__udivmoddi4+0x124>
 8001032:	4608      	mov	r0, r1
 8001034:	e70a      	b.n	8000e4c <__udivmoddi4+0xd8>
 8001036:	4464      	add	r4, ip
 8001038:	3802      	subs	r0, #2
 800103a:	e742      	b.n	8000ec2 <__udivmoddi4+0x14e>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <GetPage>:

/*Variable used for Erase procedure*/
static FLASH_EraseInitTypeDef EraseInitStruct;

uint32_t GetPage(uint32_t Addr)
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  return (Addr - FLASH_BASE) / FLASH_PAGE_SIZE;;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 800104e:	0adb      	lsrs	r3, r3, #11
}
 8001050:	4618      	mov	r0, r3
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr

0800105c <FlashCheckCRC>:

bool FlashCheckCRC()
{
 800105c:	b5b0      	push	{r4, r5, r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
	volatile uint64_t uwCRCValue = 0;
 8001062:	f04f 0200 	mov.w	r2, #0
 8001066:	f04f 0300 	mov.w	r3, #0
 800106a:	e9c7 2300 	strd	r2, r3, [r7]
	unsigned int cRCAddress = (bufLength / 8) * 8;
 800106e:	4b17      	ldr	r3, [pc, #92]	; (80010cc <FlashCheckCRC+0x70>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f023 0307 	bic.w	r3, r3, #7
 8001076:	60fb      	str	r3, [r7, #12]
	if (bufLength % 8 != 0)
 8001078:	4b14      	ldr	r3, [pc, #80]	; (80010cc <FlashCheckCRC+0x70>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f003 0307 	and.w	r3, r3, #7
 8001080:	2b00      	cmp	r3, #0
 8001082:	d002      	beq.n	800108a <FlashCheckCRC+0x2e>
	{
		cRCAddress += 8;
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	3308      	adds	r3, #8
 8001088:	60fb      	str	r3, [r7, #12]
	}
	uwCRCValue = HAL_CRC_Calculate(&hcrc, (uint32_t*) FLASH_USER_START_ADDR, bufLength);
 800108a:	4b10      	ldr	r3, [pc, #64]	; (80010cc <FlashCheckCRC+0x70>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	461a      	mov	r2, r3
 8001090:	490f      	ldr	r1, [pc, #60]	; (80010d0 <FlashCheckCRC+0x74>)
 8001092:	4810      	ldr	r0, [pc, #64]	; (80010d4 <FlashCheckCRC+0x78>)
 8001094:	f008 f9c8 	bl	8009428 <HAL_CRC_Calculate>
 8001098:	4603      	mov	r3, r0
 800109a:	2200      	movs	r2, #0
 800109c:	461c      	mov	r4, r3
 800109e:	4615      	mov	r5, r2
 80010a0:	e9c7 4500 	strd	r4, r5, [r7]
	if (*(volatile uint64_t*) (FLASH_USER_START_ADDR + cRCAddress) == uwCRCValue)
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80010aa:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
 80010ae:	e9d3 0100 	ldrd	r0, r1, [r3]
 80010b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80010b6:	4299      	cmp	r1, r3
 80010b8:	bf08      	it	eq
 80010ba:	4290      	cmpeq	r0, r2
 80010bc:	d101      	bne.n	80010c2 <FlashCheckCRC+0x66>
	{
		return true;
 80010be:	2301      	movs	r3, #1
 80010c0:	e000      	b.n	80010c4 <FlashCheckCRC+0x68>
	}
	return false;
 80010c2:	2300      	movs	r3, #0
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3710      	adds	r7, #16
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bdb0      	pop	{r4, r5, r7, pc}
 80010cc:	20000000 	.word	0x20000000
 80010d0:	0801f000 	.word	0x0801f000
 80010d4:	200020ac 	.word	0x200020ac

080010d8 <FlashReadToBuf>:


bool FlashReadToBuf()
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
	int i = 0;
 80010de:	2300      	movs	r3, #0
 80010e0:	617b      	str	r3, [r7, #20]
	unsigned char temp[8];
	uint32_t Address = FLASH_USER_START_ADDR;
 80010e2:	4b1f      	ldr	r3, [pc, #124]	; (8001160 <FlashReadToBuf+0x88>)
 80010e4:	613b      	str	r3, [r7, #16]

	if (FlashCheckCRC())
 80010e6:	f7ff ffb9 	bl	800105c <FlashCheckCRC>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d031      	beq.n	8001154 <FlashReadToBuf+0x7c>
	{
		while (i < bufLength && Address < FLASH_USER_END_ADDR)
 80010f0:	e025      	b.n	800113e <FlashReadToBuf+0x66>
		{
			*(uint64_t*) temp = *(volatile uint64_t*) Address;
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	1d39      	adds	r1, r7, #4
 80010f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010fa:	e9c1 2300 	strd	r2, r3, [r1]

			for (int j = 0; j < 8; j++)
 80010fe:	2300      	movs	r3, #0
 8001100:	60fb      	str	r3, [r7, #12]
 8001102:	e013      	b.n	800112c <FlashReadToBuf+0x54>
			{
				if (j + i < bufLength)
 8001104:	68fa      	ldr	r2, [r7, #12]
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	4413      	add	r3, r2
 800110a:	461a      	mov	r2, r3
 800110c:	4b15      	ldr	r3, [pc, #84]	; (8001164 <FlashReadToBuf+0x8c>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	429a      	cmp	r2, r3
 8001112:	d208      	bcs.n	8001126 <FlashReadToBuf+0x4e>
				{
					bufferFlash[i + j] = temp[j];
 8001114:	697a      	ldr	r2, [r7, #20]
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	4413      	add	r3, r2
 800111a:	1d39      	adds	r1, r7, #4
 800111c:	68fa      	ldr	r2, [r7, #12]
 800111e:	440a      	add	r2, r1
 8001120:	7811      	ldrb	r1, [r2, #0]
 8001122:	4a11      	ldr	r2, [pc, #68]	; (8001168 <FlashReadToBuf+0x90>)
 8001124:	54d1      	strb	r1, [r2, r3]
			for (int j = 0; j < 8; j++)
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	3301      	adds	r3, #1
 800112a:	60fb      	str	r3, [r7, #12]
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	2b07      	cmp	r3, #7
 8001130:	dde8      	ble.n	8001104 <FlashReadToBuf+0x2c>
				}
			}
			Address = Address + 8;
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	3308      	adds	r3, #8
 8001136:	613b      	str	r3, [r7, #16]
			i = i + 8;
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	3308      	adds	r3, #8
 800113c:	617b      	str	r3, [r7, #20]
		while (i < bufLength && Address < FLASH_USER_END_ADDR)
 800113e:	697a      	ldr	r2, [r7, #20]
 8001140:	4b08      	ldr	r3, [pc, #32]	; (8001164 <FlashReadToBuf+0x8c>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	429a      	cmp	r2, r3
 8001146:	d203      	bcs.n	8001150 <FlashReadToBuf+0x78>
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	4a08      	ldr	r2, [pc, #32]	; (800116c <FlashReadToBuf+0x94>)
 800114c:	4293      	cmp	r3, r2
 800114e:	d3d0      	bcc.n	80010f2 <FlashReadToBuf+0x1a>
		}
		return true;
 8001150:	2301      	movs	r3, #1
 8001152:	e000      	b.n	8001156 <FlashReadToBuf+0x7e>
	}
	return false;
 8001154:	2300      	movs	r3, #0
}
 8001156:	4618      	mov	r0, r3
 8001158:	3718      	adds	r7, #24
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	0801f000 	.word	0x0801f000
 8001164:	20000000 	.word	0x20000000
 8001168:	20000448 	.word	0x20000448
 800116c:	0801ffff 	.word	0x0801ffff

08001170 <FlashRead>:


//__attribute__((__section__(".user_data"))) const uint8_t userConfig[64];
bool FlashRead(Flash_values *flash_values)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
	if (FlashReadToBuf())
 8001178:	f7ff ffae 	bl	80010d8 <FlashReadToBuf>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d009      	beq.n	8001196 <FlashRead+0x26>
	{
		memcpy(flash_values, bufferFlash, sizeof(Flash_values));
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a06      	ldr	r2, [pc, #24]	; (80011a0 <FlashRead+0x30>)
 8001186:	4618      	mov	r0, r3
 8001188:	4611      	mov	r1, r2
 800118a:	2358      	movs	r3, #88	; 0x58
 800118c:	461a      	mov	r2, r3
 800118e:	f011 f97e 	bl	801248e <memcpy>
		return true;
 8001192:	2301      	movs	r3, #1
 8001194:	e000      	b.n	8001198 <FlashRead+0x28>
	}
	return false;
 8001196:	2300      	movs	r3, #0
}
 8001198:	4618      	mov	r0, r3
 800119a:	3708      	adds	r7, #8
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	20000448 	.word	0x20000448

080011a4 <FlashWrite>:
	   return 0;
}



bool FlashWrite(Flash_values *flash_values){
 80011a4:	b5b0      	push	{r4, r5, r7, lr}
 80011a6:	b08c      	sub	sp, #48	; 0x30
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
	flashWriting = 1;
 80011ac:	4b59      	ldr	r3, [pc, #356]	; (8001314 <FlashWrite+0x170>)
 80011ae:	2201      	movs	r2, #1
 80011b0:	701a      	strb	r2, [r3, #0]
	volatile uint64_t uwCRCValue = 0;
 80011b2:	f04f 0200 	mov.w	r2, #0
 80011b6:	f04f 0300 	mov.w	r3, #0
 80011ba:	e9c7 2306 	strd	r2, r3, [r7, #24]
	int i = 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t Address = FLASH_USER_START_ADDR;
 80011c2:	4b55      	ldr	r3, [pc, #340]	; (8001318 <FlashWrite+0x174>)
 80011c4:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PageError = 0;
 80011c6:	2300      	movs	r3, #0
 80011c8:	617b      	str	r3, [r7, #20]
	uint64_t temp = 0;
 80011ca:	f04f 0200 	mov.w	r2, #0
 80011ce:	f04f 0300 	mov.w	r3, #0
 80011d2:	e9c7 2302 	strd	r2, r3, [r7, #8]
	uint32_t NbOfPages = 0;
 80011d6:	2300      	movs	r3, #0
 80011d8:	623b      	str	r3, [r7, #32]

	if (!FlashReadToBuf())	//invalid flash memory force write all
 80011da:	f7ff ff7d 	bl	80010d8 <FlashReadToBuf>
	{
		//configurationMsg->command = ConfigurationCommand_WriteMsgToFlash;
	}

	memcpy(bufferFlash, flash_values, sizeof(Flash_values));
 80011de:	4a4f      	ldr	r2, [pc, #316]	; (800131c <FlashWrite+0x178>)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	4610      	mov	r0, r2
 80011e4:	4619      	mov	r1, r3
 80011e6:	2358      	movs	r3, #88	; 0x58
 80011e8:	461a      	mov	r2, r3
 80011ea:	f011 f950 	bl	801248e <memcpy>

	uwCRCValue = HAL_CRC_Calculate(&hcrc, (uint32_t*) bufferFlash, bufLength);
 80011ee:	4b4c      	ldr	r3, [pc, #304]	; (8001320 <FlashWrite+0x17c>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	461a      	mov	r2, r3
 80011f4:	4949      	ldr	r1, [pc, #292]	; (800131c <FlashWrite+0x178>)
 80011f6:	484b      	ldr	r0, [pc, #300]	; (8001324 <FlashWrite+0x180>)
 80011f8:	f008 f916 	bl	8009428 <HAL_CRC_Calculate>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2200      	movs	r2, #0
 8001200:	461c      	mov	r4, r3
 8001202:	4615      	mov	r5, r2
 8001204:	e9c7 4506 	strd	r4, r5, [r7, #24]

	HAL_FLASH_Unlock();
 8001208:	f008 fe5c 	bl	8009ec4 <HAL_FLASH_Unlock>

	/* Clear OPTVERR bit set on virgin samples */
	__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800120c:	4b46      	ldr	r3, [pc, #280]	; (8001328 <FlashWrite+0x184>)
 800120e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001212:	611a      	str	r2, [r3, #16]

	/* Get the number of pages to erase from 1st page */
	NbOfPages = GetPage(FLASH_USER_END_ADDR) - GetPage(FLASH_USER_START_ADDR) + 1;
 8001214:	4845      	ldr	r0, [pc, #276]	; (800132c <FlashWrite+0x188>)
 8001216:	f7ff ff13 	bl	8001040 <GetPage>
 800121a:	4604      	mov	r4, r0
 800121c:	483e      	ldr	r0, [pc, #248]	; (8001318 <FlashWrite+0x174>)
 800121e:	f7ff ff0f 	bl	8001040 <GetPage>
 8001222:	4603      	mov	r3, r0
 8001224:	1ae3      	subs	r3, r4, r3
 8001226:	3301      	adds	r3, #1
 8001228:	623b      	str	r3, [r7, #32]

	/* Fill EraseInit structure*/
	EraseInitStruct.Banks = FLASH_BANK_1;
 800122a:	4b41      	ldr	r3, [pc, #260]	; (8001330 <FlashWrite+0x18c>)
 800122c:	2201      	movs	r2, #1
 800122e:	605a      	str	r2, [r3, #4]
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8001230:	4b3f      	ldr	r3, [pc, #252]	; (8001330 <FlashWrite+0x18c>)
 8001232:	2200      	movs	r2, #0
 8001234:	601a      	str	r2, [r3, #0]
	EraseInitStruct.Page = GetPage(FLASH_USER_START_ADDR);
 8001236:	4838      	ldr	r0, [pc, #224]	; (8001318 <FlashWrite+0x174>)
 8001238:	f7ff ff02 	bl	8001040 <GetPage>
 800123c:	4603      	mov	r3, r0
 800123e:	4a3c      	ldr	r2, [pc, #240]	; (8001330 <FlashWrite+0x18c>)
 8001240:	6093      	str	r3, [r2, #8]
	EraseInitStruct.NbPages = NbOfPages;
 8001242:	4a3b      	ldr	r2, [pc, #236]	; (8001330 <FlashWrite+0x18c>)
 8001244:	6a3b      	ldr	r3, [r7, #32]
 8001246:	60d3      	str	r3, [r2, #12]

	if (HAL_FLASHEx_Erase(&EraseInitStruct, &PageError) == HAL_OK)
 8001248:	f107 0314 	add.w	r3, r7, #20
 800124c:	4619      	mov	r1, r3
 800124e:	4838      	ldr	r0, [pc, #224]	; (8001330 <FlashWrite+0x18c>)
 8001250:	f008 ff24 	bl	800a09c <HAL_FLASHEx_Erase>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d152      	bne.n	8001300 <FlashWrite+0x15c>
	{
		//FLASH_FlushCaches();

		//__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGSERR);

		while (Address < FLASH_USER_END_ADDR)
 800125a:	e04b      	b.n	80012f4 <FlashWrite+0x150>
		{
			for (int j = 0; j < 8; j++)
 800125c:	2300      	movs	r3, #0
 800125e:	627b      	str	r3, [r7, #36]	; 0x24
 8001260:	e01b      	b.n	800129a <FlashWrite+0xf6>
			{
				if (j + i < bufLength)
 8001262:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001264:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001266:	4413      	add	r3, r2
 8001268:	461a      	mov	r2, r3
 800126a:	4b2d      	ldr	r3, [pc, #180]	; (8001320 <FlashWrite+0x17c>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	429a      	cmp	r2, r3
 8001270:	d20a      	bcs.n	8001288 <FlashWrite+0xe4>
				{
					((unsigned char*) &temp)[j] = bufferFlash[i + j];
 8001272:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001276:	441a      	add	r2, r3
 8001278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800127a:	f107 0108 	add.w	r1, r7, #8
 800127e:	440b      	add	r3, r1
 8001280:	4926      	ldr	r1, [pc, #152]	; (800131c <FlashWrite+0x178>)
 8001282:	5c8a      	ldrb	r2, [r1, r2]
 8001284:	701a      	strb	r2, [r3, #0]
 8001286:	e005      	b.n	8001294 <FlashWrite+0xf0>
				}
				else
				{
					((unsigned char*) &temp)[j] = 0;
 8001288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800128a:	f107 0208 	add.w	r2, r7, #8
 800128e:	4413      	add	r3, r2
 8001290:	2200      	movs	r2, #0
 8001292:	701a      	strb	r2, [r3, #0]
			for (int j = 0; j < 8; j++)
 8001294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001296:	3301      	adds	r3, #1
 8001298:	627b      	str	r3, [r7, #36]	; 0x24
 800129a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800129c:	2b07      	cmp	r3, #7
 800129e:	dde0      	ble.n	8001262 <FlashWrite+0xbe>
				}
			}
			if (i < bufLength && HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address, temp) == HAL_OK)
 80012a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80012a2:	4b1f      	ldr	r3, [pc, #124]	; (8001320 <FlashWrite+0x17c>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	429a      	cmp	r2, r3
 80012a8:	d20f      	bcs.n	80012ca <FlashWrite+0x126>
 80012aa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80012ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80012b0:	2000      	movs	r0, #0
 80012b2:	f008 fd9b 	bl	8009dec <HAL_FLASH_Program>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d106      	bne.n	80012ca <FlashWrite+0x126>
			{
				Address = Address + 8;
 80012bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012be:	3308      	adds	r3, #8
 80012c0:	62bb      	str	r3, [r7, #40]	; 0x28
				i = i + 8;
 80012c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012c4:	3308      	adds	r3, #8
 80012c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80012c8:	e014      	b.n	80012f4 <FlashWrite+0x150>
			}
			else if (i >= bufLength)
 80012ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80012cc:	4b14      	ldr	r3, [pc, #80]	; (8001320 <FlashWrite+0x17c>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	429a      	cmp	r2, r3
 80012d2:	d314      	bcc.n	80012fe <FlashWrite+0x15a>
			{
				if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address, uwCRCValue) == HAL_OK)
 80012d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80012d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80012da:	2000      	movs	r0, #0
 80012dc:	f008 fd86 	bl	8009dec <HAL_FLASH_Program>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d106      	bne.n	80012f4 <FlashWrite+0x150>
				{
					HAL_FLASH_Lock();
 80012e6:	f008 fe0f 	bl	8009f08 <HAL_FLASH_Lock>
					flashWriting = 0;
 80012ea:	4b0a      	ldr	r3, [pc, #40]	; (8001314 <FlashWrite+0x170>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	701a      	strb	r2, [r3, #0]
					return true;
 80012f0:	2301      	movs	r3, #1
 80012f2:	e00b      	b.n	800130c <FlashWrite+0x168>
		while (Address < FLASH_USER_END_ADDR)
 80012f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012f6:	4a0d      	ldr	r2, [pc, #52]	; (800132c <FlashWrite+0x188>)
 80012f8:	4293      	cmp	r3, r2
 80012fa:	d3af      	bcc.n	800125c <FlashWrite+0xb8>
 80012fc:	e000      	b.n	8001300 <FlashWrite+0x15c>
			}
			else
			{
				/* Error occurred while writing data in Flash memory.
				 User can add here some code to deal with this error */
				break;
 80012fe:	bf00      	nop
			}
		}
	}
	/* Lock the Flash to disable the flash control register access (recommended
	 to protect the FLASH memory against possible unwanted operation) *********/
	HAL_FLASH_Lock();
 8001300:	f008 fe02 	bl	8009f08 <HAL_FLASH_Lock>

	flashWriting = 0;
 8001304:	4b03      	ldr	r3, [pc, #12]	; (8001314 <FlashWrite+0x170>)
 8001306:	2200      	movs	r2, #0
 8001308:	701a      	strb	r2, [r3, #0]
	return false;
 800130a:	2300      	movs	r3, #0
}
 800130c:	4618      	mov	r0, r3
 800130e:	3730      	adds	r7, #48	; 0x30
 8001310:	46bd      	mov	sp, r7
 8001312:	bdb0      	pop	{r4, r5, r7, pc}
 8001314:	20000444 	.word	0x20000444
 8001318:	0801f000 	.word	0x0801f000
 800131c:	20000448 	.word	0x20000448
 8001320:	20000000 	.word	0x20000000
 8001324:	200020ac 	.word	0x200020ac
 8001328:	40022000 	.word	0x40022000
 800132c:	0801ffff 	.word	0x0801ffff
 8001330:	200004a0 	.word	0x200004a0

08001334 <clamp>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
PID_TypeDef TPID;

/* Function to clamp d between the limits min and max */
double clamp(double d, double min, double max) {
 8001334:	b580      	push	{r7, lr}
 8001336:	b088      	sub	sp, #32
 8001338:	af00      	add	r7, sp, #0
 800133a:	ed87 0b04 	vstr	d0, [r7, #16]
 800133e:	ed87 1b02 	vstr	d1, [r7, #8]
 8001342:	ed87 2b00 	vstr	d2, [r7]
  const double t = d < min ? min : d;
 8001346:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800134a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800134e:	f7ff fbed 	bl	8000b2c <__aeabi_dcmplt>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d002      	beq.n	800135e <clamp+0x2a>
 8001358:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800135c:	e001      	b.n	8001362 <clamp+0x2e>
 800135e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001362:	e9c7 2306 	strd	r2, r3, [r7, #24]
  return t > max ? max : t;
 8001366:	e9d7 2300 	ldrd	r2, r3, [r7]
 800136a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800136e:	f7ff fbfb 	bl	8000b68 <__aeabi_dcmpgt>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d002      	beq.n	800137e <clamp+0x4a>
 8001378:	e9d7 2300 	ldrd	r2, r3, [r7]
 800137c:	e001      	b.n	8001382 <clamp+0x4e>
 800137e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001382:	ec43 2b17 	vmov	d7, r2, r3
}
 8001386:	eeb0 0a47 	vmov.f32	s0, s14
 800138a:	eef0 0a67 	vmov.f32	s1, s15
 800138e:	3720      	adds	r7, #32
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}

08001394 <get_mean_ADC_reading_indexed>:

/* Returns the average of 100 readings of the index+3*n value in the ADC_buffer vector */
double get_mean_ADC_reading_indexed(uint8_t index){
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af00      	add	r7, sp, #0
 800139a:	4603      	mov	r3, r0
 800139c:	71fb      	strb	r3, [r7, #7]
	ADC_filter_mean = 0;
 800139e:	4b19      	ldr	r3, [pc, #100]	; (8001404 <get_mean_ADC_reading_indexed+0x70>)
 80013a0:	f04f 0200 	mov.w	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
	for(int n=index;n<ADC1_BUF_LEN;n=n+3){
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	60fb      	str	r3, [r7, #12]
 80013aa:	e012      	b.n	80013d2 <get_mean_ADC_reading_indexed+0x3e>
		ADC_filter_mean += ADC1_BUF[n];
 80013ac:	4a16      	ldr	r2, [pc, #88]	; (8001408 <get_mean_ADC_reading_indexed+0x74>)
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013b4:	ee07 3a90 	vmov	s15, r3
 80013b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013bc:	4b11      	ldr	r3, [pc, #68]	; (8001404 <get_mean_ADC_reading_indexed+0x70>)
 80013be:	edd3 7a00 	vldr	s15, [r3]
 80013c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013c6:	4b0f      	ldr	r3, [pc, #60]	; (8001404 <get_mean_ADC_reading_indexed+0x70>)
 80013c8:	edc3 7a00 	vstr	s15, [r3]
	for(int n=index;n<ADC1_BUF_LEN;n=n+3){
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	3303      	adds	r3, #3
 80013d0:	60fb      	str	r3, [r7, #12]
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	2b38      	cmp	r3, #56	; 0x38
 80013d6:	dde9      	ble.n	80013ac <get_mean_ADC_reading_indexed+0x18>
	}
	return ADC_filter_mean/(ADC1_BUF_LEN/3.0);
 80013d8:	4b0a      	ldr	r3, [pc, #40]	; (8001404 <get_mean_ADC_reading_indexed+0x70>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4618      	mov	r0, r3
 80013de:	f7ff f8db 	bl	8000598 <__aeabi_f2d>
 80013e2:	f04f 0200 	mov.w	r2, #0
 80013e6:	4b09      	ldr	r3, [pc, #36]	; (800140c <get_mean_ADC_reading_indexed+0x78>)
 80013e8:	f7ff fa58 	bl	800089c <__aeabi_ddiv>
 80013ec:	4602      	mov	r2, r0
 80013ee:	460b      	mov	r3, r1
 80013f0:	ec43 2b17 	vmov	d7, r2, r3
}
 80013f4:	eeb0 0a47 	vmov.f32	s0, s14
 80013f8:	eef0 0a67 	vmov.f32	s1, s15
 80013fc:	3710      	adds	r7, #16
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	20000520 	.word	0x20000520
 8001408:	20000524 	.word	0x20000524
 800140c:	40330000 	.word	0x40330000

08001410 <get_mcu_temp>:

void get_mcu_temp(){
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
	sensor_values.mcu_temperature =	Moving_Average_Compute((((get_mean_ADC_reading_indexed(2) * VSENSE) - V30) / Avg_Slope + 25), &mcu_temperature_filter_struct);
 8001414:	2002      	movs	r0, #2
 8001416:	f7ff ffbd 	bl	8001394 <get_mean_ADC_reading_indexed>
 800141a:	ec51 0b10 	vmov	r0, r1, d0
 800141e:	a328      	add	r3, pc, #160	; (adr r3, 80014c0 <get_mcu_temp+0xb0>)
 8001420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001424:	f7ff f910 	bl	8000648 <__aeabi_dmul>
 8001428:	4602      	mov	r2, r0
 800142a:	460b      	mov	r3, r1
 800142c:	4610      	mov	r0, r2
 800142e:	4619      	mov	r1, r3
 8001430:	f04f 0200 	mov.w	r2, #0
 8001434:	4b1e      	ldr	r3, [pc, #120]	; (80014b0 <get_mcu_temp+0xa0>)
 8001436:	f7ff fa31 	bl	800089c <__aeabi_ddiv>
 800143a:	4602      	mov	r2, r0
 800143c:	460b      	mov	r3, r1
 800143e:	4610      	mov	r0, r2
 8001440:	4619      	mov	r1, r3
 8001442:	a317      	add	r3, pc, #92	; (adr r3, 80014a0 <get_mcu_temp+0x90>)
 8001444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001448:	f7fe ff46 	bl	80002d8 <__aeabi_dsub>
 800144c:	4602      	mov	r2, r0
 800144e:	460b      	mov	r3, r1
 8001450:	4610      	mov	r0, r2
 8001452:	4619      	mov	r1, r3
 8001454:	a314      	add	r3, pc, #80	; (adr r3, 80014a8 <get_mcu_temp+0x98>)
 8001456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800145a:	f7ff fa1f 	bl	800089c <__aeabi_ddiv>
 800145e:	4602      	mov	r2, r0
 8001460:	460b      	mov	r3, r1
 8001462:	4610      	mov	r0, r2
 8001464:	4619      	mov	r1, r3
 8001466:	f04f 0200 	mov.w	r2, #0
 800146a:	4b12      	ldr	r3, [pc, #72]	; (80014b4 <get_mcu_temp+0xa4>)
 800146c:	f7fe ff36 	bl	80002dc <__adddf3>
 8001470:	4602      	mov	r2, r0
 8001472:	460b      	mov	r3, r1
 8001474:	4610      	mov	r0, r2
 8001476:	4619      	mov	r1, r3
 8001478:	f7ff fbbe 	bl	8000bf8 <__aeabi_d2uiz>
 800147c:	4603      	mov	r3, r0
 800147e:	490e      	ldr	r1, [pc, #56]	; (80014b8 <get_mcu_temp+0xa8>)
 8001480:	4618      	mov	r0, r3
 8001482:	f003 fc43 	bl	8004d0c <Moving_Average_Compute>
 8001486:	ec53 2b10 	vmov	r2, r3, d0
 800148a:	4610      	mov	r0, r2
 800148c:	4619      	mov	r1, r3
 800148e:	f7ff fbd3 	bl	8000c38 <__aeabi_d2f>
 8001492:	4603      	mov	r3, r0
 8001494:	4a09      	ldr	r2, [pc, #36]	; (80014bc <get_mcu_temp+0xac>)
 8001496:	6253      	str	r3, [r2, #36]	; 0x24
}
 8001498:	bf00      	nop
 800149a:	bd80      	pop	{r7, pc}
 800149c:	f3af 8000 	nop.w
 80014a0:	851eb852 	.word	0x851eb852
 80014a4:	3fe851eb 	.word	0x3fe851eb
 80014a8:	47ae147b 	.word	0x47ae147b
 80014ac:	3f647ae1 	.word	0x3f647ae1
 80014b0:	40b00000 	.word	0x40b00000
 80014b4:	40390000 	.word	0x40390000
 80014b8:	20000c6c 	.word	0x20000c6c
 80014bc:	20000038 	.word	0x20000038
 80014c0:	66666666 	.word	0x66666666
 80014c4:	400a6666 	.word	0x400a6666

080014c8 <RGB_to_BRG>:

uint16_t RGB_to_BRG(uint16_t color){
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	4603      	mov	r3, r0
 80014d0:	80fb      	strh	r3, [r7, #6]
	//return ((color & 0b0000000000011111)  << 11)    |    ((color & 0b1111100000000000) >> 5)   |    ((color  & 0b0000011111100000) >> 6);
	return ((((color & 0b0000000000011111)  << 11) & 0b1111100000000000) | ((color & 0b1111111111100000) >> 5));
 80014d2:	88fb      	ldrh	r3, [r7, #6]
 80014d4:	02db      	lsls	r3, r3, #11
 80014d6:	b21a      	sxth	r2, r3
 80014d8:	88fb      	ldrh	r3, [r7, #6]
 80014da:	095b      	lsrs	r3, r3, #5
 80014dc:	b29b      	uxth	r3, r3
 80014de:	b21b      	sxth	r3, r3
 80014e0:	4313      	orrs	r3, r2
 80014e2:	b21b      	sxth	r3, r3
 80014e4:	b29b      	uxth	r3, r3
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
	...

080014f4 <change_state>:

void change_state(mainstates new_state){
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	71fb      	strb	r3, [r7, #7]
	sensor_values.previous_state = active_state;
 80014fe:	4b13      	ldr	r3, [pc, #76]	; (800154c <change_state+0x58>)
 8001500:	781a      	ldrb	r2, [r3, #0]
 8001502:	4b13      	ldr	r3, [pc, #76]	; (8001550 <change_state+0x5c>)
 8001504:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	active_state = new_state;
 8001508:	4a10      	ldr	r2, [pc, #64]	; (800154c <change_state+0x58>)
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	7013      	strb	r3, [r2, #0]
	if((active_state == RUN) && (flash_values.GPIO4_ON_at_run == 1)){
 800150e:	4b0f      	ldr	r3, [pc, #60]	; (800154c <change_state+0x58>)
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d110      	bne.n	8001538 <change_state+0x44>
 8001516:	4b0f      	ldr	r3, [pc, #60]	; (8001554 <change_state+0x60>)
 8001518:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 800151c:	f04f 0200 	mov.w	r2, #0
 8001520:	4b0d      	ldr	r3, [pc, #52]	; (8001558 <change_state+0x64>)
 8001522:	f7ff faf9 	bl	8000b18 <__aeabi_dcmpeq>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d005      	beq.n	8001538 <change_state+0x44>
		HAL_GPIO_WritePin(GPIOB, USR_4_Pin, GPIO_PIN_SET);
 800152c:	2201      	movs	r2, #1
 800152e:	2104      	movs	r1, #4
 8001530:	480a      	ldr	r0, [pc, #40]	; (800155c <change_state+0x68>)
 8001532:	f009 f871 	bl	800a618 <HAL_GPIO_WritePin>
 8001536:	e005      	b.n	8001544 <change_state+0x50>
	}
	else{
		HAL_GPIO_WritePin(GPIOB, USR_4_Pin, GPIO_PIN_RESET);
 8001538:	2200      	movs	r2, #0
 800153a:	2104      	movs	r1, #4
 800153c:	4807      	ldr	r0, [pc, #28]	; (800155c <change_state+0x68>)
 800153e:	f009 f86b 	bl	800a618 <HAL_GPIO_WritePin>
	}
}
 8001542:	bf00      	nop
 8001544:	bf00      	nop
 8001546:	3708      	adds	r7, #8
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	2000001d 	.word	0x2000001d
 8001550:	20000038 	.word	0x20000038
 8001554:	200005a0 	.word	0x200005a0
 8001558:	3ff00000 	.word	0x3ff00000
 800155c:	48000400 	.word	0x48000400

08001560 <get_bus_voltage>:

void get_bus_voltage(){
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
	sensor_values.bus_voltage = Moving_Average_Compute(get_mean_ADC_reading_indexed(0), &input_voltage_filterStruct)*VOLTAGE_COMPENSATION;
 8001564:	2000      	movs	r0, #0
 8001566:	f7ff ff15 	bl	8001394 <get_mean_ADC_reading_indexed>
 800156a:	ec53 2b10 	vmov	r2, r3, d0
 800156e:	4610      	mov	r0, r2
 8001570:	4619      	mov	r1, r3
 8001572:	f7ff fb41 	bl	8000bf8 <__aeabi_d2uiz>
 8001576:	4603      	mov	r3, r0
 8001578:	490d      	ldr	r1, [pc, #52]	; (80015b0 <get_bus_voltage+0x50>)
 800157a:	4618      	mov	r0, r3
 800157c:	f003 fbc6 	bl	8004d0c <Moving_Average_Compute>
 8001580:	ec51 0b10 	vmov	r0, r1, d0
 8001584:	a308      	add	r3, pc, #32	; (adr r3, 80015a8 <get_bus_voltage+0x48>)
 8001586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800158a:	f7ff f85d 	bl	8000648 <__aeabi_dmul>
 800158e:	4602      	mov	r2, r0
 8001590:	460b      	mov	r3, r1
 8001592:	4610      	mov	r0, r2
 8001594:	4619      	mov	r1, r3
 8001596:	f7ff fb4f 	bl	8000c38 <__aeabi_d2f>
 800159a:	4603      	mov	r3, r0
 800159c:	4a05      	ldr	r2, [pc, #20]	; (80015b4 <get_bus_voltage+0x54>)
 800159e:	6193      	str	r3, [r2, #24]
}
 80015a0:	bf00      	nop
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	f3af 8000 	nop.w
 80015a8:	ada68bd9 	.word	0xada68bd9
 80015ac:	3f813656 	.word	0x3f813656
 80015b0:	20000f98 	.word	0x20000f98
 80015b4:	20000038 	.word	0x20000038

080015b8 <get_heater_current>:

void get_heater_current(){
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
	sensor_values.heater_current = Moving_Average_Compute(current_raw, &current_filterStruct)*CURRENT_COMPENSATION;
 80015bc:	4b0e      	ldr	r3, [pc, #56]	; (80015f8 <get_heater_current+0x40>)
 80015be:	881b      	ldrh	r3, [r3, #0]
 80015c0:	490e      	ldr	r1, [pc, #56]	; (80015fc <get_heater_current+0x44>)
 80015c2:	4618      	mov	r0, r3
 80015c4:	f003 fba2 	bl	8004d0c <Moving_Average_Compute>
 80015c8:	ec51 0b10 	vmov	r0, r1, d0
 80015cc:	a308      	add	r3, pc, #32	; (adr r3, 80015f0 <get_heater_current+0x38>)
 80015ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015d2:	f7ff f839 	bl	8000648 <__aeabi_dmul>
 80015d6:	4602      	mov	r2, r0
 80015d8:	460b      	mov	r3, r1
 80015da:	4610      	mov	r0, r2
 80015dc:	4619      	mov	r1, r3
 80015de:	f7ff fb2b 	bl	8000c38 <__aeabi_d2f>
 80015e2:	4603      	mov	r3, r0
 80015e4:	4a06      	ldr	r2, [pc, #24]	; (8001600 <get_heater_current+0x48>)
 80015e6:	61d3      	str	r3, [r2, #28]
}
 80015e8:	bf00      	nop
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	f3af 8000 	nop.w
 80015f0:	4abe6a33 	.word	0x4abe6a33
 80015f4:	3f67763e 	.word	0x3f67763e
 80015f8:	20000596 	.word	0x20000596
 80015fc:	200012c4 	.word	0x200012c4
 8001600:	20000038 	.word	0x20000038
 8001604:	00000000 	.word	0x00000000

08001608 <get_thermocouple_temperature>:

void get_thermocouple_temperature(){
 8001608:	b5b0      	push	{r4, r5, r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
	double TC_temp = Moving_Average_Compute(get_mean_ADC_reading_indexed(1), &thermocouple_temperature_filter_struct); /* Moving average filter */
 800160e:	2001      	movs	r0, #1
 8001610:	f7ff fec0 	bl	8001394 <get_mean_ADC_reading_indexed>
 8001614:	ec53 2b10 	vmov	r2, r3, d0
 8001618:	4610      	mov	r0, r2
 800161a:	4619      	mov	r1, r3
 800161c:	f7ff faec 	bl	8000bf8 <__aeabi_d2uiz>
 8001620:	4603      	mov	r3, r0
 8001622:	4981      	ldr	r1, [pc, #516]	; (8001828 <get_thermocouple_temperature+0x220>)
 8001624:	4618      	mov	r0, r3
 8001626:	f003 fb71 	bl	8004d0c <Moving_Average_Compute>
 800162a:	ed87 0b00 	vstr	d0, [r7]

	if(handle == T210){
 800162e:	4b7f      	ldr	r3, [pc, #508]	; (800182c <get_thermocouple_temperature+0x224>)
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	2b01      	cmp	r3, #1
 8001634:	d12e      	bne.n	8001694 <get_thermocouple_temperature+0x8c>
		sensor_values.thermocouple_temperature = TC_temp*TC_temp*TC_COMPENSATION_X2_T210 + TC_temp*TC_COMPENSATION_X1_T210 + TC_COMPENSATION_X0_T210;
 8001636:	e9d7 2300 	ldrd	r2, r3, [r7]
 800163a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800163e:	f7ff f803 	bl	8000648 <__aeabi_dmul>
 8001642:	4602      	mov	r2, r0
 8001644:	460b      	mov	r3, r1
 8001646:	4610      	mov	r0, r2
 8001648:	4619      	mov	r1, r3
 800164a:	a361      	add	r3, pc, #388	; (adr r3, 80017d0 <get_thermocouple_temperature+0x1c8>)
 800164c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001650:	f7fe fffa 	bl	8000648 <__aeabi_dmul>
 8001654:	4602      	mov	r2, r0
 8001656:	460b      	mov	r3, r1
 8001658:	4614      	mov	r4, r2
 800165a:	461d      	mov	r5, r3
 800165c:	a35e      	add	r3, pc, #376	; (adr r3, 80017d8 <get_thermocouple_temperature+0x1d0>)
 800165e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001662:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001666:	f7fe ffef 	bl	8000648 <__aeabi_dmul>
 800166a:	4602      	mov	r2, r0
 800166c:	460b      	mov	r3, r1
 800166e:	4620      	mov	r0, r4
 8001670:	4629      	mov	r1, r5
 8001672:	f7fe fe33 	bl	80002dc <__adddf3>
 8001676:	4602      	mov	r2, r0
 8001678:	460b      	mov	r3, r1
 800167a:	4610      	mov	r0, r2
 800167c:	4619      	mov	r1, r3
 800167e:	a358      	add	r3, pc, #352	; (adr r3, 80017e0 <get_thermocouple_temperature+0x1d8>)
 8001680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001684:	f7fe fe2a 	bl	80002dc <__adddf3>
 8001688:	4602      	mov	r2, r0
 800168a:	460b      	mov	r3, r1
 800168c:	4968      	ldr	r1, [pc, #416]	; (8001830 <get_thermocouple_temperature+0x228>)
 800168e:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8001692:	e064      	b.n	800175e <get_thermocouple_temperature+0x156>
	}
	else if(handle == T245){
 8001694:	4b65      	ldr	r3, [pc, #404]	; (800182c <get_thermocouple_temperature+0x224>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	2b02      	cmp	r3, #2
 800169a:	d12e      	bne.n	80016fa <get_thermocouple_temperature+0xf2>
		sensor_values.thermocouple_temperature = TC_temp*TC_temp*TC_COMPENSATION_X2_T245 + TC_temp*TC_COMPENSATION_X1_T245 + TC_COMPENSATION_X0_T245;
 800169c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80016a0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80016a4:	f7fe ffd0 	bl	8000648 <__aeabi_dmul>
 80016a8:	4602      	mov	r2, r0
 80016aa:	460b      	mov	r3, r1
 80016ac:	4610      	mov	r0, r2
 80016ae:	4619      	mov	r1, r3
 80016b0:	a34d      	add	r3, pc, #308	; (adr r3, 80017e8 <get_thermocouple_temperature+0x1e0>)
 80016b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b6:	f7fe ffc7 	bl	8000648 <__aeabi_dmul>
 80016ba:	4602      	mov	r2, r0
 80016bc:	460b      	mov	r3, r1
 80016be:	4614      	mov	r4, r2
 80016c0:	461d      	mov	r5, r3
 80016c2:	a34b      	add	r3, pc, #300	; (adr r3, 80017f0 <get_thermocouple_temperature+0x1e8>)
 80016c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80016cc:	f7fe ffbc 	bl	8000648 <__aeabi_dmul>
 80016d0:	4602      	mov	r2, r0
 80016d2:	460b      	mov	r3, r1
 80016d4:	4620      	mov	r0, r4
 80016d6:	4629      	mov	r1, r5
 80016d8:	f7fe fe00 	bl	80002dc <__adddf3>
 80016dc:	4602      	mov	r2, r0
 80016de:	460b      	mov	r3, r1
 80016e0:	4610      	mov	r0, r2
 80016e2:	4619      	mov	r1, r3
 80016e4:	a344      	add	r3, pc, #272	; (adr r3, 80017f8 <get_thermocouple_temperature+0x1f0>)
 80016e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ea:	f7fe fdf7 	bl	80002dc <__adddf3>
 80016ee:	4602      	mov	r2, r0
 80016f0:	460b      	mov	r3, r1
 80016f2:	494f      	ldr	r1, [pc, #316]	; (8001830 <get_thermocouple_temperature+0x228>)
 80016f4:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80016f8:	e031      	b.n	800175e <get_thermocouple_temperature+0x156>
	}
	else if(handle == NT115){
 80016fa:	4b4c      	ldr	r3, [pc, #304]	; (800182c <get_thermocouple_temperature+0x224>)
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d12d      	bne.n	800175e <get_thermocouple_temperature+0x156>
		sensor_values.thermocouple_temperature = TC_temp*TC_temp*TC_COMPENSATION_X2_NT115 + TC_temp*TC_COMPENSATION_X1_NT115 + TC_COMPENSATION_X0_NT115;
 8001702:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001706:	e9d7 0100 	ldrd	r0, r1, [r7]
 800170a:	f7fe ff9d 	bl	8000648 <__aeabi_dmul>
 800170e:	4602      	mov	r2, r0
 8001710:	460b      	mov	r3, r1
 8001712:	4610      	mov	r0, r2
 8001714:	4619      	mov	r1, r3
 8001716:	a33a      	add	r3, pc, #232	; (adr r3, 8001800 <get_thermocouple_temperature+0x1f8>)
 8001718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800171c:	f7fe ff94 	bl	8000648 <__aeabi_dmul>
 8001720:	4602      	mov	r2, r0
 8001722:	460b      	mov	r3, r1
 8001724:	4614      	mov	r4, r2
 8001726:	461d      	mov	r5, r3
 8001728:	a337      	add	r3, pc, #220	; (adr r3, 8001808 <get_thermocouple_temperature+0x200>)
 800172a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800172e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001732:	f7fe ff89 	bl	8000648 <__aeabi_dmul>
 8001736:	4602      	mov	r2, r0
 8001738:	460b      	mov	r3, r1
 800173a:	4620      	mov	r0, r4
 800173c:	4629      	mov	r1, r5
 800173e:	f7fe fdcd 	bl	80002dc <__adddf3>
 8001742:	4602      	mov	r2, r0
 8001744:	460b      	mov	r3, r1
 8001746:	4610      	mov	r0, r2
 8001748:	4619      	mov	r1, r3
 800174a:	a331      	add	r3, pc, #196	; (adr r3, 8001810 <get_thermocouple_temperature+0x208>)
 800174c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001750:	f7fe fdc4 	bl	80002dc <__adddf3>
 8001754:	4602      	mov	r2, r0
 8001756:	460b      	mov	r3, r1
 8001758:	4935      	ldr	r1, [pc, #212]	; (8001830 <get_thermocouple_temperature+0x228>)
 800175a:	e9c1 2302 	strd	r2, r3, [r1, #8]
	}
	sensor_values.thermocouple_temperature += flash_values.temperature_offset; // Add temperature offset value
 800175e:	4b34      	ldr	r3, [pc, #208]	; (8001830 <get_thermocouple_temperature+0x228>)
 8001760:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001764:	4b33      	ldr	r3, [pc, #204]	; (8001834 <get_thermocouple_temperature+0x22c>)
 8001766:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800176a:	f7fe fdb7 	bl	80002dc <__adddf3>
 800176e:	4602      	mov	r2, r0
 8001770:	460b      	mov	r3, r1
 8001772:	492f      	ldr	r1, [pc, #188]	; (8001830 <get_thermocouple_temperature+0x228>)
 8001774:	e9c1 2302 	strd	r2, r3, [r1, #8]
	sensor_values.thermocouple_temperature = clamp(sensor_values.thermocouple_temperature ,0 ,999); // Clamp
 8001778:	4b2d      	ldr	r3, [pc, #180]	; (8001830 <get_thermocouple_temperature+0x228>)
 800177a:	ed93 7b02 	vldr	d7, [r3, #8]
 800177e:	ed9f 2b26 	vldr	d2, [pc, #152]	; 8001818 <get_thermocouple_temperature+0x210>
 8001782:	ed9f 1b27 	vldr	d1, [pc, #156]	; 8001820 <get_thermocouple_temperature+0x218>
 8001786:	eeb0 0a47 	vmov.f32	s0, s14
 800178a:	eef0 0a67 	vmov.f32	s1, s15
 800178e:	f7ff fdd1 	bl	8001334 <clamp>
 8001792:	eeb0 7a40 	vmov.f32	s14, s0
 8001796:	eef0 7a60 	vmov.f32	s15, s1
 800179a:	4b25      	ldr	r3, [pc, #148]	; (8001830 <get_thermocouple_temperature+0x228>)
 800179c:	ed83 7b02 	vstr	d7, [r3, #8]

	sensor_values.thermocouple_temperature_display = Moving_Average_Compute(sensor_values.thermocouple_temperature, &thermocouple_temperature_display_filter_struct); /* Moving average filter */
 80017a0:	4b23      	ldr	r3, [pc, #140]	; (8001830 <get_thermocouple_temperature+0x228>)
 80017a2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80017a6:	4610      	mov	r0, r2
 80017a8:	4619      	mov	r1, r3
 80017aa:	f7ff fa25 	bl	8000bf8 <__aeabi_d2uiz>
 80017ae:	4603      	mov	r3, r0
 80017b0:	4921      	ldr	r1, [pc, #132]	; (8001838 <get_thermocouple_temperature+0x230>)
 80017b2:	4618      	mov	r0, r3
 80017b4:	f003 faaa 	bl	8004d0c <Moving_Average_Compute>
 80017b8:	eeb0 7a40 	vmov.f32	s14, s0
 80017bc:	eef0 7a60 	vmov.f32	s15, s1
 80017c0:	4b1b      	ldr	r3, [pc, #108]	; (8001830 <get_thermocouple_temperature+0x228>)
 80017c2:	ed83 7b04 	vstr	d7, [r3, #16]
}
 80017c6:	bf00      	nop
 80017c8:	3708      	adds	r7, #8
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bdb0      	pop	{r4, r5, r7, pc}
 80017ce:	bf00      	nop
 80017d0:	82211f02 	.word	0x82211f02
 80017d4:	3ed1b769 	.word	0x3ed1b769
 80017d8:	7d232337 	.word	0x7d232337
 80017dc:	3fd46490 	.word	0x3fd46490
 80017e0:	11588fd7 	.word	0x11588fd7
 80017e4:	4034f7d1 	.word	0x4034f7d1
 80017e8:	a66d5482 	.word	0xa66d5482
 80017ec:	be9fc6dc 	.word	0xbe9fc6dc
 80017f0:	56fa2c99 	.word	0x56fa2c99
 80017f4:	3fbe8eac 	.word	0x3fbe8eac
 80017f8:	aef84767 	.word	0xaef84767
 80017fc:	4037c703 	.word	0x4037c703
 8001800:	e0057d0c 	.word	0xe0057d0c
 8001804:	3f0ac0ae 	.word	0x3f0ac0ae
 8001808:	859db92b 	.word	0x859db92b
 800180c:	3fdae99a 	.word	0x3fdae99a
 8001810:	027d19fb 	.word	0x027d19fb
 8001814:	40342538 	.word	0x40342538
 8001818:	00000000 	.word	0x00000000
 800181c:	408f3800 	.word	0x408f3800
	...
 8001828:	20000614 	.word	0x20000614
 800182c:	200004b0 	.word	0x200004b0
 8001830:	20000038 	.word	0x20000038
 8001834:	200005a0 	.word	0x200005a0
 8001838:	20000940 	.word	0x20000940
 800183c:	00000000 	.word	0x00000000

08001840 <set_heater_duty>:

/* Sets the duty cycle of timer controlling the heater */
void set_heater_duty(uint16_t dutycycle){
 8001840:	b590      	push	{r4, r7, lr}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	4603      	mov	r3, r0
 8001848:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, dutycycle);
 800184a:	4b0f      	ldr	r3, [pc, #60]	; (8001888 <set_heater_duty+0x48>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	88fa      	ldrh	r2, [r7, #6]
 8001850:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, dutycycle*0.3);
 8001852:	88fb      	ldrh	r3, [r7, #6]
 8001854:	4618      	mov	r0, r3
 8001856:	f7fe fe8d 	bl	8000574 <__aeabi_i2d>
 800185a:	a309      	add	r3, pc, #36	; (adr r3, 8001880 <set_heater_duty+0x40>)
 800185c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001860:	f7fe fef2 	bl	8000648 <__aeabi_dmul>
 8001864:	4602      	mov	r2, r0
 8001866:	460b      	mov	r3, r1
 8001868:	4907      	ldr	r1, [pc, #28]	; (8001888 <set_heater_duty+0x48>)
 800186a:	680c      	ldr	r4, [r1, #0]
 800186c:	4610      	mov	r0, r2
 800186e:	4619      	mov	r1, r3
 8001870:	f7ff f9c2 	bl	8000bf8 <__aeabi_d2uiz>
 8001874:	4603      	mov	r3, r0
 8001876:	6363      	str	r3, [r4, #52]	; 0x34
}
 8001878:	bf00      	nop
 800187a:	370c      	adds	r7, #12
 800187c:	46bd      	mov	sp, r7
 800187e:	bd90      	pop	{r4, r7, pc}
 8001880:	33333333 	.word	0x33333333
 8001884:	3fd33333 	.word	0x3fd33333
 8001888:	200021e8 	.word	0x200021e8
 800188c:	00000000 	.word	0x00000000

08001890 <heater_on>:

/* Update the duty cycle of timer controlling the heater PWM */
void heater_on(){
 8001890:	b5b0      	push	{r4, r5, r7, lr}
 8001892:	af00      	add	r7, sp, #0
	duty_cycle = PID_output*(sensor_values.max_power_watt*POWER_REDUCTION_FACTOR/sensor_values.bus_voltage);
 8001894:	4b26      	ldr	r3, [pc, #152]	; (8001930 <heater_on+0xa0>)
 8001896:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001898:	4618      	mov	r0, r3
 800189a:	f7fe fe7d 	bl	8000598 <__aeabi_f2d>
 800189e:	a31e      	add	r3, pc, #120	; (adr r3, 8001918 <heater_on+0x88>)
 80018a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a4:	f7fe fed0 	bl	8000648 <__aeabi_dmul>
 80018a8:	4602      	mov	r2, r0
 80018aa:	460b      	mov	r3, r1
 80018ac:	4614      	mov	r4, r2
 80018ae:	461d      	mov	r5, r3
 80018b0:	4b1f      	ldr	r3, [pc, #124]	; (8001930 <heater_on+0xa0>)
 80018b2:	699b      	ldr	r3, [r3, #24]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7fe fe6f 	bl	8000598 <__aeabi_f2d>
 80018ba:	4602      	mov	r2, r0
 80018bc:	460b      	mov	r3, r1
 80018be:	4620      	mov	r0, r4
 80018c0:	4629      	mov	r1, r5
 80018c2:	f7fe ffeb 	bl	800089c <__aeabi_ddiv>
 80018c6:	4602      	mov	r2, r0
 80018c8:	460b      	mov	r3, r1
 80018ca:	4610      	mov	r0, r2
 80018cc:	4619      	mov	r1, r3
 80018ce:	4b19      	ldr	r3, [pc, #100]	; (8001934 <heater_on+0xa4>)
 80018d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018d4:	f7fe feb8 	bl	8000648 <__aeabi_dmul>
 80018d8:	4602      	mov	r2, r0
 80018da:	460b      	mov	r3, r1
 80018dc:	4916      	ldr	r1, [pc, #88]	; (8001938 <heater_on+0xa8>)
 80018de:	e9c1 2300 	strd	r2, r3, [r1]
	set_heater_duty(clamp(duty_cycle, 0.0, PID_MAX_OUTPUT));
 80018e2:	4b15      	ldr	r3, [pc, #84]	; (8001938 <heater_on+0xa8>)
 80018e4:	ed93 7b00 	vldr	d7, [r3]
 80018e8:	ed9f 2b0d 	vldr	d2, [pc, #52]	; 8001920 <heater_on+0x90>
 80018ec:	ed9f 1b0e 	vldr	d1, [pc, #56]	; 8001928 <heater_on+0x98>
 80018f0:	eeb0 0a47 	vmov.f32	s0, s14
 80018f4:	eef0 0a67 	vmov.f32	s1, s15
 80018f8:	f7ff fd1c 	bl	8001334 <clamp>
 80018fc:	ec53 2b10 	vmov	r2, r3, d0
 8001900:	4610      	mov	r0, r2
 8001902:	4619      	mov	r1, r3
 8001904:	f7ff f978 	bl	8000bf8 <__aeabi_d2uiz>
 8001908:	4603      	mov	r3, r0
 800190a:	b29b      	uxth	r3, r3
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff ff97 	bl	8001840 <set_heater_duty>
}
 8001912:	bf00      	nop
 8001914:	bdb0      	pop	{r4, r5, r7, pc}
 8001916:	bf00      	nop
 8001918:	916872b0 	.word	0x916872b0
 800191c:	3fbf7ced 	.word	0x3fbf7ced
 8001920:	00000000 	.word	0x00000000
 8001924:	407f4000 	.word	0x407f4000
	...
 8001930:	20000038 	.word	0x20000038
 8001934:	200005f8 	.word	0x200005f8
 8001938:	20000608 	.word	0x20000608

0800193c <heater_off>:

/* Disable the duty cycle of timer controlling the heater PWM*/
void heater_off(){
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
	set_heater_duty(0);
 8001940:	2000      	movs	r0, #0
 8001942:	f7ff ff7d 	bl	8001840 <set_heater_duty>
}
 8001946:	bf00      	nop
 8001948:	bd80      	pop	{r7, pc}
 800194a:	0000      	movs	r0, r0
 800194c:	0000      	movs	r0, r0
	...

08001950 <settings_menue>:

void settings_menue(){
 8001950:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001954:	b08d      	sub	sp, #52	; 0x34
 8001956:	af02      	add	r7, sp, #8
	/* If SW_1 is pressed during startup - Show SETTINGS and allow to release button. */
	if (HAL_GPIO_ReadPin (GPIOB, SW_1_Pin) == 1){
 8001958:	2120      	movs	r1, #32
 800195a:	48c7      	ldr	r0, [pc, #796]	; (8001c78 <settings_menue+0x328>)
 800195c:	f008 fe44 	bl	800a5e8 <HAL_GPIO_ReadPin>
 8001960:	4603      	mov	r3, r0
 8001962:	2b01      	cmp	r3, #1
 8001964:	f040 8318 	bne.w	8001f98 <settings_menue+0x648>
		if((flash_values.screen_rotation == 0) || (flash_values.screen_rotation == 2)){
 8001968:	4bc4      	ldr	r3, [pc, #784]	; (8001c7c <settings_menue+0x32c>)
 800196a:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 800196e:	f04f 0200 	mov.w	r2, #0
 8001972:	f04f 0300 	mov.w	r3, #0
 8001976:	f7ff f8cf 	bl	8000b18 <__aeabi_dcmpeq>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d10b      	bne.n	8001998 <settings_menue+0x48>
 8001980:	4bbe      	ldr	r3, [pc, #760]	; (8001c7c <settings_menue+0x32c>)
 8001982:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8001986:	f04f 0200 	mov.w	r2, #0
 800198a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800198e:	f7ff f8c3 	bl	8000b18 <__aeabi_dcmpeq>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d026      	beq.n	80019e6 <settings_menue+0x96>
			LCD_PutStr(0, 300, "Version:", FONT_arial_20X23, RGB_to_BRG(C_RED), RGB_to_BRG(C_BLACK));
 8001998:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 800199c:	f7ff fd94 	bl	80014c8 <RGB_to_BRG>
 80019a0:	4603      	mov	r3, r0
 80019a2:	461c      	mov	r4, r3
 80019a4:	2000      	movs	r0, #0
 80019a6:	f7ff fd8f 	bl	80014c8 <RGB_to_BRG>
 80019aa:	4603      	mov	r3, r0
 80019ac:	9301      	str	r3, [sp, #4]
 80019ae:	9400      	str	r4, [sp, #0]
 80019b0:	4bb3      	ldr	r3, [pc, #716]	; (8001c80 <settings_menue+0x330>)
 80019b2:	4ab4      	ldr	r2, [pc, #720]	; (8001c84 <settings_menue+0x334>)
 80019b4:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80019b8:	2000      	movs	r0, #0
 80019ba:	f004 ff5f 	bl	800687c <LCD_PutStr>
			LCD_PutStr(150, 300, version, FONT_arial_20X23, RGB_to_BRG(C_RED), RGB_to_BRG(C_BLACK));
 80019be:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 80019c2:	f7ff fd81 	bl	80014c8 <RGB_to_BRG>
 80019c6:	4603      	mov	r3, r0
 80019c8:	461c      	mov	r4, r3
 80019ca:	2000      	movs	r0, #0
 80019cc:	f7ff fd7c 	bl	80014c8 <RGB_to_BRG>
 80019d0:	4603      	mov	r3, r0
 80019d2:	9301      	str	r3, [sp, #4]
 80019d4:	9400      	str	r4, [sp, #0]
 80019d6:	4baa      	ldr	r3, [pc, #680]	; (8001c80 <settings_menue+0x330>)
 80019d8:	4aab      	ldr	r2, [pc, #684]	; (8001c88 <settings_menue+0x338>)
 80019da:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80019de:	2096      	movs	r0, #150	; 0x96
 80019e0:	f004 ff4c 	bl	800687c <LCD_PutStr>
 80019e4:	e023      	b.n	8001a2e <settings_menue+0xde>
		}
		else{
			LCD_PutStr(0, 215, "Version:", FONT_arial_20X23, RGB_to_BRG(C_RED), RGB_to_BRG(C_BLACK));
 80019e6:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 80019ea:	f7ff fd6d 	bl	80014c8 <RGB_to_BRG>
 80019ee:	4603      	mov	r3, r0
 80019f0:	461c      	mov	r4, r3
 80019f2:	2000      	movs	r0, #0
 80019f4:	f7ff fd68 	bl	80014c8 <RGB_to_BRG>
 80019f8:	4603      	mov	r3, r0
 80019fa:	9301      	str	r3, [sp, #4]
 80019fc:	9400      	str	r4, [sp, #0]
 80019fe:	4ba0      	ldr	r3, [pc, #640]	; (8001c80 <settings_menue+0x330>)
 8001a00:	4aa0      	ldr	r2, [pc, #640]	; (8001c84 <settings_menue+0x334>)
 8001a02:	21d7      	movs	r1, #215	; 0xd7
 8001a04:	2000      	movs	r0, #0
 8001a06:	f004 ff39 	bl	800687c <LCD_PutStr>
			LCD_PutStr(150, 215, version, FONT_arial_20X23, RGB_to_BRG(C_RED), RGB_to_BRG(C_BLACK));
 8001a0a:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 8001a0e:	f7ff fd5b 	bl	80014c8 <RGB_to_BRG>
 8001a12:	4603      	mov	r3, r0
 8001a14:	461c      	mov	r4, r3
 8001a16:	2000      	movs	r0, #0
 8001a18:	f7ff fd56 	bl	80014c8 <RGB_to_BRG>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	9301      	str	r3, [sp, #4]
 8001a20:	9400      	str	r4, [sp, #0]
 8001a22:	4b97      	ldr	r3, [pc, #604]	; (8001c80 <settings_menue+0x330>)
 8001a24:	4a98      	ldr	r2, [pc, #608]	; (8001c88 <settings_menue+0x338>)
 8001a26:	21d7      	movs	r1, #215	; 0xd7
 8001a28:	2096      	movs	r0, #150	; 0x96
 8001a2a:	f004 ff27 	bl	800687c <LCD_PutStr>
		}

		TIM2->CNT = 1000;
 8001a2e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a32:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a36:	625a      	str	r2, [r3, #36]	; 0x24
		uint16_t menu_cursor_position = 0;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	84fb      	strh	r3, [r7, #38]	; 0x26
		uint16_t old_menu_cursor_position = 0;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	84bb      	strh	r3, [r7, #36]	; 0x24
		uint16_t menue_start = 0;
 8001a40:	2300      	movs	r3, #0
 8001a42:	847b      	strh	r3, [r7, #34]	; 0x22
		uint16_t menue_level = 0;
 8001a44:	2300      	movs	r3, #0
 8001a46:	843b      	strh	r3, [r7, #32]
		uint16_t menu_active = 1;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	83fb      	strh	r3, [r7, #30]
		float old_value = 0;
 8001a4c:	f04f 0300 	mov.w	r3, #0
 8001a50:	61bb      	str	r3, [r7, #24]

		LCD_PutStr(60, 12, "SETTINGS", FONT_arial_20X23, RGB_to_BRG(C_YELLOW), RGB_to_BRG(C_BLACK));
 8001a52:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8001a56:	f7ff fd37 	bl	80014c8 <RGB_to_BRG>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	461c      	mov	r4, r3
 8001a5e:	2000      	movs	r0, #0
 8001a60:	f7ff fd32 	bl	80014c8 <RGB_to_BRG>
 8001a64:	4603      	mov	r3, r0
 8001a66:	9301      	str	r3, [sp, #4]
 8001a68:	9400      	str	r4, [sp, #0]
 8001a6a:	4b85      	ldr	r3, [pc, #532]	; (8001c80 <settings_menue+0x330>)
 8001a6c:	4a87      	ldr	r2, [pc, #540]	; (8001c8c <settings_menue+0x33c>)
 8001a6e:	210c      	movs	r1, #12
 8001a70:	203c      	movs	r0, #60	; 0x3c
 8001a72:	f004 ff03 	bl	800687c <LCD_PutStr>
		LCD_DrawLine(0,40,240,40,RGB_to_BRG(C_YELLOW));
 8001a76:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8001a7a:	f7ff fd25 	bl	80014c8 <RGB_to_BRG>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	9300      	str	r3, [sp, #0]
 8001a82:	2328      	movs	r3, #40	; 0x28
 8001a84:	22f0      	movs	r2, #240	; 0xf0
 8001a86:	2128      	movs	r1, #40	; 0x28
 8001a88:	2000      	movs	r0, #0
 8001a8a:	f004 feb9 	bl	8006800 <LCD_DrawLine>
		LCD_DrawLine(0,41,240,41,RGB_to_BRG(C_YELLOW));
 8001a8e:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8001a92:	f7ff fd19 	bl	80014c8 <RGB_to_BRG>
 8001a96:	4603      	mov	r3, r0
 8001a98:	9300      	str	r3, [sp, #0]
 8001a9a:	2329      	movs	r3, #41	; 0x29
 8001a9c:	22f0      	movs	r2, #240	; 0xf0
 8001a9e:	2129      	movs	r1, #41	; 0x29
 8001aa0:	2000      	movs	r0, #0
 8001aa2:	f004 fead 	bl	8006800 <LCD_DrawLine>
		LCD_DrawLine(0,42,240,42,RGB_to_BRG(C_YELLOW));
 8001aa6:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8001aaa:	f7ff fd0d 	bl	80014c8 <RGB_to_BRG>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	9300      	str	r3, [sp, #0]
 8001ab2:	232a      	movs	r3, #42	; 0x2a
 8001ab4:	22f0      	movs	r2, #240	; 0xf0
 8001ab6:	212a      	movs	r1, #42	; 0x2a
 8001ab8:	2000      	movs	r0, #0
 8001aba:	f004 fea1 	bl	8006800 <LCD_DrawLine>

		HAL_Delay(500);
 8001abe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ac2:	f004 fff5 	bl	8006ab0 <HAL_Delay>
		while(menu_active == 1){
 8001ac6:	e263      	b.n	8001f90 <settings_menue+0x640>
			if(menue_level == 0){
 8001ac8:	8c3b      	ldrh	r3, [r7, #32]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d120      	bne.n	8001b10 <settings_menue+0x1c0>
				TIM2->CNT = clamp(TIM2->CNT, 1000, 1000000);
 8001ace:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7fe fd3d 	bl	8000554 <__aeabi_ui2d>
 8001ada:	4602      	mov	r2, r0
 8001adc:	460b      	mov	r3, r1
 8001ade:	ed9f 2b60 	vldr	d2, [pc, #384]	; 8001c60 <settings_menue+0x310>
 8001ae2:	ed9f 1b61 	vldr	d1, [pc, #388]	; 8001c68 <settings_menue+0x318>
 8001ae6:	ec43 2b10 	vmov	d0, r2, r3
 8001aea:	f7ff fc23 	bl	8001334 <clamp>
 8001aee:	ec53 2b10 	vmov	r2, r3, d0
 8001af2:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8001af6:	4610      	mov	r0, r2
 8001af8:	4619      	mov	r1, r3
 8001afa:	f7ff f87d 	bl	8000bf8 <__aeabi_d2uiz>
 8001afe:	4603      	mov	r3, r0
 8001b00:	6263      	str	r3, [r4, #36]	; 0x24
				menu_cursor_position = (TIM2->CNT - 1000) / 2;
 8001b02:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b08:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8001b0c:	085b      	lsrs	r3, r3, #1
 8001b0e:	84fb      	strh	r3, [r7, #38]	; 0x26
			}
			if (menue_level == 1){
 8001b10:	8c3b      	ldrh	r3, [r7, #32]
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	f040 8091 	bne.w	8001c3a <settings_menue+0x2ea>
				((double*)&flash_values)[menu_cursor_position] = (float)old_value + (float)(TIM2->CNT - 1000.0) / 2.0 - (float)menu_cursor_position;
 8001b18:	69b8      	ldr	r0, [r7, #24]
 8001b1a:	f7fe fd3d 	bl	8000598 <__aeabi_f2d>
 8001b1e:	4604      	mov	r4, r0
 8001b20:	460d      	mov	r5, r1
 8001b22:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7fe fd13 	bl	8000554 <__aeabi_ui2d>
 8001b2e:	f04f 0200 	mov.w	r2, #0
 8001b32:	4b57      	ldr	r3, [pc, #348]	; (8001c90 <settings_menue+0x340>)
 8001b34:	f7fe fbd0 	bl	80002d8 <__aeabi_dsub>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	4610      	mov	r0, r2
 8001b3e:	4619      	mov	r1, r3
 8001b40:	f7ff f87a 	bl	8000c38 <__aeabi_d2f>
 8001b44:	4603      	mov	r3, r0
 8001b46:	4618      	mov	r0, r3
 8001b48:	f7fe fd26 	bl	8000598 <__aeabi_f2d>
 8001b4c:	f04f 0200 	mov.w	r2, #0
 8001b50:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b54:	f7fe fea2 	bl	800089c <__aeabi_ddiv>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	460b      	mov	r3, r1
 8001b5c:	4620      	mov	r0, r4
 8001b5e:	4629      	mov	r1, r5
 8001b60:	f7fe fbbc 	bl	80002dc <__adddf3>
 8001b64:	4602      	mov	r2, r0
 8001b66:	460b      	mov	r3, r1
 8001b68:	4690      	mov	r8, r2
 8001b6a:	4699      	mov	r9, r3
 8001b6c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b6e:	ee07 3a90 	vmov	s15, r3
 8001b72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b76:	ee17 0a90 	vmov	r0, s15
 8001b7a:	f7fe fd0d 	bl	8000598 <__aeabi_f2d>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	460b      	mov	r3, r1
 8001b82:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 8001b84:	00c9      	lsls	r1, r1, #3
 8001b86:	483d      	ldr	r0, [pc, #244]	; (8001c7c <settings_menue+0x32c>)
 8001b88:	180c      	adds	r4, r1, r0
 8001b8a:	4640      	mov	r0, r8
 8001b8c:	4649      	mov	r1, r9
 8001b8e:	f7fe fba3 	bl	80002d8 <__aeabi_dsub>
 8001b92:	4602      	mov	r2, r0
 8001b94:	460b      	mov	r3, r1
 8001b96:	e9c4 2300 	strd	r2, r3, [r4]
				if ((menu_cursor_position == 5) || (menu_cursor_position == 8)){
 8001b9a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b9c:	2b05      	cmp	r3, #5
 8001b9e:	d002      	beq.n	8001ba6 <settings_menue+0x256>
 8001ba0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001ba2:	2b08      	cmp	r3, #8
 8001ba4:	d12c      	bne.n	8001c00 <settings_menue+0x2b0>
					((double*)&flash_values)[menu_cursor_position] = round(fmod(abs(((double*)&flash_values)[menu_cursor_position]), 2));
 8001ba6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001ba8:	00db      	lsls	r3, r3, #3
 8001baa:	4a34      	ldr	r2, [pc, #208]	; (8001c7c <settings_menue+0x32c>)
 8001bac:	4413      	add	r3, r2
 8001bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bb2:	4610      	mov	r0, r2
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	f7fe fff7 	bl	8000ba8 <__aeabi_d2iz>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	bfb8      	it	lt
 8001bc0:	425b      	neglt	r3, r3
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f7fe fcd6 	bl	8000574 <__aeabi_i2d>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	460b      	mov	r3, r1
 8001bcc:	ed9f 1b28 	vldr	d1, [pc, #160]	; 8001c70 <settings_menue+0x320>
 8001bd0:	ec43 2b10 	vmov	d0, r2, r3
 8001bd4:	f014 f814 	bl	8015c00 <fmod>
 8001bd8:	eeb0 7a40 	vmov.f32	s14, s0
 8001bdc:	eef0 7a60 	vmov.f32	s15, s1
 8001be0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001be2:	00db      	lsls	r3, r3, #3
 8001be4:	4a25      	ldr	r2, [pc, #148]	; (8001c7c <settings_menue+0x32c>)
 8001be6:	189c      	adds	r4, r3, r2
 8001be8:	eeb0 0a47 	vmov.f32	s0, s14
 8001bec:	eef0 0a67 	vmov.f32	s1, s15
 8001bf0:	f014 f834 	bl	8015c5c <round>
 8001bf4:	eeb0 7a40 	vmov.f32	s14, s0
 8001bf8:	eef0 7a60 	vmov.f32	s15, s1
 8001bfc:	ed84 7b00 	vstr	d7, [r4]
				}
				if(menu_cursor_position != 1){
 8001c00:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001c02:	2b01      	cmp	r3, #1
 8001c04:	d019      	beq.n	8001c3a <settings_menue+0x2ea>
					((double*)&flash_values)[menu_cursor_position] = abs(((double*)&flash_values)[menu_cursor_position]);
 8001c06:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001c08:	00db      	lsls	r3, r3, #3
 8001c0a:	4a1c      	ldr	r2, [pc, #112]	; (8001c7c <settings_menue+0x32c>)
 8001c0c:	4413      	add	r3, r2
 8001c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c12:	4610      	mov	r0, r2
 8001c14:	4619      	mov	r1, r3
 8001c16:	f7fe ffc7 	bl	8000ba8 <__aeabi_d2iz>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001c20:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001c24:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001c26:	00db      	lsls	r3, r3, #3
 8001c28:	4914      	ldr	r1, [pc, #80]	; (8001c7c <settings_menue+0x32c>)
 8001c2a:	185c      	adds	r4, r3, r1
 8001c2c:	4610      	mov	r0, r2
 8001c2e:	f7fe fca1 	bl	8000574 <__aeabi_i2d>
 8001c32:	4602      	mov	r2, r0
 8001c34:	460b      	mov	r3, r1
 8001c36:	e9c4 2300 	strd	r2, r3, [r4]
				}
			}

			if(menu_cursor_position > menu_length-1){
 8001c3a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001c3c:	2b0d      	cmp	r3, #13
 8001c3e:	d906      	bls.n	8001c4e <settings_menue+0x2fe>
							menu_cursor_position = menu_length-1;
 8001c40:	230d      	movs	r3, #13
 8001c42:	84fb      	strh	r3, [r7, #38]	; 0x26
							TIM2->CNT = 1000 + (menu_length-1)*2;
 8001c44:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001c48:	f240 4202 	movw	r2, #1026	; 0x402
 8001c4c:	625a      	str	r2, [r3, #36]	; 0x24
			}

			if(menu_cursor_position >= 6){
 8001c4e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001c50:	2b05      	cmp	r3, #5
 8001c52:	d91f      	bls.n	8001c94 <settings_menue+0x344>
				menue_start = menu_cursor_position-6;
 8001c54:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001c56:	3b06      	subs	r3, #6
 8001c58:	847b      	strh	r3, [r7, #34]	; 0x22
 8001c5a:	e01d      	b.n	8001c98 <settings_menue+0x348>
 8001c5c:	f3af 8000 	nop.w
 8001c60:	00000000 	.word	0x00000000
 8001c64:	412e8480 	.word	0x412e8480
 8001c68:	00000000 	.word	0x00000000
 8001c6c:	408f4000 	.word	0x408f4000
 8001c70:	00000000 	.word	0x00000000
 8001c74:	40000000 	.word	0x40000000
 8001c78:	48000400 	.word	0x48000400
 8001c7c:	200005a0 	.word	0x200005a0
 8001c80:	08017120 	.word	0x08017120
 8001c84:	08015f20 	.word	0x08015f20
 8001c88:	08015f2c 	.word	0x08015f2c
 8001c8c:	08015f34 	.word	0x08015f34
 8001c90:	408f4000 	.word	0x408f4000
			}
			else{
				menue_start = 0;
 8001c94:	2300      	movs	r3, #0
 8001c96:	847b      	strh	r3, [r7, #34]	; 0x22
			}

			if((HAL_GPIO_ReadPin (GPIOB, SW_1_Pin) == 1) && (menu_cursor_position < menu_length-3)){
 8001c98:	2120      	movs	r1, #32
 8001c9a:	488f      	ldr	r0, [pc, #572]	; (8001ed8 <settings_menue+0x588>)
 8001c9c:	f008 fca4 	bl	800a5e8 <HAL_GPIO_ReadPin>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	d127      	bne.n	8001cf6 <settings_menue+0x3a6>
 8001ca6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001ca8:	2b0a      	cmp	r3, #10
 8001caa:	d824      	bhi.n	8001cf6 <settings_menue+0x3a6>
				if(menue_level == 0){
 8001cac:	8c3b      	ldrh	r3, [r7, #32]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d10d      	bne.n	8001cce <settings_menue+0x37e>
					old_value = ((double*)&flash_values)[menu_cursor_position];
 8001cb2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001cb4:	00db      	lsls	r3, r3, #3
 8001cb6:	4a89      	ldr	r2, [pc, #548]	; (8001edc <settings_menue+0x58c>)
 8001cb8:	4413      	add	r3, r2
 8001cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cbe:	4610      	mov	r0, r2
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	f7fe ffb9 	bl	8000c38 <__aeabi_d2f>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	61bb      	str	r3, [r7, #24]
					old_menu_cursor_position = menu_cursor_position;
 8001cca:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001ccc:	84bb      	strh	r3, [r7, #36]	; 0x24
				}
				if(menue_level == 1){
 8001cce:	8c3b      	ldrh	r3, [r7, #32]
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d106      	bne.n	8001ce2 <settings_menue+0x392>
					TIM2->CNT = old_menu_cursor_position*2 + 1000;
 8001cd4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001cd6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001cda:	005a      	lsls	r2, r3, #1
 8001cdc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ce0:	625a      	str	r2, [r3, #36]	; 0x24
				}

				menue_level = abs(menue_level-1);
 8001ce2:	8c3b      	ldrh	r3, [r7, #32]
 8001ce4:	3b01      	subs	r3, #1
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	bfb8      	it	lt
 8001cea:	425b      	neglt	r3, r3
 8001cec:	843b      	strh	r3, [r7, #32]
				HAL_Delay(200);
 8001cee:	20c8      	movs	r0, #200	; 0xc8
 8001cf0:	f004 fede 	bl	8006ab0 <HAL_Delay>
 8001cf4:	e02e      	b.n	8001d54 <settings_menue+0x404>
			}
			else if((HAL_GPIO_ReadPin (GPIOB, SW_1_Pin) == 1) && (menu_cursor_position == menu_length-1)){
 8001cf6:	2120      	movs	r1, #32
 8001cf8:	4877      	ldr	r0, [pc, #476]	; (8001ed8 <settings_menue+0x588>)
 8001cfa:	f008 fc75 	bl	800a5e8 <HAL_GPIO_ReadPin>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b01      	cmp	r3, #1
 8001d02:	d105      	bne.n	8001d10 <settings_menue+0x3c0>
 8001d04:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d06:	2b0d      	cmp	r3, #13
 8001d08:	d102      	bne.n	8001d10 <settings_menue+0x3c0>
				menu_active = 0;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	83fb      	strh	r3, [r7, #30]
 8001d0e:	e021      	b.n	8001d54 <settings_menue+0x404>
			}
			else if((HAL_GPIO_ReadPin (GPIOB, SW_1_Pin) == 1) && (menu_cursor_position == menu_length-2)){
 8001d10:	2120      	movs	r1, #32
 8001d12:	4871      	ldr	r0, [pc, #452]	; (8001ed8 <settings_menue+0x588>)
 8001d14:	f008 fc68 	bl	800a5e8 <HAL_GPIO_ReadPin>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d108      	bne.n	8001d30 <settings_menue+0x3e0>
 8001d1e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d20:	2b0c      	cmp	r3, #12
 8001d22:	d105      	bne.n	8001d30 <settings_menue+0x3e0>
				menu_active = 0;
 8001d24:	2300      	movs	r3, #0
 8001d26:	83fb      	strh	r3, [r7, #30]
				FlashWrite(&flash_values);
 8001d28:	486c      	ldr	r0, [pc, #432]	; (8001edc <settings_menue+0x58c>)
 8001d2a:	f7ff fa3b 	bl	80011a4 <FlashWrite>
 8001d2e:	e011      	b.n	8001d54 <settings_menue+0x404>
			}
			else if((HAL_GPIO_ReadPin (GPIOB, SW_1_Pin) == 1) && (menu_cursor_position == menu_length-3)){
 8001d30:	2120      	movs	r1, #32
 8001d32:	4869      	ldr	r0, [pc, #420]	; (8001ed8 <settings_menue+0x588>)
 8001d34:	f008 fc58 	bl	800a5e8 <HAL_GPIO_ReadPin>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	d10a      	bne.n	8001d54 <settings_menue+0x404>
 8001d3e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d40:	2b0b      	cmp	r3, #11
 8001d42:	d107      	bne.n	8001d54 <settings_menue+0x404>
				flash_values = default_flash_values;
 8001d44:	4a65      	ldr	r2, [pc, #404]	; (8001edc <settings_menue+0x58c>)
 8001d46:	4b66      	ldr	r3, [pc, #408]	; (8001ee0 <settings_menue+0x590>)
 8001d48:	4610      	mov	r0, r2
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	2358      	movs	r3, #88	; 0x58
 8001d4e:	461a      	mov	r2, r3
 8001d50:	f010 fb9d 	bl	801248e <memcpy>
			}

			for(int i = menue_start;i<=menue_start+6;i++){
 8001d54:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001d56:	617b      	str	r3, [r7, #20]
 8001d58:	e114      	b.n	8001f84 <settings_menue+0x634>

				if((i == menu_cursor_position) && (menue_level == 0)){
 8001d5a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d5c:	697a      	ldr	r2, [r7, #20]
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d12a      	bne.n	8001db8 <settings_menue+0x468>
 8001d62:	8c3b      	ldrh	r3, [r7, #32]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d127      	bne.n	8001db8 <settings_menue+0x468>
					LCD_PutStr(5, 45+(i-menue_start)*25, menu_names[i], FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_WHITE));
 8001d68:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001d6a:	697a      	ldr	r2, [r7, #20]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	b29b      	uxth	r3, r3
 8001d70:	461a      	mov	r2, r3
 8001d72:	0092      	lsls	r2, r2, #2
 8001d74:	4413      	add	r3, r2
 8001d76:	461a      	mov	r2, r3
 8001d78:	0091      	lsls	r1, r2, #2
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	4413      	add	r3, r2
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	332d      	adds	r3, #45	; 0x2d
 8001d84:	b29c      	uxth	r4, r3
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	2216      	movs	r2, #22
 8001d8a:	fb02 f303 	mul.w	r3, r2, r3
 8001d8e:	4a55      	ldr	r2, [pc, #340]	; (8001ee4 <settings_menue+0x594>)
 8001d90:	189d      	adds	r5, r3, r2
 8001d92:	2000      	movs	r0, #0
 8001d94:	f7ff fb98 	bl	80014c8 <RGB_to_BRG>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	461e      	mov	r6, r3
 8001d9c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001da0:	f7ff fb92 	bl	80014c8 <RGB_to_BRG>
 8001da4:	4603      	mov	r3, r0
 8001da6:	9301      	str	r3, [sp, #4]
 8001da8:	9600      	str	r6, [sp, #0]
 8001daa:	4b4f      	ldr	r3, [pc, #316]	; (8001ee8 <settings_menue+0x598>)
 8001dac:	462a      	mov	r2, r5
 8001dae:	4621      	mov	r1, r4
 8001db0:	2005      	movs	r0, #5
 8001db2:	f004 fd63 	bl	800687c <LCD_PutStr>
 8001db6:	e026      	b.n	8001e06 <settings_menue+0x4b6>
				}
				else{
					LCD_PutStr(5, 45+(i-menue_start)*25, menu_names[i], FONT_arial_20X23, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8001db8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001dba:	697a      	ldr	r2, [r7, #20]
 8001dbc:	1ad3      	subs	r3, r2, r3
 8001dbe:	b29b      	uxth	r3, r3
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	0092      	lsls	r2, r2, #2
 8001dc4:	4413      	add	r3, r2
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	0091      	lsls	r1, r2, #2
 8001dca:	461a      	mov	r2, r3
 8001dcc:	460b      	mov	r3, r1
 8001dce:	4413      	add	r3, r2
 8001dd0:	b29b      	uxth	r3, r3
 8001dd2:	332d      	adds	r3, #45	; 0x2d
 8001dd4:	b29c      	uxth	r4, r3
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	2216      	movs	r2, #22
 8001dda:	fb02 f303 	mul.w	r3, r2, r3
 8001dde:	4a41      	ldr	r2, [pc, #260]	; (8001ee4 <settings_menue+0x594>)
 8001de0:	189d      	adds	r5, r3, r2
 8001de2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001de6:	f7ff fb6f 	bl	80014c8 <RGB_to_BRG>
 8001dea:	4603      	mov	r3, r0
 8001dec:	461e      	mov	r6, r3
 8001dee:	2000      	movs	r0, #0
 8001df0:	f7ff fb6a 	bl	80014c8 <RGB_to_BRG>
 8001df4:	4603      	mov	r3, r0
 8001df6:	9301      	str	r3, [sp, #4]
 8001df8:	9600      	str	r6, [sp, #0]
 8001dfa:	4b3b      	ldr	r3, [pc, #236]	; (8001ee8 <settings_menue+0x598>)
 8001dfc:	462a      	mov	r2, r5
 8001dfe:	4621      	mov	r1, r4
 8001e00:	2005      	movs	r0, #5
 8001e02:	f004 fd3b 	bl	800687c <LCD_PutStr>
				}

				char str[20];
				memset(&str, '\0', sizeof(str));
 8001e06:	463b      	mov	r3, r7
 8001e08:	2214      	movs	r2, #20
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f010 fabe 	bl	801238e <memset>
				sprintf(str, "%.0f", (((double*)&flash_values)[i]));
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	00db      	lsls	r3, r3, #3
 8001e16:	4a31      	ldr	r2, [pc, #196]	; (8001edc <settings_menue+0x58c>)
 8001e18:	4413      	add	r3, r2
 8001e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e1e:	4638      	mov	r0, r7
 8001e20:	4932      	ldr	r1, [pc, #200]	; (8001eec <settings_menue+0x59c>)
 8001e22:	f010 fa51 	bl	80122c8 <siprintf>

				if((((double*)&flash_values)[i]) < 9.5){
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	00db      	lsls	r3, r3, #3
 8001e2a:	4a2c      	ldr	r2, [pc, #176]	; (8001edc <settings_menue+0x58c>)
 8001e2c:	4413      	add	r3, r2
 8001e2e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e32:	f04f 0200 	mov.w	r2, #0
 8001e36:	4b2e      	ldr	r3, [pc, #184]	; (8001ef0 <settings_menue+0x5a0>)
 8001e38:	f7fe fe78 	bl	8000b2c <__aeabi_dcmplt>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d008      	beq.n	8001e54 <settings_menue+0x504>
					str[1] = 32;
 8001e42:	2320      	movs	r3, #32
 8001e44:	707b      	strb	r3, [r7, #1]
					str[2] = 32;
 8001e46:	2320      	movs	r3, #32
 8001e48:	70bb      	strb	r3, [r7, #2]
					str[3] = 32;
 8001e4a:	2320      	movs	r3, #32
 8001e4c:	70fb      	strb	r3, [r7, #3]
					str[4] = 32;
 8001e4e:	2320      	movs	r3, #32
 8001e50:	713b      	strb	r3, [r7, #4]
 8001e52:	e011      	b.n	8001e78 <settings_menue+0x528>
				}
				else if((((double*)&flash_values)[i]) < 99.5){
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	00db      	lsls	r3, r3, #3
 8001e58:	4a20      	ldr	r2, [pc, #128]	; (8001edc <settings_menue+0x58c>)
 8001e5a:	4413      	add	r3, r2
 8001e5c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e60:	a31b      	add	r3, pc, #108	; (adr r3, 8001ed0 <settings_menue+0x580>)
 8001e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e66:	f7fe fe61 	bl	8000b2c <__aeabi_dcmplt>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d003      	beq.n	8001e78 <settings_menue+0x528>
					str[2] = 32;
 8001e70:	2320      	movs	r3, #32
 8001e72:	70bb      	strb	r3, [r7, #2]
					str[3] = 32;
 8001e74:	2320      	movs	r3, #32
 8001e76:	70fb      	strb	r3, [r7, #3]
				}
				if(i < menu_length-3){
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	2b0a      	cmp	r3, #10
 8001e7c:	dc5b      	bgt.n	8001f36 <settings_menue+0x5e6>
					if((i == menu_cursor_position) && (menue_level == 1)){
 8001e7e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001e80:	697a      	ldr	r2, [r7, #20]
 8001e82:	429a      	cmp	r2, r3
 8001e84:	d136      	bne.n	8001ef4 <settings_menue+0x5a4>
 8001e86:	8c3b      	ldrh	r3, [r7, #32]
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d133      	bne.n	8001ef4 <settings_menue+0x5a4>
						LCD_PutStr(200, 45+(i-menue_start)*25, str, FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_WHITE));
 8001e8c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001e8e:	697a      	ldr	r2, [r7, #20]
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	461a      	mov	r2, r3
 8001e96:	0092      	lsls	r2, r2, #2
 8001e98:	4413      	add	r3, r2
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	0091      	lsls	r1, r2, #2
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	4413      	add	r3, r2
 8001ea4:	b29b      	uxth	r3, r3
 8001ea6:	332d      	adds	r3, #45	; 0x2d
 8001ea8:	b29c      	uxth	r4, r3
 8001eaa:	2000      	movs	r0, #0
 8001eac:	f7ff fb0c 	bl	80014c8 <RGB_to_BRG>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	461d      	mov	r5, r3
 8001eb4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001eb8:	f7ff fb06 	bl	80014c8 <RGB_to_BRG>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	463a      	mov	r2, r7
 8001ec0:	9301      	str	r3, [sp, #4]
 8001ec2:	9500      	str	r5, [sp, #0]
 8001ec4:	4b08      	ldr	r3, [pc, #32]	; (8001ee8 <settings_menue+0x598>)
 8001ec6:	4621      	mov	r1, r4
 8001ec8:	20c8      	movs	r0, #200	; 0xc8
 8001eca:	f004 fcd7 	bl	800687c <LCD_PutStr>
 8001ece:	e032      	b.n	8001f36 <settings_menue+0x5e6>
 8001ed0:	00000000 	.word	0x00000000
 8001ed4:	4058e000 	.word	0x4058e000
 8001ed8:	48000400 	.word	0x48000400
 8001edc:	200005a0 	.word	0x200005a0
 8001ee0:	20000090 	.word	0x20000090
 8001ee4:	200000e8 	.word	0x200000e8
 8001ee8:	08017120 	.word	0x08017120
 8001eec:	08015f40 	.word	0x08015f40
 8001ef0:	40230000 	.word	0x40230000
					}
					else{
						LCD_PutStr(200, 45+(i-menue_start)*25, str, FONT_arial_20X23, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8001ef4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001ef6:	697a      	ldr	r2, [r7, #20]
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	461a      	mov	r2, r3
 8001efe:	0092      	lsls	r2, r2, #2
 8001f00:	4413      	add	r3, r2
 8001f02:	461a      	mov	r2, r3
 8001f04:	0091      	lsls	r1, r2, #2
 8001f06:	461a      	mov	r2, r3
 8001f08:	460b      	mov	r3, r1
 8001f0a:	4413      	add	r3, r2
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	332d      	adds	r3, #45	; 0x2d
 8001f10:	b29c      	uxth	r4, r3
 8001f12:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001f16:	f7ff fad7 	bl	80014c8 <RGB_to_BRG>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	461d      	mov	r5, r3
 8001f1e:	2000      	movs	r0, #0
 8001f20:	f7ff fad2 	bl	80014c8 <RGB_to_BRG>
 8001f24:	4603      	mov	r3, r0
 8001f26:	463a      	mov	r2, r7
 8001f28:	9301      	str	r3, [sp, #4]
 8001f2a:	9500      	str	r5, [sp, #0]
 8001f2c:	4b1d      	ldr	r3, [pc, #116]	; (8001fa4 <settings_menue+0x654>)
 8001f2e:	4621      	mov	r1, r4
 8001f30:	20c8      	movs	r0, #200	; 0xc8
 8001f32:	f004 fca3 	bl	800687c <LCD_PutStr>
					}
				}
				if(i >= menu_length-3){
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	2b0a      	cmp	r3, #10
 8001f3a:	dd20      	ble.n	8001f7e <settings_menue+0x62e>
					LCD_PutStr(200, 45+(i-menue_start)*25, "      ", FONT_arial_20X23, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8001f3c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001f3e:	697a      	ldr	r2, [r7, #20]
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	b29b      	uxth	r3, r3
 8001f44:	461a      	mov	r2, r3
 8001f46:	0092      	lsls	r2, r2, #2
 8001f48:	4413      	add	r3, r2
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	0091      	lsls	r1, r2, #2
 8001f4e:	461a      	mov	r2, r3
 8001f50:	460b      	mov	r3, r1
 8001f52:	4413      	add	r3, r2
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	332d      	adds	r3, #45	; 0x2d
 8001f58:	b29c      	uxth	r4, r3
 8001f5a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001f5e:	f7ff fab3 	bl	80014c8 <RGB_to_BRG>
 8001f62:	4603      	mov	r3, r0
 8001f64:	461d      	mov	r5, r3
 8001f66:	2000      	movs	r0, #0
 8001f68:	f7ff faae 	bl	80014c8 <RGB_to_BRG>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	9301      	str	r3, [sp, #4]
 8001f70:	9500      	str	r5, [sp, #0]
 8001f72:	4b0c      	ldr	r3, [pc, #48]	; (8001fa4 <settings_menue+0x654>)
 8001f74:	4a0c      	ldr	r2, [pc, #48]	; (8001fa8 <settings_menue+0x658>)
 8001f76:	4621      	mov	r1, r4
 8001f78:	20c8      	movs	r0, #200	; 0xc8
 8001f7a:	f004 fc7f 	bl	800687c <LCD_PutStr>
			for(int i = menue_start;i<=menue_start+6;i++){
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	3301      	adds	r3, #1
 8001f82:	617b      	str	r3, [r7, #20]
 8001f84:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001f86:	3306      	adds	r3, #6
 8001f88:	697a      	ldr	r2, [r7, #20]
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	f77f aee5 	ble.w	8001d5a <settings_menue+0x40a>
		while(menu_active == 1){
 8001f90:	8bfb      	ldrh	r3, [r7, #30]
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	f43f ad98 	beq.w	8001ac8 <settings_menue+0x178>
				}

			}
		}
	}
}
 8001f98:	bf00      	nop
 8001f9a:	372c      	adds	r7, #44	; 0x2c
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001fa2:	bf00      	nop
 8001fa4:	08017120 	.word	0x08017120
 8001fa8:	08015f48 	.word	0x08015f48
 8001fac:	00000000 	.word	0x00000000

08001fb0 <update_display>:

void update_display(){
 8001fb0:	b590      	push	{r4, r7, lr}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af02      	add	r7, sp, #8
	if((flash_values.screen_rotation == 0) || (flash_values.screen_rotation == 2)){
 8001fb6:	4b86      	ldr	r3, [pc, #536]	; (80021d0 <update_display+0x220>)
 8001fb8:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8001fbc:	f04f 0200 	mov.w	r2, #0
 8001fc0:	f04f 0300 	mov.w	r3, #0
 8001fc4:	f7fe fda8 	bl	8000b18 <__aeabi_dcmpeq>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d10c      	bne.n	8001fe8 <update_display+0x38>
 8001fce:	4b80      	ldr	r3, [pc, #512]	; (80021d0 <update_display+0x220>)
 8001fd0:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8001fd4:	f04f 0200 	mov.w	r2, #0
 8001fd8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001fdc:	f7fe fd9c 	bl	8000b18 <__aeabi_dcmpeq>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	f000 82f0 	beq.w	80025c8 <update_display+0x618>
		memset(&buffer, '\0', sizeof(buffer));
 8001fe8:	2228      	movs	r2, #40	; 0x28
 8001fea:	2100      	movs	r1, #0
 8001fec:	4879      	ldr	r0, [pc, #484]	; (80021d4 <update_display+0x224>)
 8001fee:	f010 f9ce 	bl	801238e <memset>
		sprintf(buffer, "%.f", sensor_values.set_temperature);
 8001ff2:	4b79      	ldr	r3, [pc, #484]	; (80021d8 <update_display+0x228>)
 8001ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff8:	4978      	ldr	r1, [pc, #480]	; (80021dc <update_display+0x22c>)
 8001ffa:	4876      	ldr	r0, [pc, #472]	; (80021d4 <update_display+0x224>)
 8001ffc:	f010 f964 	bl	80122c8 <siprintf>
		if(sensor_values.set_temperature < 99.5){
 8002000:	4b75      	ldr	r3, [pc, #468]	; (80021d8 <update_display+0x228>)
 8002002:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002006:	a370      	add	r3, pc, #448	; (adr r3, 80021c8 <update_display+0x218>)
 8002008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800200c:	f7fe fd8e 	bl	8000b2c <__aeabi_dcmplt>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d005      	beq.n	8002022 <update_display+0x72>
			buffer[2] = 32;
 8002016:	4b6f      	ldr	r3, [pc, #444]	; (80021d4 <update_display+0x224>)
 8002018:	2220      	movs	r2, #32
 800201a:	709a      	strb	r2, [r3, #2]
			buffer[3] = 32;
 800201c:	4b6d      	ldr	r3, [pc, #436]	; (80021d4 <update_display+0x224>)
 800201e:	2220      	movs	r2, #32
 8002020:	70da      	strb	r2, [r3, #3]
		}
		LCD_PutStr(14, 75, buffer, FONT_arial_36X44_NUMBERS, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002022:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002026:	f7ff fa4f 	bl	80014c8 <RGB_to_BRG>
 800202a:	4603      	mov	r3, r0
 800202c:	461c      	mov	r4, r3
 800202e:	2000      	movs	r0, #0
 8002030:	f7ff fa4a 	bl	80014c8 <RGB_to_BRG>
 8002034:	4603      	mov	r3, r0
 8002036:	9301      	str	r3, [sp, #4]
 8002038:	9400      	str	r4, [sp, #0]
 800203a:	4b69      	ldr	r3, [pc, #420]	; (80021e0 <update_display+0x230>)
 800203c:	4a65      	ldr	r2, [pc, #404]	; (80021d4 <update_display+0x224>)
 800203e:	214b      	movs	r1, #75	; 0x4b
 8002040:	200e      	movs	r0, #14
 8002042:	f004 fc1b 	bl	800687c <LCD_PutStr>

		if(sensor_values.heater_current < 1){ //NT115 at 9V draws 2.3
 8002046:	4b64      	ldr	r3, [pc, #400]	; (80021d8 <update_display+0x228>)
 8002048:	edd3 7a07 	vldr	s15, [r3, #28]
 800204c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002050:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002058:	d512      	bpl.n	8002080 <update_display+0xd0>
			LCD_PutStr(10, 165, " ---  ", FONT_arial_36X44_NUMBERS, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 800205a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800205e:	f7ff fa33 	bl	80014c8 <RGB_to_BRG>
 8002062:	4603      	mov	r3, r0
 8002064:	461c      	mov	r4, r3
 8002066:	2000      	movs	r0, #0
 8002068:	f7ff fa2e 	bl	80014c8 <RGB_to_BRG>
 800206c:	4603      	mov	r3, r0
 800206e:	9301      	str	r3, [sp, #4]
 8002070:	9400      	str	r4, [sp, #0]
 8002072:	4b5b      	ldr	r3, [pc, #364]	; (80021e0 <update_display+0x230>)
 8002074:	4a5b      	ldr	r2, [pc, #364]	; (80021e4 <update_display+0x234>)
 8002076:	21a5      	movs	r1, #165	; 0xa5
 8002078:	200a      	movs	r0, #10
 800207a:	f004 fbff 	bl	800687c <LCD_PutStr>
 800207e:	e02e      	b.n	80020de <update_display+0x12e>
		}
		else{
			memset(&buffer, '\0', sizeof(buffer));
 8002080:	2228      	movs	r2, #40	; 0x28
 8002082:	2100      	movs	r1, #0
 8002084:	4853      	ldr	r0, [pc, #332]	; (80021d4 <update_display+0x224>)
 8002086:	f010 f982 	bl	801238e <memset>
			sprintf(buffer, "%.f", sensor_values.thermocouple_temperature_display);
 800208a:	4b53      	ldr	r3, [pc, #332]	; (80021d8 <update_display+0x228>)
 800208c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002090:	4952      	ldr	r1, [pc, #328]	; (80021dc <update_display+0x22c>)
 8002092:	4850      	ldr	r0, [pc, #320]	; (80021d4 <update_display+0x224>)
 8002094:	f010 f918 	bl	80122c8 <siprintf>
			if(sensor_values.thermocouple_temperature_display < 99.5){
 8002098:	4b4f      	ldr	r3, [pc, #316]	; (80021d8 <update_display+0x228>)
 800209a:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800209e:	a34a      	add	r3, pc, #296	; (adr r3, 80021c8 <update_display+0x218>)
 80020a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a4:	f7fe fd42 	bl	8000b2c <__aeabi_dcmplt>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d005      	beq.n	80020ba <update_display+0x10a>
				buffer[2] = 32;
 80020ae:	4b49      	ldr	r3, [pc, #292]	; (80021d4 <update_display+0x224>)
 80020b0:	2220      	movs	r2, #32
 80020b2:	709a      	strb	r2, [r3, #2]
				buffer[3] = 32;
 80020b4:	4b47      	ldr	r3, [pc, #284]	; (80021d4 <update_display+0x224>)
 80020b6:	2220      	movs	r2, #32
 80020b8:	70da      	strb	r2, [r3, #3]
			}
			LCD_PutStr(14, 165, buffer, FONT_arial_36X44_NUMBERS, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 80020ba:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80020be:	f7ff fa03 	bl	80014c8 <RGB_to_BRG>
 80020c2:	4603      	mov	r3, r0
 80020c4:	461c      	mov	r4, r3
 80020c6:	2000      	movs	r0, #0
 80020c8:	f7ff f9fe 	bl	80014c8 <RGB_to_BRG>
 80020cc:	4603      	mov	r3, r0
 80020ce:	9301      	str	r3, [sp, #4]
 80020d0:	9400      	str	r4, [sp, #0]
 80020d2:	4b43      	ldr	r3, [pc, #268]	; (80021e0 <update_display+0x230>)
 80020d4:	4a3f      	ldr	r2, [pc, #252]	; (80021d4 <update_display+0x224>)
 80020d6:	21a5      	movs	r1, #165	; 0xa5
 80020d8:	200e      	movs	r0, #14
 80020da:	f004 fbcf 	bl	800687c <LCD_PutStr>
		}

		memset(&buffer, '\0', sizeof(buffer));
 80020de:	2228      	movs	r2, #40	; 0x28
 80020e0:	2100      	movs	r1, #0
 80020e2:	483c      	ldr	r0, [pc, #240]	; (80021d4 <update_display+0x224>)
 80020e4:	f010 f953 	bl	801238e <memset>
		sprintf(buffer, "%.1f", sensor_values.bus_voltage);
 80020e8:	4b3b      	ldr	r3, [pc, #236]	; (80021d8 <update_display+0x228>)
 80020ea:	699b      	ldr	r3, [r3, #24]
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7fe fa53 	bl	8000598 <__aeabi_f2d>
 80020f2:	4602      	mov	r2, r0
 80020f4:	460b      	mov	r3, r1
 80020f6:	493c      	ldr	r1, [pc, #240]	; (80021e8 <update_display+0x238>)
 80020f8:	4836      	ldr	r0, [pc, #216]	; (80021d4 <update_display+0x224>)
 80020fa:	f010 f8e5 	bl	80122c8 <siprintf>
		LCD_PutStr(100, 255, buffer, FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 80020fe:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002102:	f7ff f9e1 	bl	80014c8 <RGB_to_BRG>
 8002106:	4603      	mov	r3, r0
 8002108:	461c      	mov	r4, r3
 800210a:	2000      	movs	r0, #0
 800210c:	f7ff f9dc 	bl	80014c8 <RGB_to_BRG>
 8002110:	4603      	mov	r3, r0
 8002112:	9301      	str	r3, [sp, #4]
 8002114:	9400      	str	r4, [sp, #0]
 8002116:	4b35      	ldr	r3, [pc, #212]	; (80021ec <update_display+0x23c>)
 8002118:	4a2e      	ldr	r2, [pc, #184]	; (80021d4 <update_display+0x224>)
 800211a:	21ff      	movs	r1, #255	; 0xff
 800211c:	2064      	movs	r0, #100	; 0x64
 800211e:	f004 fbad 	bl	800687c <LCD_PutStr>

		memset(&buffer, '\0', sizeof(buffer));
 8002122:	2228      	movs	r2, #40	; 0x28
 8002124:	2100      	movs	r1, #0
 8002126:	482b      	ldr	r0, [pc, #172]	; (80021d4 <update_display+0x224>)
 8002128:	f010 f931 	bl	801238e <memset>
		sprintf(buffer, "%.1f", sensor_values.mcu_temperature);
 800212c:	4b2a      	ldr	r3, [pc, #168]	; (80021d8 <update_display+0x228>)
 800212e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002130:	4618      	mov	r0, r3
 8002132:	f7fe fa31 	bl	8000598 <__aeabi_f2d>
 8002136:	4602      	mov	r2, r0
 8002138:	460b      	mov	r3, r1
 800213a:	492b      	ldr	r1, [pc, #172]	; (80021e8 <update_display+0x238>)
 800213c:	4825      	ldr	r0, [pc, #148]	; (80021d4 <update_display+0x224>)
 800213e:	f010 f8c3 	bl	80122c8 <siprintf>
		LCD_PutStr(100, 275, buffer, FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002142:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002146:	f7ff f9bf 	bl	80014c8 <RGB_to_BRG>
 800214a:	4603      	mov	r3, r0
 800214c:	461c      	mov	r4, r3
 800214e:	2000      	movs	r0, #0
 8002150:	f7ff f9ba 	bl	80014c8 <RGB_to_BRG>
 8002154:	4603      	mov	r3, r0
 8002156:	9301      	str	r3, [sp, #4]
 8002158:	9400      	str	r4, [sp, #0]
 800215a:	4b24      	ldr	r3, [pc, #144]	; (80021ec <update_display+0x23c>)
 800215c:	4a1d      	ldr	r2, [pc, #116]	; (80021d4 <update_display+0x224>)
 800215e:	f240 1113 	movw	r1, #275	; 0x113
 8002162:	2064      	movs	r0, #100	; 0x64
 8002164:	f004 fb8a 	bl	800687c <LCD_PutStr>

		if(handle == T210){
 8002168:	4b21      	ldr	r3, [pc, #132]	; (80021f0 <update_display+0x240>)
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	2b01      	cmp	r3, #1
 800216e:	d112      	bne.n	8002196 <update_display+0x1e6>
			LCD_PutStr(100, 235, "T210   ", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002170:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002174:	f7ff f9a8 	bl	80014c8 <RGB_to_BRG>
 8002178:	4603      	mov	r3, r0
 800217a:	461c      	mov	r4, r3
 800217c:	2000      	movs	r0, #0
 800217e:	f7ff f9a3 	bl	80014c8 <RGB_to_BRG>
 8002182:	4603      	mov	r3, r0
 8002184:	9301      	str	r3, [sp, #4]
 8002186:	9400      	str	r4, [sp, #0]
 8002188:	4b18      	ldr	r3, [pc, #96]	; (80021ec <update_display+0x23c>)
 800218a:	4a1a      	ldr	r2, [pc, #104]	; (80021f4 <update_display+0x244>)
 800218c:	21eb      	movs	r1, #235	; 0xeb
 800218e:	2064      	movs	r0, #100	; 0x64
 8002190:	f004 fb74 	bl	800687c <LCD_PutStr>
 8002194:	e048      	b.n	8002228 <update_display+0x278>
		}
		else if(handle == T245){
 8002196:	4b16      	ldr	r3, [pc, #88]	; (80021f0 <update_display+0x240>)
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	2b02      	cmp	r3, #2
 800219c:	d12e      	bne.n	80021fc <update_display+0x24c>
			LCD_PutStr(100, 235, "T245   ", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 800219e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80021a2:	f7ff f991 	bl	80014c8 <RGB_to_BRG>
 80021a6:	4603      	mov	r3, r0
 80021a8:	461c      	mov	r4, r3
 80021aa:	2000      	movs	r0, #0
 80021ac:	f7ff f98c 	bl	80014c8 <RGB_to_BRG>
 80021b0:	4603      	mov	r3, r0
 80021b2:	9301      	str	r3, [sp, #4]
 80021b4:	9400      	str	r4, [sp, #0]
 80021b6:	4b0d      	ldr	r3, [pc, #52]	; (80021ec <update_display+0x23c>)
 80021b8:	4a0f      	ldr	r2, [pc, #60]	; (80021f8 <update_display+0x248>)
 80021ba:	21eb      	movs	r1, #235	; 0xeb
 80021bc:	2064      	movs	r0, #100	; 0x64
 80021be:	f004 fb5d 	bl	800687c <LCD_PutStr>
 80021c2:	e031      	b.n	8002228 <update_display+0x278>
 80021c4:	f3af 8000 	nop.w
 80021c8:	00000000 	.word	0x00000000
 80021cc:	4058e000 	.word	0x4058e000
 80021d0:	200005a0 	.word	0x200005a0
 80021d4:	200004f8 	.word	0x200004f8
 80021d8:	20000038 	.word	0x20000038
 80021dc:	08015f50 	.word	0x08015f50
 80021e0:	08018110 	.word	0x08018110
 80021e4:	08015f54 	.word	0x08015f54
 80021e8:	08015f5c 	.word	0x08015f5c
 80021ec:	08016150 	.word	0x08016150
 80021f0:	200004b0 	.word	0x200004b0
 80021f4:	08015f64 	.word	0x08015f64
 80021f8:	08015f6c 	.word	0x08015f6c
		}
		else if(handle == NT115){
 80021fc:	4bab      	ldr	r3, [pc, #684]	; (80024ac <update_display+0x4fc>)
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d111      	bne.n	8002228 <update_display+0x278>
			LCD_PutStr(100, 235, "NT115", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002204:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002208:	f7ff f95e 	bl	80014c8 <RGB_to_BRG>
 800220c:	4603      	mov	r3, r0
 800220e:	461c      	mov	r4, r3
 8002210:	2000      	movs	r0, #0
 8002212:	f7ff f959 	bl	80014c8 <RGB_to_BRG>
 8002216:	4603      	mov	r3, r0
 8002218:	9301      	str	r3, [sp, #4]
 800221a:	9400      	str	r4, [sp, #0]
 800221c:	4ba4      	ldr	r3, [pc, #656]	; (80024b0 <update_display+0x500>)
 800221e:	4aa5      	ldr	r2, [pc, #660]	; (80024b4 <update_display+0x504>)
 8002220:	21eb      	movs	r1, #235	; 0xeb
 8002222:	2064      	movs	r0, #100	; 0x64
 8002224:	f004 fb2a 	bl	800687c <LCD_PutStr>
		}

		if((active_state == SLEEP || active_state == EMERGENCY_SLEEP || active_state == HALTED) && !sleep_state_written_to_LCD){
 8002228:	4ba3      	ldr	r3, [pc, #652]	; (80024b8 <update_display+0x508>)
 800222a:	781b      	ldrb	r3, [r3, #0]
 800222c:	2b02      	cmp	r3, #2
 800222e:	d008      	beq.n	8002242 <update_display+0x292>
 8002230:	4ba1      	ldr	r3, [pc, #644]	; (80024b8 <update_display+0x508>)
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	2b03      	cmp	r3, #3
 8002236:	d004      	beq.n	8002242 <update_display+0x292>
 8002238:	4b9f      	ldr	r3, [pc, #636]	; (80024b8 <update_display+0x508>)
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	2b04      	cmp	r3, #4
 800223e:	f040 8098 	bne.w	8002372 <update_display+0x3c2>
 8002242:	4b9e      	ldr	r3, [pc, #632]	; (80024bc <update_display+0x50c>)
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	2b00      	cmp	r3, #0
 8002248:	f040 8093 	bne.w	8002372 <update_display+0x3c2>
			UG_FillFrame(210,55,230,286, RGB_to_BRG(C_ORANGE));
 800224c:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002250:	f7ff f93a 	bl	80014c8 <RGB_to_BRG>
 8002254:	4603      	mov	r3, r0
 8002256:	9300      	str	r3, [sp, #0]
 8002258:	f44f 738f 	mov.w	r3, #286	; 0x11e
 800225c:	22e6      	movs	r2, #230	; 0xe6
 800225e:	2137      	movs	r1, #55	; 0x37
 8002260:	20d2      	movs	r0, #210	; 0xd2
 8002262:	f00d faed 	bl	800f840 <UG_FillFrame>
			LCD_PutStr(214, 58,  "Z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002266:	2000      	movs	r0, #0
 8002268:	f7ff f92e 	bl	80014c8 <RGB_to_BRG>
 800226c:	4603      	mov	r3, r0
 800226e:	461c      	mov	r4, r3
 8002270:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002274:	f7ff f928 	bl	80014c8 <RGB_to_BRG>
 8002278:	4603      	mov	r3, r0
 800227a:	9301      	str	r3, [sp, #4]
 800227c:	9400      	str	r4, [sp, #0]
 800227e:	4b90      	ldr	r3, [pc, #576]	; (80024c0 <update_display+0x510>)
 8002280:	4a90      	ldr	r2, [pc, #576]	; (80024c4 <update_display+0x514>)
 8002282:	213a      	movs	r1, #58	; 0x3a
 8002284:	20d6      	movs	r0, #214	; 0xd6
 8002286:	f004 faf9 	bl	800687c <LCD_PutStr>
			LCD_PutStr(216, 92, "z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 800228a:	2000      	movs	r0, #0
 800228c:	f7ff f91c 	bl	80014c8 <RGB_to_BRG>
 8002290:	4603      	mov	r3, r0
 8002292:	461c      	mov	r4, r3
 8002294:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002298:	f7ff f916 	bl	80014c8 <RGB_to_BRG>
 800229c:	4603      	mov	r3, r0
 800229e:	9301      	str	r3, [sp, #4]
 80022a0:	9400      	str	r4, [sp, #0]
 80022a2:	4b87      	ldr	r3, [pc, #540]	; (80024c0 <update_display+0x510>)
 80022a4:	4a88      	ldr	r2, [pc, #544]	; (80024c8 <update_display+0x518>)
 80022a6:	215c      	movs	r1, #92	; 0x5c
 80022a8:	20d8      	movs	r0, #216	; 0xd8
 80022aa:	f004 fae7 	bl	800687c <LCD_PutStr>
			LCD_PutStr(214, 126, "Z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80022ae:	2000      	movs	r0, #0
 80022b0:	f7ff f90a 	bl	80014c8 <RGB_to_BRG>
 80022b4:	4603      	mov	r3, r0
 80022b6:	461c      	mov	r4, r3
 80022b8:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80022bc:	f7ff f904 	bl	80014c8 <RGB_to_BRG>
 80022c0:	4603      	mov	r3, r0
 80022c2:	9301      	str	r3, [sp, #4]
 80022c4:	9400      	str	r4, [sp, #0]
 80022c6:	4b7e      	ldr	r3, [pc, #504]	; (80024c0 <update_display+0x510>)
 80022c8:	4a7e      	ldr	r2, [pc, #504]	; (80024c4 <update_display+0x514>)
 80022ca:	217e      	movs	r1, #126	; 0x7e
 80022cc:	20d6      	movs	r0, #214	; 0xd6
 80022ce:	f004 fad5 	bl	800687c <LCD_PutStr>
			LCD_PutStr(216, 161, "z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80022d2:	2000      	movs	r0, #0
 80022d4:	f7ff f8f8 	bl	80014c8 <RGB_to_BRG>
 80022d8:	4603      	mov	r3, r0
 80022da:	461c      	mov	r4, r3
 80022dc:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80022e0:	f7ff f8f2 	bl	80014c8 <RGB_to_BRG>
 80022e4:	4603      	mov	r3, r0
 80022e6:	9301      	str	r3, [sp, #4]
 80022e8:	9400      	str	r4, [sp, #0]
 80022ea:	4b75      	ldr	r3, [pc, #468]	; (80024c0 <update_display+0x510>)
 80022ec:	4a76      	ldr	r2, [pc, #472]	; (80024c8 <update_display+0x518>)
 80022ee:	21a1      	movs	r1, #161	; 0xa1
 80022f0:	20d8      	movs	r0, #216	; 0xd8
 80022f2:	f004 fac3 	bl	800687c <LCD_PutStr>
			LCD_PutStr(214, 194, "Z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80022f6:	2000      	movs	r0, #0
 80022f8:	f7ff f8e6 	bl	80014c8 <RGB_to_BRG>
 80022fc:	4603      	mov	r3, r0
 80022fe:	461c      	mov	r4, r3
 8002300:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002304:	f7ff f8e0 	bl	80014c8 <RGB_to_BRG>
 8002308:	4603      	mov	r3, r0
 800230a:	9301      	str	r3, [sp, #4]
 800230c:	9400      	str	r4, [sp, #0]
 800230e:	4b6c      	ldr	r3, [pc, #432]	; (80024c0 <update_display+0x510>)
 8002310:	4a6c      	ldr	r2, [pc, #432]	; (80024c4 <update_display+0x514>)
 8002312:	21c2      	movs	r1, #194	; 0xc2
 8002314:	20d6      	movs	r0, #214	; 0xd6
 8002316:	f004 fab1 	bl	800687c <LCD_PutStr>
			LCD_PutStr(216, 228, "z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 800231a:	2000      	movs	r0, #0
 800231c:	f7ff f8d4 	bl	80014c8 <RGB_to_BRG>
 8002320:	4603      	mov	r3, r0
 8002322:	461c      	mov	r4, r3
 8002324:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002328:	f7ff f8ce 	bl	80014c8 <RGB_to_BRG>
 800232c:	4603      	mov	r3, r0
 800232e:	9301      	str	r3, [sp, #4]
 8002330:	9400      	str	r4, [sp, #0]
 8002332:	4b63      	ldr	r3, [pc, #396]	; (80024c0 <update_display+0x510>)
 8002334:	4a64      	ldr	r2, [pc, #400]	; (80024c8 <update_display+0x518>)
 8002336:	21e4      	movs	r1, #228	; 0xe4
 8002338:	20d8      	movs	r0, #216	; 0xd8
 800233a:	f004 fa9f 	bl	800687c <LCD_PutStr>
			LCD_PutStr(214, 262, "Z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 800233e:	2000      	movs	r0, #0
 8002340:	f7ff f8c2 	bl	80014c8 <RGB_to_BRG>
 8002344:	4603      	mov	r3, r0
 8002346:	461c      	mov	r4, r3
 8002348:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800234c:	f7ff f8bc 	bl	80014c8 <RGB_to_BRG>
 8002350:	4603      	mov	r3, r0
 8002352:	9301      	str	r3, [sp, #4]
 8002354:	9400      	str	r4, [sp, #0]
 8002356:	4b5a      	ldr	r3, [pc, #360]	; (80024c0 <update_display+0x510>)
 8002358:	4a5a      	ldr	r2, [pc, #360]	; (80024c4 <update_display+0x514>)
 800235a:	f44f 7183 	mov.w	r1, #262	; 0x106
 800235e:	20d6      	movs	r0, #214	; 0xd6
 8002360:	f004 fa8c 	bl	800687c <LCD_PutStr>
			sleep_state_written_to_LCD = 1;
 8002364:	4b55      	ldr	r3, [pc, #340]	; (80024bc <update_display+0x50c>)
 8002366:	2201      	movs	r2, #1
 8002368:	701a      	strb	r2, [r3, #0]
			standby_state_written_to_LCD = 0;
 800236a:	4b58      	ldr	r3, [pc, #352]	; (80024cc <update_display+0x51c>)
 800236c:	2200      	movs	r2, #0
 800236e:	701a      	strb	r2, [r3, #0]
 8002370:	e129      	b.n	80025c6 <update_display+0x616>
		}
		else if((active_state == STANDBY) && !standby_state_written_to_LCD){
 8002372:	4b51      	ldr	r3, [pc, #324]	; (80024b8 <update_display+0x508>)
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	2b01      	cmp	r3, #1
 8002378:	f040 80b8 	bne.w	80024ec <update_display+0x53c>
 800237c:	4b53      	ldr	r3, [pc, #332]	; (80024cc <update_display+0x51c>)
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	2b00      	cmp	r3, #0
 8002382:	f040 80b3 	bne.w	80024ec <update_display+0x53c>
			UG_FillFrame(210, 55, 230,286, RGB_to_BRG(C_ORANGE));
 8002386:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800238a:	f7ff f89d 	bl	80014c8 <RGB_to_BRG>
 800238e:	4603      	mov	r3, r0
 8002390:	9300      	str	r3, [sp, #0]
 8002392:	f44f 738f 	mov.w	r3, #286	; 0x11e
 8002396:	22e6      	movs	r2, #230	; 0xe6
 8002398:	2137      	movs	r1, #55	; 0x37
 800239a:	20d2      	movs	r0, #210	; 0xd2
 800239c:	f00d fa50 	bl	800f840 <UG_FillFrame>
			LCD_PutStr(214, 58,  "S", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80023a0:	2000      	movs	r0, #0
 80023a2:	f7ff f891 	bl	80014c8 <RGB_to_BRG>
 80023a6:	4603      	mov	r3, r0
 80023a8:	461c      	mov	r4, r3
 80023aa:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80023ae:	f7ff f88b 	bl	80014c8 <RGB_to_BRG>
 80023b2:	4603      	mov	r3, r0
 80023b4:	9301      	str	r3, [sp, #4]
 80023b6:	9400      	str	r4, [sp, #0]
 80023b8:	4b41      	ldr	r3, [pc, #260]	; (80024c0 <update_display+0x510>)
 80023ba:	4a45      	ldr	r2, [pc, #276]	; (80024d0 <update_display+0x520>)
 80023bc:	213a      	movs	r1, #58	; 0x3a
 80023be:	20d6      	movs	r0, #214	; 0xd6
 80023c0:	f004 fa5c 	bl	800687c <LCD_PutStr>
			LCD_PutStr(214, 92,  "T", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80023c4:	2000      	movs	r0, #0
 80023c6:	f7ff f87f 	bl	80014c8 <RGB_to_BRG>
 80023ca:	4603      	mov	r3, r0
 80023cc:	461c      	mov	r4, r3
 80023ce:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80023d2:	f7ff f879 	bl	80014c8 <RGB_to_BRG>
 80023d6:	4603      	mov	r3, r0
 80023d8:	9301      	str	r3, [sp, #4]
 80023da:	9400      	str	r4, [sp, #0]
 80023dc:	4b38      	ldr	r3, [pc, #224]	; (80024c0 <update_display+0x510>)
 80023de:	4a3d      	ldr	r2, [pc, #244]	; (80024d4 <update_display+0x524>)
 80023e0:	215c      	movs	r1, #92	; 0x5c
 80023e2:	20d6      	movs	r0, #214	; 0xd6
 80023e4:	f004 fa4a 	bl	800687c <LCD_PutStr>
			LCD_PutStr(214, 126, "A", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80023e8:	2000      	movs	r0, #0
 80023ea:	f7ff f86d 	bl	80014c8 <RGB_to_BRG>
 80023ee:	4603      	mov	r3, r0
 80023f0:	461c      	mov	r4, r3
 80023f2:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80023f6:	f7ff f867 	bl	80014c8 <RGB_to_BRG>
 80023fa:	4603      	mov	r3, r0
 80023fc:	9301      	str	r3, [sp, #4]
 80023fe:	9400      	str	r4, [sp, #0]
 8002400:	4b2f      	ldr	r3, [pc, #188]	; (80024c0 <update_display+0x510>)
 8002402:	4a35      	ldr	r2, [pc, #212]	; (80024d8 <update_display+0x528>)
 8002404:	217e      	movs	r1, #126	; 0x7e
 8002406:	20d6      	movs	r0, #214	; 0xd6
 8002408:	f004 fa38 	bl	800687c <LCD_PutStr>
			LCD_PutStr(214, 161, "N", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 800240c:	2000      	movs	r0, #0
 800240e:	f7ff f85b 	bl	80014c8 <RGB_to_BRG>
 8002412:	4603      	mov	r3, r0
 8002414:	461c      	mov	r4, r3
 8002416:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800241a:	f7ff f855 	bl	80014c8 <RGB_to_BRG>
 800241e:	4603      	mov	r3, r0
 8002420:	9301      	str	r3, [sp, #4]
 8002422:	9400      	str	r4, [sp, #0]
 8002424:	4b26      	ldr	r3, [pc, #152]	; (80024c0 <update_display+0x510>)
 8002426:	4a2d      	ldr	r2, [pc, #180]	; (80024dc <update_display+0x52c>)
 8002428:	21a1      	movs	r1, #161	; 0xa1
 800242a:	20d6      	movs	r0, #214	; 0xd6
 800242c:	f004 fa26 	bl	800687c <LCD_PutStr>
			LCD_PutStr(214, 194, "D", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002430:	2000      	movs	r0, #0
 8002432:	f7ff f849 	bl	80014c8 <RGB_to_BRG>
 8002436:	4603      	mov	r3, r0
 8002438:	461c      	mov	r4, r3
 800243a:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800243e:	f7ff f843 	bl	80014c8 <RGB_to_BRG>
 8002442:	4603      	mov	r3, r0
 8002444:	9301      	str	r3, [sp, #4]
 8002446:	9400      	str	r4, [sp, #0]
 8002448:	4b1d      	ldr	r3, [pc, #116]	; (80024c0 <update_display+0x510>)
 800244a:	4a25      	ldr	r2, [pc, #148]	; (80024e0 <update_display+0x530>)
 800244c:	21c2      	movs	r1, #194	; 0xc2
 800244e:	20d6      	movs	r0, #214	; 0xd6
 8002450:	f004 fa14 	bl	800687c <LCD_PutStr>
			LCD_PutStr(214, 228, "B", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002454:	2000      	movs	r0, #0
 8002456:	f7ff f837 	bl	80014c8 <RGB_to_BRG>
 800245a:	4603      	mov	r3, r0
 800245c:	461c      	mov	r4, r3
 800245e:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002462:	f7ff f831 	bl	80014c8 <RGB_to_BRG>
 8002466:	4603      	mov	r3, r0
 8002468:	9301      	str	r3, [sp, #4]
 800246a:	9400      	str	r4, [sp, #0]
 800246c:	4b14      	ldr	r3, [pc, #80]	; (80024c0 <update_display+0x510>)
 800246e:	4a1d      	ldr	r2, [pc, #116]	; (80024e4 <update_display+0x534>)
 8002470:	21e4      	movs	r1, #228	; 0xe4
 8002472:	20d6      	movs	r0, #214	; 0xd6
 8002474:	f004 fa02 	bl	800687c <LCD_PutStr>
			LCD_PutStr(214, 262, "Y", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002478:	2000      	movs	r0, #0
 800247a:	f7ff f825 	bl	80014c8 <RGB_to_BRG>
 800247e:	4603      	mov	r3, r0
 8002480:	461c      	mov	r4, r3
 8002482:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002486:	f7ff f81f 	bl	80014c8 <RGB_to_BRG>
 800248a:	4603      	mov	r3, r0
 800248c:	9301      	str	r3, [sp, #4]
 800248e:	9400      	str	r4, [sp, #0]
 8002490:	4b0b      	ldr	r3, [pc, #44]	; (80024c0 <update_display+0x510>)
 8002492:	4a15      	ldr	r2, [pc, #84]	; (80024e8 <update_display+0x538>)
 8002494:	f44f 7183 	mov.w	r1, #262	; 0x106
 8002498:	20d6      	movs	r0, #214	; 0xd6
 800249a:	f004 f9ef 	bl	800687c <LCD_PutStr>
			standby_state_written_to_LCD = 1;
 800249e:	4b0b      	ldr	r3, [pc, #44]	; (80024cc <update_display+0x51c>)
 80024a0:	2201      	movs	r2, #1
 80024a2:	701a      	strb	r2, [r3, #0]
			sleep_state_written_to_LCD = 0;
 80024a4:	4b05      	ldr	r3, [pc, #20]	; (80024bc <update_display+0x50c>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	701a      	strb	r2, [r3, #0]
 80024aa:	e08c      	b.n	80025c6 <update_display+0x616>
 80024ac:	200004b0 	.word	0x200004b0
 80024b0:	08016150 	.word	0x08016150
 80024b4:	08015f74 	.word	0x08015f74
 80024b8:	2000001d 	.word	0x2000001d
 80024bc:	200004d7 	.word	0x200004d7
 80024c0:	08017120 	.word	0x08017120
 80024c4:	08015f7c 	.word	0x08015f7c
 80024c8:	08015f80 	.word	0x08015f80
 80024cc:	200004d8 	.word	0x200004d8
 80024d0:	08015f84 	.word	0x08015f84
 80024d4:	08015f88 	.word	0x08015f88
 80024d8:	08015f8c 	.word	0x08015f8c
 80024dc:	08015f90 	.word	0x08015f90
 80024e0:	08015f94 	.word	0x08015f94
 80024e4:	08015f98 	.word	0x08015f98
 80024e8:	08015f9c 	.word	0x08015f9c
		}
		else if(active_state == RUN){
 80024ec:	4bb4      	ldr	r3, [pc, #720]	; (80027c0 <update_display+0x810>)
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	f040 836a 	bne.w	8002bca <update_display+0xc1a>
			UG_FillFrame(210, 287-(PID_output/PID_MAX_OUTPUT)*232, 	230, 	287, 									RGB_to_BRG(C_LIGHT_SKY_BLUE));
 80024f6:	4bb3      	ldr	r3, [pc, #716]	; (80027c4 <update_display+0x814>)
 80024f8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80024fc:	f04f 0200 	mov.w	r2, #0
 8002500:	4bb1      	ldr	r3, [pc, #708]	; (80027c8 <update_display+0x818>)
 8002502:	f7fe f9cb 	bl	800089c <__aeabi_ddiv>
 8002506:	4602      	mov	r2, r0
 8002508:	460b      	mov	r3, r1
 800250a:	4610      	mov	r0, r2
 800250c:	4619      	mov	r1, r3
 800250e:	f04f 0200 	mov.w	r2, #0
 8002512:	4bae      	ldr	r3, [pc, #696]	; (80027cc <update_display+0x81c>)
 8002514:	f7fe f898 	bl	8000648 <__aeabi_dmul>
 8002518:	4602      	mov	r2, r0
 800251a:	460b      	mov	r3, r1
 800251c:	a1a2      	add	r1, pc, #648	; (adr r1, 80027a8 <update_display+0x7f8>)
 800251e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002522:	f7fd fed9 	bl	80002d8 <__aeabi_dsub>
 8002526:	4602      	mov	r2, r0
 8002528:	460b      	mov	r3, r1
 800252a:	4610      	mov	r0, r2
 800252c:	4619      	mov	r1, r3
 800252e:	f7fe fb3b 	bl	8000ba8 <__aeabi_d2iz>
 8002532:	4603      	mov	r3, r0
 8002534:	b21c      	sxth	r4, r3
 8002536:	f248 607e 	movw	r0, #34430	; 0x867e
 800253a:	f7fe ffc5 	bl	80014c8 <RGB_to_BRG>
 800253e:	4603      	mov	r3, r0
 8002540:	9300      	str	r3, [sp, #0]
 8002542:	f240 131f 	movw	r3, #287	; 0x11f
 8002546:	22e6      	movs	r2, #230	; 0xe6
 8002548:	4621      	mov	r1, r4
 800254a:	20d2      	movs	r0, #210	; 0xd2
 800254c:	f00d f978 	bl	800f840 <UG_FillFrame>
			UG_FillFrame(210, 55, 									230, 	287-(PID_output/PID_MAX_OUTPUT)*231-1, RGB_to_BRG(C_BLACK));
 8002550:	4b9c      	ldr	r3, [pc, #624]	; (80027c4 <update_display+0x814>)
 8002552:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002556:	f04f 0200 	mov.w	r2, #0
 800255a:	4b9b      	ldr	r3, [pc, #620]	; (80027c8 <update_display+0x818>)
 800255c:	f7fe f99e 	bl	800089c <__aeabi_ddiv>
 8002560:	4602      	mov	r2, r0
 8002562:	460b      	mov	r3, r1
 8002564:	4610      	mov	r0, r2
 8002566:	4619      	mov	r1, r3
 8002568:	a391      	add	r3, pc, #580	; (adr r3, 80027b0 <update_display+0x800>)
 800256a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800256e:	f7fe f86b 	bl	8000648 <__aeabi_dmul>
 8002572:	4602      	mov	r2, r0
 8002574:	460b      	mov	r3, r1
 8002576:	a18c      	add	r1, pc, #560	; (adr r1, 80027a8 <update_display+0x7f8>)
 8002578:	e9d1 0100 	ldrd	r0, r1, [r1]
 800257c:	f7fd feac 	bl	80002d8 <__aeabi_dsub>
 8002580:	4602      	mov	r2, r0
 8002582:	460b      	mov	r3, r1
 8002584:	4610      	mov	r0, r2
 8002586:	4619      	mov	r1, r3
 8002588:	f04f 0200 	mov.w	r2, #0
 800258c:	4b90      	ldr	r3, [pc, #576]	; (80027d0 <update_display+0x820>)
 800258e:	f7fd fea3 	bl	80002d8 <__aeabi_dsub>
 8002592:	4602      	mov	r2, r0
 8002594:	460b      	mov	r3, r1
 8002596:	4610      	mov	r0, r2
 8002598:	4619      	mov	r1, r3
 800259a:	f7fe fb05 	bl	8000ba8 <__aeabi_d2iz>
 800259e:	4603      	mov	r3, r0
 80025a0:	b21c      	sxth	r4, r3
 80025a2:	2000      	movs	r0, #0
 80025a4:	f7fe ff90 	bl	80014c8 <RGB_to_BRG>
 80025a8:	4603      	mov	r3, r0
 80025aa:	9300      	str	r3, [sp, #0]
 80025ac:	4623      	mov	r3, r4
 80025ae:	22e6      	movs	r2, #230	; 0xe6
 80025b0:	2137      	movs	r1, #55	; 0x37
 80025b2:	20d2      	movs	r0, #210	; 0xd2
 80025b4:	f00d f944 	bl	800f840 <UG_FillFrame>
			standby_state_written_to_LCD = 0;
 80025b8:	4b86      	ldr	r3, [pc, #536]	; (80027d4 <update_display+0x824>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	701a      	strb	r2, [r3, #0]
			sleep_state_written_to_LCD = 0;
 80025be:	4b86      	ldr	r3, [pc, #536]	; (80027d8 <update_display+0x828>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	701a      	strb	r2, [r3, #0]
	if((flash_values.screen_rotation == 0) || (flash_values.screen_rotation == 2)){
 80025c4:	e301      	b.n	8002bca <update_display+0xc1a>
 80025c6:	e300      	b.n	8002bca <update_display+0xc1a>
		}
	}
	else{
		memset(&buffer, '\0', sizeof(buffer));
 80025c8:	2228      	movs	r2, #40	; 0x28
 80025ca:	2100      	movs	r1, #0
 80025cc:	4883      	ldr	r0, [pc, #524]	; (80027dc <update_display+0x82c>)
 80025ce:	f00f fede 	bl	801238e <memset>
		sprintf(buffer, "%.f", sensor_values.set_temperature);
 80025d2:	4b83      	ldr	r3, [pc, #524]	; (80027e0 <update_display+0x830>)
 80025d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025d8:	4982      	ldr	r1, [pc, #520]	; (80027e4 <update_display+0x834>)
 80025da:	4880      	ldr	r0, [pc, #512]	; (80027dc <update_display+0x82c>)
 80025dc:	f00f fe74 	bl	80122c8 <siprintf>
		if(sensor_values.set_temperature < 99.5){
 80025e0:	4b7f      	ldr	r3, [pc, #508]	; (80027e0 <update_display+0x830>)
 80025e2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80025e6:	a374      	add	r3, pc, #464	; (adr r3, 80027b8 <update_display+0x808>)
 80025e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ec:	f7fe fa9e 	bl	8000b2c <__aeabi_dcmplt>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d005      	beq.n	8002602 <update_display+0x652>
			buffer[2] = 32;
 80025f6:	4b79      	ldr	r3, [pc, #484]	; (80027dc <update_display+0x82c>)
 80025f8:	2220      	movs	r2, #32
 80025fa:	709a      	strb	r2, [r3, #2]
			buffer[3] = 32;
 80025fc:	4b77      	ldr	r3, [pc, #476]	; (80027dc <update_display+0x82c>)
 80025fe:	2220      	movs	r2, #32
 8002600:	70da      	strb	r2, [r3, #3]
		}
		LCD_PutStr(14, 30, buffer, FONT_arial_36X44_NUMBERS, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002602:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002606:	f7fe ff5f 	bl	80014c8 <RGB_to_BRG>
 800260a:	4603      	mov	r3, r0
 800260c:	461c      	mov	r4, r3
 800260e:	2000      	movs	r0, #0
 8002610:	f7fe ff5a 	bl	80014c8 <RGB_to_BRG>
 8002614:	4603      	mov	r3, r0
 8002616:	9301      	str	r3, [sp, #4]
 8002618:	9400      	str	r4, [sp, #0]
 800261a:	4b73      	ldr	r3, [pc, #460]	; (80027e8 <update_display+0x838>)
 800261c:	4a6f      	ldr	r2, [pc, #444]	; (80027dc <update_display+0x82c>)
 800261e:	211e      	movs	r1, #30
 8002620:	200e      	movs	r0, #14
 8002622:	f004 f92b 	bl	800687c <LCD_PutStr>

		if(sensor_values.heater_current < 30){ //NT115 at 9V draws 81
 8002626:	4b6e      	ldr	r3, [pc, #440]	; (80027e0 <update_display+0x830>)
 8002628:	edd3 7a07 	vldr	s15, [r3, #28]
 800262c:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002630:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002638:	d512      	bpl.n	8002660 <update_display+0x6b0>
			LCD_PutStr(10, 120, " ---  ", FONT_arial_36X44_NUMBERS, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 800263a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800263e:	f7fe ff43 	bl	80014c8 <RGB_to_BRG>
 8002642:	4603      	mov	r3, r0
 8002644:	461c      	mov	r4, r3
 8002646:	2000      	movs	r0, #0
 8002648:	f7fe ff3e 	bl	80014c8 <RGB_to_BRG>
 800264c:	4603      	mov	r3, r0
 800264e:	9301      	str	r3, [sp, #4]
 8002650:	9400      	str	r4, [sp, #0]
 8002652:	4b65      	ldr	r3, [pc, #404]	; (80027e8 <update_display+0x838>)
 8002654:	4a65      	ldr	r2, [pc, #404]	; (80027ec <update_display+0x83c>)
 8002656:	2178      	movs	r1, #120	; 0x78
 8002658:	200a      	movs	r0, #10
 800265a:	f004 f90f 	bl	800687c <LCD_PutStr>
 800265e:	e02e      	b.n	80026be <update_display+0x70e>
		}
		else{
			memset(&buffer, '\0', sizeof(buffer));
 8002660:	2228      	movs	r2, #40	; 0x28
 8002662:	2100      	movs	r1, #0
 8002664:	485d      	ldr	r0, [pc, #372]	; (80027dc <update_display+0x82c>)
 8002666:	f00f fe92 	bl	801238e <memset>
			sprintf(buffer, "%.f", sensor_values.thermocouple_temperature);
 800266a:	4b5d      	ldr	r3, [pc, #372]	; (80027e0 <update_display+0x830>)
 800266c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002670:	495c      	ldr	r1, [pc, #368]	; (80027e4 <update_display+0x834>)
 8002672:	485a      	ldr	r0, [pc, #360]	; (80027dc <update_display+0x82c>)
 8002674:	f00f fe28 	bl	80122c8 <siprintf>
			if(sensor_values.thermocouple_temperature < 99.5){
 8002678:	4b59      	ldr	r3, [pc, #356]	; (80027e0 <update_display+0x830>)
 800267a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800267e:	a34e      	add	r3, pc, #312	; (adr r3, 80027b8 <update_display+0x808>)
 8002680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002684:	f7fe fa52 	bl	8000b2c <__aeabi_dcmplt>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d005      	beq.n	800269a <update_display+0x6ea>
				buffer[2] = 32;
 800268e:	4b53      	ldr	r3, [pc, #332]	; (80027dc <update_display+0x82c>)
 8002690:	2220      	movs	r2, #32
 8002692:	709a      	strb	r2, [r3, #2]
				buffer[3] = 32;
 8002694:	4b51      	ldr	r3, [pc, #324]	; (80027dc <update_display+0x82c>)
 8002696:	2220      	movs	r2, #32
 8002698:	70da      	strb	r2, [r3, #3]
			}
			LCD_PutStr(14, 120, buffer, FONT_arial_36X44_NUMBERS, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 800269a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800269e:	f7fe ff13 	bl	80014c8 <RGB_to_BRG>
 80026a2:	4603      	mov	r3, r0
 80026a4:	461c      	mov	r4, r3
 80026a6:	2000      	movs	r0, #0
 80026a8:	f7fe ff0e 	bl	80014c8 <RGB_to_BRG>
 80026ac:	4603      	mov	r3, r0
 80026ae:	9301      	str	r3, [sp, #4]
 80026b0:	9400      	str	r4, [sp, #0]
 80026b2:	4b4d      	ldr	r3, [pc, #308]	; (80027e8 <update_display+0x838>)
 80026b4:	4a49      	ldr	r2, [pc, #292]	; (80027dc <update_display+0x82c>)
 80026b6:	2178      	movs	r1, #120	; 0x78
 80026b8:	200e      	movs	r0, #14
 80026ba:	f004 f8df 	bl	800687c <LCD_PutStr>
		}

		memset(&buffer, '\0', sizeof(buffer));
 80026be:	2228      	movs	r2, #40	; 0x28
 80026c0:	2100      	movs	r1, #0
 80026c2:	4846      	ldr	r0, [pc, #280]	; (80027dc <update_display+0x82c>)
 80026c4:	f00f fe63 	bl	801238e <memset>
		sprintf(buffer, "%.1f", sensor_values.bus_voltage);
 80026c8:	4b45      	ldr	r3, [pc, #276]	; (80027e0 <update_display+0x830>)
 80026ca:	699b      	ldr	r3, [r3, #24]
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7fd ff63 	bl	8000598 <__aeabi_f2d>
 80026d2:	4602      	mov	r2, r0
 80026d4:	460b      	mov	r3, r1
 80026d6:	4946      	ldr	r1, [pc, #280]	; (80027f0 <update_display+0x840>)
 80026d8:	4840      	ldr	r0, [pc, #256]	; (80027dc <update_display+0x82c>)
 80026da:	f00f fdf5 	bl	80122c8 <siprintf>
		LCD_PutStr(100, 195, buffer, FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 80026de:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80026e2:	f7fe fef1 	bl	80014c8 <RGB_to_BRG>
 80026e6:	4603      	mov	r3, r0
 80026e8:	461c      	mov	r4, r3
 80026ea:	2000      	movs	r0, #0
 80026ec:	f7fe feec 	bl	80014c8 <RGB_to_BRG>
 80026f0:	4603      	mov	r3, r0
 80026f2:	9301      	str	r3, [sp, #4]
 80026f4:	9400      	str	r4, [sp, #0]
 80026f6:	4b3f      	ldr	r3, [pc, #252]	; (80027f4 <update_display+0x844>)
 80026f8:	4a38      	ldr	r2, [pc, #224]	; (80027dc <update_display+0x82c>)
 80026fa:	21c3      	movs	r1, #195	; 0xc3
 80026fc:	2064      	movs	r0, #100	; 0x64
 80026fe:	f004 f8bd 	bl	800687c <LCD_PutStr>

		memset(&buffer, '\0', sizeof(buffer));
 8002702:	2228      	movs	r2, #40	; 0x28
 8002704:	2100      	movs	r1, #0
 8002706:	4835      	ldr	r0, [pc, #212]	; (80027dc <update_display+0x82c>)
 8002708:	f00f fe41 	bl	801238e <memset>
		sprintf(buffer, "%.1f", sensor_values.mcu_temperature);
 800270c:	4b34      	ldr	r3, [pc, #208]	; (80027e0 <update_display+0x830>)
 800270e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002710:	4618      	mov	r0, r3
 8002712:	f7fd ff41 	bl	8000598 <__aeabi_f2d>
 8002716:	4602      	mov	r2, r0
 8002718:	460b      	mov	r3, r1
 800271a:	4935      	ldr	r1, [pc, #212]	; (80027f0 <update_display+0x840>)
 800271c:	482f      	ldr	r0, [pc, #188]	; (80027dc <update_display+0x82c>)
 800271e:	f00f fdd3 	bl	80122c8 <siprintf>
		LCD_PutStr(100, 210, buffer, FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002722:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002726:	f7fe fecf 	bl	80014c8 <RGB_to_BRG>
 800272a:	4603      	mov	r3, r0
 800272c:	461c      	mov	r4, r3
 800272e:	2000      	movs	r0, #0
 8002730:	f7fe feca 	bl	80014c8 <RGB_to_BRG>
 8002734:	4603      	mov	r3, r0
 8002736:	9301      	str	r3, [sp, #4]
 8002738:	9400      	str	r4, [sp, #0]
 800273a:	4b2e      	ldr	r3, [pc, #184]	; (80027f4 <update_display+0x844>)
 800273c:	4a27      	ldr	r2, [pc, #156]	; (80027dc <update_display+0x82c>)
 800273e:	21d2      	movs	r1, #210	; 0xd2
 8002740:	2064      	movs	r0, #100	; 0x64
 8002742:	f004 f89b 	bl	800687c <LCD_PutStr>

		if(handle == T210){
 8002746:	4b2c      	ldr	r3, [pc, #176]	; (80027f8 <update_display+0x848>)
 8002748:	781b      	ldrb	r3, [r3, #0]
 800274a:	2b01      	cmp	r3, #1
 800274c:	d112      	bne.n	8002774 <update_display+0x7c4>
			LCD_PutStr(100, 180, "T210   ", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 800274e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002752:	f7fe feb9 	bl	80014c8 <RGB_to_BRG>
 8002756:	4603      	mov	r3, r0
 8002758:	461c      	mov	r4, r3
 800275a:	2000      	movs	r0, #0
 800275c:	f7fe feb4 	bl	80014c8 <RGB_to_BRG>
 8002760:	4603      	mov	r3, r0
 8002762:	9301      	str	r3, [sp, #4]
 8002764:	9400      	str	r4, [sp, #0]
 8002766:	4b23      	ldr	r3, [pc, #140]	; (80027f4 <update_display+0x844>)
 8002768:	4a24      	ldr	r2, [pc, #144]	; (80027fc <update_display+0x84c>)
 800276a:	21b4      	movs	r1, #180	; 0xb4
 800276c:	2064      	movs	r0, #100	; 0x64
 800276e:	f004 f885 	bl	800687c <LCD_PutStr>
 8002772:	e05d      	b.n	8002830 <update_display+0x880>
		}
		else if(handle == T245){
 8002774:	4b20      	ldr	r3, [pc, #128]	; (80027f8 <update_display+0x848>)
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	2b02      	cmp	r3, #2
 800277a:	d143      	bne.n	8002804 <update_display+0x854>
			LCD_PutStr(100, 180, "T245   ", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 800277c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002780:	f7fe fea2 	bl	80014c8 <RGB_to_BRG>
 8002784:	4603      	mov	r3, r0
 8002786:	461c      	mov	r4, r3
 8002788:	2000      	movs	r0, #0
 800278a:	f7fe fe9d 	bl	80014c8 <RGB_to_BRG>
 800278e:	4603      	mov	r3, r0
 8002790:	9301      	str	r3, [sp, #4]
 8002792:	9400      	str	r4, [sp, #0]
 8002794:	4b17      	ldr	r3, [pc, #92]	; (80027f4 <update_display+0x844>)
 8002796:	4a1a      	ldr	r2, [pc, #104]	; (8002800 <update_display+0x850>)
 8002798:	21b4      	movs	r1, #180	; 0xb4
 800279a:	2064      	movs	r0, #100	; 0x64
 800279c:	f004 f86e 	bl	800687c <LCD_PutStr>
 80027a0:	e046      	b.n	8002830 <update_display+0x880>
 80027a2:	bf00      	nop
 80027a4:	f3af 8000 	nop.w
 80027a8:	00000000 	.word	0x00000000
 80027ac:	4071f000 	.word	0x4071f000
 80027b0:	00000000 	.word	0x00000000
 80027b4:	406ce000 	.word	0x406ce000
 80027b8:	00000000 	.word	0x00000000
 80027bc:	4058e000 	.word	0x4058e000
 80027c0:	2000001d 	.word	0x2000001d
 80027c4:	200005f8 	.word	0x200005f8
 80027c8:	407f4000 	.word	0x407f4000
 80027cc:	406d0000 	.word	0x406d0000
 80027d0:	3ff00000 	.word	0x3ff00000
 80027d4:	200004d8 	.word	0x200004d8
 80027d8:	200004d7 	.word	0x200004d7
 80027dc:	200004f8 	.word	0x200004f8
 80027e0:	20000038 	.word	0x20000038
 80027e4:	08015f50 	.word	0x08015f50
 80027e8:	08018110 	.word	0x08018110
 80027ec:	08015f54 	.word	0x08015f54
 80027f0:	08015f5c 	.word	0x08015f5c
 80027f4:	08016150 	.word	0x08016150
 80027f8:	200004b0 	.word	0x200004b0
 80027fc:	08015f64 	.word	0x08015f64
 8002800:	08015f6c 	.word	0x08015f6c
		}
		else if(handle == NT115){
 8002804:	4ba9      	ldr	r3, [pc, #676]	; (8002aac <update_display+0xafc>)
 8002806:	781b      	ldrb	r3, [r3, #0]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d111      	bne.n	8002830 <update_display+0x880>
			LCD_PutStr(100, 180, "NT115", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 800280c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002810:	f7fe fe5a 	bl	80014c8 <RGB_to_BRG>
 8002814:	4603      	mov	r3, r0
 8002816:	461c      	mov	r4, r3
 8002818:	2000      	movs	r0, #0
 800281a:	f7fe fe55 	bl	80014c8 <RGB_to_BRG>
 800281e:	4603      	mov	r3, r0
 8002820:	9301      	str	r3, [sp, #4]
 8002822:	9400      	str	r4, [sp, #0]
 8002824:	4ba2      	ldr	r3, [pc, #648]	; (8002ab0 <update_display+0xb00>)
 8002826:	4aa3      	ldr	r2, [pc, #652]	; (8002ab4 <update_display+0xb04>)
 8002828:	21b4      	movs	r1, #180	; 0xb4
 800282a:	2064      	movs	r0, #100	; 0x64
 800282c:	f004 f826 	bl	800687c <LCD_PutStr>
		}

		if((active_state == SLEEP || active_state == EMERGENCY_SLEEP || active_state == HALTED) && !sleep_state_written_to_LCD){
 8002830:	4ba1      	ldr	r3, [pc, #644]	; (8002ab8 <update_display+0xb08>)
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	2b02      	cmp	r3, #2
 8002836:	d008      	beq.n	800284a <update_display+0x89a>
 8002838:	4b9f      	ldr	r3, [pc, #636]	; (8002ab8 <update_display+0xb08>)
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	2b03      	cmp	r3, #3
 800283e:	d004      	beq.n	800284a <update_display+0x89a>
 8002840:	4b9d      	ldr	r3, [pc, #628]	; (8002ab8 <update_display+0xb08>)
 8002842:	781b      	ldrb	r3, [r3, #0]
 8002844:	2b04      	cmp	r3, #4
 8002846:	f040 808c 	bne.w	8002962 <update_display+0x9b2>
 800284a:	4b9c      	ldr	r3, [pc, #624]	; (8002abc <update_display+0xb0c>)
 800284c:	781b      	ldrb	r3, [r3, #0]
 800284e:	2b00      	cmp	r3, #0
 8002850:	f040 8087 	bne.w	8002962 <update_display+0x9b2>
			UG_FillFrame(290,5,310,226, RGB_to_BRG(C_ORANGE));
 8002854:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002858:	f7fe fe36 	bl	80014c8 <RGB_to_BRG>
 800285c:	4603      	mov	r3, r0
 800285e:	9300      	str	r3, [sp, #0]
 8002860:	23e2      	movs	r3, #226	; 0xe2
 8002862:	f44f 729b 	mov.w	r2, #310	; 0x136
 8002866:	2105      	movs	r1, #5
 8002868:	f44f 7091 	mov.w	r0, #290	; 0x122
 800286c:	f00c ffe8 	bl	800f840 <UG_FillFrame>

			LCD_PutStr(294, 3,  "Z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002870:	2000      	movs	r0, #0
 8002872:	f7fe fe29 	bl	80014c8 <RGB_to_BRG>
 8002876:	4603      	mov	r3, r0
 8002878:	461c      	mov	r4, r3
 800287a:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800287e:	f7fe fe23 	bl	80014c8 <RGB_to_BRG>
 8002882:	4603      	mov	r3, r0
 8002884:	9301      	str	r3, [sp, #4]
 8002886:	9400      	str	r4, [sp, #0]
 8002888:	4b8d      	ldr	r3, [pc, #564]	; (8002ac0 <update_display+0xb10>)
 800288a:	4a8e      	ldr	r2, [pc, #568]	; (8002ac4 <update_display+0xb14>)
 800288c:	2103      	movs	r1, #3
 800288e:	f44f 7093 	mov.w	r0, #294	; 0x126
 8002892:	f003 fff3 	bl	800687c <LCD_PutStr>
			LCD_PutStr(296, 38, "z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002896:	2000      	movs	r0, #0
 8002898:	f7fe fe16 	bl	80014c8 <RGB_to_BRG>
 800289c:	4603      	mov	r3, r0
 800289e:	461c      	mov	r4, r3
 80028a0:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80028a4:	f7fe fe10 	bl	80014c8 <RGB_to_BRG>
 80028a8:	4603      	mov	r3, r0
 80028aa:	9301      	str	r3, [sp, #4]
 80028ac:	9400      	str	r4, [sp, #0]
 80028ae:	4b84      	ldr	r3, [pc, #528]	; (8002ac0 <update_display+0xb10>)
 80028b0:	4a85      	ldr	r2, [pc, #532]	; (8002ac8 <update_display+0xb18>)
 80028b2:	2126      	movs	r1, #38	; 0x26
 80028b4:	f44f 7094 	mov.w	r0, #296	; 0x128
 80028b8:	f003 ffe0 	bl	800687c <LCD_PutStr>
			LCD_PutStr(294, 73, "Z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80028bc:	2000      	movs	r0, #0
 80028be:	f7fe fe03 	bl	80014c8 <RGB_to_BRG>
 80028c2:	4603      	mov	r3, r0
 80028c4:	461c      	mov	r4, r3
 80028c6:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80028ca:	f7fe fdfd 	bl	80014c8 <RGB_to_BRG>
 80028ce:	4603      	mov	r3, r0
 80028d0:	9301      	str	r3, [sp, #4]
 80028d2:	9400      	str	r4, [sp, #0]
 80028d4:	4b7a      	ldr	r3, [pc, #488]	; (8002ac0 <update_display+0xb10>)
 80028d6:	4a7b      	ldr	r2, [pc, #492]	; (8002ac4 <update_display+0xb14>)
 80028d8:	2149      	movs	r1, #73	; 0x49
 80028da:	f44f 7093 	mov.w	r0, #294	; 0x126
 80028de:	f003 ffcd 	bl	800687c <LCD_PutStr>
			LCD_PutStr(296, 108, "z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80028e2:	2000      	movs	r0, #0
 80028e4:	f7fe fdf0 	bl	80014c8 <RGB_to_BRG>
 80028e8:	4603      	mov	r3, r0
 80028ea:	461c      	mov	r4, r3
 80028ec:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80028f0:	f7fe fdea 	bl	80014c8 <RGB_to_BRG>
 80028f4:	4603      	mov	r3, r0
 80028f6:	9301      	str	r3, [sp, #4]
 80028f8:	9400      	str	r4, [sp, #0]
 80028fa:	4b71      	ldr	r3, [pc, #452]	; (8002ac0 <update_display+0xb10>)
 80028fc:	4a72      	ldr	r2, [pc, #456]	; (8002ac8 <update_display+0xb18>)
 80028fe:	216c      	movs	r1, #108	; 0x6c
 8002900:	f44f 7094 	mov.w	r0, #296	; 0x128
 8002904:	f003 ffba 	bl	800687c <LCD_PutStr>
			LCD_PutStr(294, 143, "Z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002908:	2000      	movs	r0, #0
 800290a:	f7fe fddd 	bl	80014c8 <RGB_to_BRG>
 800290e:	4603      	mov	r3, r0
 8002910:	461c      	mov	r4, r3
 8002912:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002916:	f7fe fdd7 	bl	80014c8 <RGB_to_BRG>
 800291a:	4603      	mov	r3, r0
 800291c:	9301      	str	r3, [sp, #4]
 800291e:	9400      	str	r4, [sp, #0]
 8002920:	4b67      	ldr	r3, [pc, #412]	; (8002ac0 <update_display+0xb10>)
 8002922:	4a68      	ldr	r2, [pc, #416]	; (8002ac4 <update_display+0xb14>)
 8002924:	218f      	movs	r1, #143	; 0x8f
 8002926:	f44f 7093 	mov.w	r0, #294	; 0x126
 800292a:	f003 ffa7 	bl	800687c <LCD_PutStr>
			LCD_PutStr(296, 178, "z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 800292e:	2000      	movs	r0, #0
 8002930:	f7fe fdca 	bl	80014c8 <RGB_to_BRG>
 8002934:	4603      	mov	r3, r0
 8002936:	461c      	mov	r4, r3
 8002938:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800293c:	f7fe fdc4 	bl	80014c8 <RGB_to_BRG>
 8002940:	4603      	mov	r3, r0
 8002942:	9301      	str	r3, [sp, #4]
 8002944:	9400      	str	r4, [sp, #0]
 8002946:	4b5e      	ldr	r3, [pc, #376]	; (8002ac0 <update_display+0xb10>)
 8002948:	4a5f      	ldr	r2, [pc, #380]	; (8002ac8 <update_display+0xb18>)
 800294a:	21b2      	movs	r1, #178	; 0xb2
 800294c:	f44f 7094 	mov.w	r0, #296	; 0x128
 8002950:	f003 ff94 	bl	800687c <LCD_PutStr>
			sleep_state_written_to_LCD = 1;
 8002954:	4b59      	ldr	r3, [pc, #356]	; (8002abc <update_display+0xb0c>)
 8002956:	2201      	movs	r2, #1
 8002958:	701a      	strb	r2, [r3, #0]
			standby_state_written_to_LCD = 0;
 800295a:	4b5c      	ldr	r3, [pc, #368]	; (8002acc <update_display+0xb1c>)
 800295c:	2200      	movs	r2, #0
 800295e:	701a      	strb	r2, [r3, #0]
 8002960:	e134      	b.n	8002bcc <update_display+0xc1c>
		}
		else if((active_state == STANDBY) && !standby_state_written_to_LCD){
 8002962:	4b55      	ldr	r3, [pc, #340]	; (8002ab8 <update_display+0xb08>)
 8002964:	781b      	ldrb	r3, [r3, #0]
 8002966:	2b01      	cmp	r3, #1
 8002968:	f040 80c0 	bne.w	8002aec <update_display+0xb3c>
 800296c:	4b57      	ldr	r3, [pc, #348]	; (8002acc <update_display+0xb1c>)
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	2b00      	cmp	r3, #0
 8002972:	f040 80bb 	bne.w	8002aec <update_display+0xb3c>
			UG_FillFrame(290,5,310,226, RGB_to_BRG(C_ORANGE));
 8002976:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800297a:	f7fe fda5 	bl	80014c8 <RGB_to_BRG>
 800297e:	4603      	mov	r3, r0
 8002980:	9300      	str	r3, [sp, #0]
 8002982:	23e2      	movs	r3, #226	; 0xe2
 8002984:	f44f 729b 	mov.w	r2, #310	; 0x136
 8002988:	2105      	movs	r1, #5
 800298a:	f44f 7091 	mov.w	r0, #290	; 0x122
 800298e:	f00c ff57 	bl	800f840 <UG_FillFrame>
			LCD_PutStr(294, 3,  "S", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002992:	2000      	movs	r0, #0
 8002994:	f7fe fd98 	bl	80014c8 <RGB_to_BRG>
 8002998:	4603      	mov	r3, r0
 800299a:	461c      	mov	r4, r3
 800299c:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80029a0:	f7fe fd92 	bl	80014c8 <RGB_to_BRG>
 80029a4:	4603      	mov	r3, r0
 80029a6:	9301      	str	r3, [sp, #4]
 80029a8:	9400      	str	r4, [sp, #0]
 80029aa:	4b45      	ldr	r3, [pc, #276]	; (8002ac0 <update_display+0xb10>)
 80029ac:	4a48      	ldr	r2, [pc, #288]	; (8002ad0 <update_display+0xb20>)
 80029ae:	2103      	movs	r1, #3
 80029b0:	f44f 7093 	mov.w	r0, #294	; 0x126
 80029b4:	f003 ff62 	bl	800687c <LCD_PutStr>
			LCD_PutStr(294, 32,  "T", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80029b8:	2000      	movs	r0, #0
 80029ba:	f7fe fd85 	bl	80014c8 <RGB_to_BRG>
 80029be:	4603      	mov	r3, r0
 80029c0:	461c      	mov	r4, r3
 80029c2:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80029c6:	f7fe fd7f 	bl	80014c8 <RGB_to_BRG>
 80029ca:	4603      	mov	r3, r0
 80029cc:	9301      	str	r3, [sp, #4]
 80029ce:	9400      	str	r4, [sp, #0]
 80029d0:	4b3b      	ldr	r3, [pc, #236]	; (8002ac0 <update_display+0xb10>)
 80029d2:	4a40      	ldr	r2, [pc, #256]	; (8002ad4 <update_display+0xb24>)
 80029d4:	2120      	movs	r1, #32
 80029d6:	f44f 7093 	mov.w	r0, #294	; 0x126
 80029da:	f003 ff4f 	bl	800687c <LCD_PutStr>
			LCD_PutStr(294, 61, "A", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80029de:	2000      	movs	r0, #0
 80029e0:	f7fe fd72 	bl	80014c8 <RGB_to_BRG>
 80029e4:	4603      	mov	r3, r0
 80029e6:	461c      	mov	r4, r3
 80029e8:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80029ec:	f7fe fd6c 	bl	80014c8 <RGB_to_BRG>
 80029f0:	4603      	mov	r3, r0
 80029f2:	9301      	str	r3, [sp, #4]
 80029f4:	9400      	str	r4, [sp, #0]
 80029f6:	4b32      	ldr	r3, [pc, #200]	; (8002ac0 <update_display+0xb10>)
 80029f8:	4a37      	ldr	r2, [pc, #220]	; (8002ad8 <update_display+0xb28>)
 80029fa:	213d      	movs	r1, #61	; 0x3d
 80029fc:	f44f 7093 	mov.w	r0, #294	; 0x126
 8002a00:	f003 ff3c 	bl	800687c <LCD_PutStr>
			LCD_PutStr(294, 90, "N", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002a04:	2000      	movs	r0, #0
 8002a06:	f7fe fd5f 	bl	80014c8 <RGB_to_BRG>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	461c      	mov	r4, r3
 8002a0e:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002a12:	f7fe fd59 	bl	80014c8 <RGB_to_BRG>
 8002a16:	4603      	mov	r3, r0
 8002a18:	9301      	str	r3, [sp, #4]
 8002a1a:	9400      	str	r4, [sp, #0]
 8002a1c:	4b28      	ldr	r3, [pc, #160]	; (8002ac0 <update_display+0xb10>)
 8002a1e:	4a2f      	ldr	r2, [pc, #188]	; (8002adc <update_display+0xb2c>)
 8002a20:	215a      	movs	r1, #90	; 0x5a
 8002a22:	f44f 7093 	mov.w	r0, #294	; 0x126
 8002a26:	f003 ff29 	bl	800687c <LCD_PutStr>
			LCD_PutStr(294, 119, "D", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002a2a:	2000      	movs	r0, #0
 8002a2c:	f7fe fd4c 	bl	80014c8 <RGB_to_BRG>
 8002a30:	4603      	mov	r3, r0
 8002a32:	461c      	mov	r4, r3
 8002a34:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002a38:	f7fe fd46 	bl	80014c8 <RGB_to_BRG>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	9301      	str	r3, [sp, #4]
 8002a40:	9400      	str	r4, [sp, #0]
 8002a42:	4b1f      	ldr	r3, [pc, #124]	; (8002ac0 <update_display+0xb10>)
 8002a44:	4a26      	ldr	r2, [pc, #152]	; (8002ae0 <update_display+0xb30>)
 8002a46:	2177      	movs	r1, #119	; 0x77
 8002a48:	f44f 7093 	mov.w	r0, #294	; 0x126
 8002a4c:	f003 ff16 	bl	800687c <LCD_PutStr>
			LCD_PutStr(294, 148, "B", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002a50:	2000      	movs	r0, #0
 8002a52:	f7fe fd39 	bl	80014c8 <RGB_to_BRG>
 8002a56:	4603      	mov	r3, r0
 8002a58:	461c      	mov	r4, r3
 8002a5a:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002a5e:	f7fe fd33 	bl	80014c8 <RGB_to_BRG>
 8002a62:	4603      	mov	r3, r0
 8002a64:	9301      	str	r3, [sp, #4]
 8002a66:	9400      	str	r4, [sp, #0]
 8002a68:	4b15      	ldr	r3, [pc, #84]	; (8002ac0 <update_display+0xb10>)
 8002a6a:	4a1e      	ldr	r2, [pc, #120]	; (8002ae4 <update_display+0xb34>)
 8002a6c:	2194      	movs	r1, #148	; 0x94
 8002a6e:	f44f 7093 	mov.w	r0, #294	; 0x126
 8002a72:	f003 ff03 	bl	800687c <LCD_PutStr>
			LCD_PutStr(294, 177, "Y", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002a76:	2000      	movs	r0, #0
 8002a78:	f7fe fd26 	bl	80014c8 <RGB_to_BRG>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	461c      	mov	r4, r3
 8002a80:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002a84:	f7fe fd20 	bl	80014c8 <RGB_to_BRG>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	9301      	str	r3, [sp, #4]
 8002a8c:	9400      	str	r4, [sp, #0]
 8002a8e:	4b0c      	ldr	r3, [pc, #48]	; (8002ac0 <update_display+0xb10>)
 8002a90:	4a15      	ldr	r2, [pc, #84]	; (8002ae8 <update_display+0xb38>)
 8002a92:	21b1      	movs	r1, #177	; 0xb1
 8002a94:	f44f 7093 	mov.w	r0, #294	; 0x126
 8002a98:	f003 fef0 	bl	800687c <LCD_PutStr>
			standby_state_written_to_LCD = 1;
 8002a9c:	4b0b      	ldr	r3, [pc, #44]	; (8002acc <update_display+0xb1c>)
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	701a      	strb	r2, [r3, #0]
			sleep_state_written_to_LCD = 0;
 8002aa2:	4b06      	ldr	r3, [pc, #24]	; (8002abc <update_display+0xb0c>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	701a      	strb	r2, [r3, #0]
 8002aa8:	e090      	b.n	8002bcc <update_display+0xc1c>
 8002aaa:	bf00      	nop
 8002aac:	200004b0 	.word	0x200004b0
 8002ab0:	08016150 	.word	0x08016150
 8002ab4:	08015f74 	.word	0x08015f74
 8002ab8:	2000001d 	.word	0x2000001d
 8002abc:	200004d7 	.word	0x200004d7
 8002ac0:	08017120 	.word	0x08017120
 8002ac4:	08015f7c 	.word	0x08015f7c
 8002ac8:	08015f80 	.word	0x08015f80
 8002acc:	200004d8 	.word	0x200004d8
 8002ad0:	08015f84 	.word	0x08015f84
 8002ad4:	08015f88 	.word	0x08015f88
 8002ad8:	08015f8c 	.word	0x08015f8c
 8002adc:	08015f90 	.word	0x08015f90
 8002ae0:	08015f94 	.word	0x08015f94
 8002ae4:	08015f98 	.word	0x08015f98
 8002ae8:	08015f9c 	.word	0x08015f9c
		}
		else if(active_state == RUN){
 8002aec:	4b3e      	ldr	r3, [pc, #248]	; (8002be8 <update_display+0xc38>)
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d16b      	bne.n	8002bcc <update_display+0xc1c>
			UG_FillFrame(290, 226-(PID_output/PID_MAX_OUTPUT)*221, 	310, 	226, 									RGB_to_BRG(C_LIGHT_SKY_BLUE));
 8002af4:	4b3d      	ldr	r3, [pc, #244]	; (8002bec <update_display+0xc3c>)
 8002af6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002afa:	f04f 0200 	mov.w	r2, #0
 8002afe:	4b3c      	ldr	r3, [pc, #240]	; (8002bf0 <update_display+0xc40>)
 8002b00:	f7fd fecc 	bl	800089c <__aeabi_ddiv>
 8002b04:	4602      	mov	r2, r0
 8002b06:	460b      	mov	r3, r1
 8002b08:	4610      	mov	r0, r2
 8002b0a:	4619      	mov	r1, r3
 8002b0c:	a332      	add	r3, pc, #200	; (adr r3, 8002bd8 <update_display+0xc28>)
 8002b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b12:	f7fd fd99 	bl	8000648 <__aeabi_dmul>
 8002b16:	4602      	mov	r2, r0
 8002b18:	460b      	mov	r3, r1
 8002b1a:	f04f 0000 	mov.w	r0, #0
 8002b1e:	4935      	ldr	r1, [pc, #212]	; (8002bf4 <update_display+0xc44>)
 8002b20:	f7fd fbda 	bl	80002d8 <__aeabi_dsub>
 8002b24:	4602      	mov	r2, r0
 8002b26:	460b      	mov	r3, r1
 8002b28:	4610      	mov	r0, r2
 8002b2a:	4619      	mov	r1, r3
 8002b2c:	f7fe f83c 	bl	8000ba8 <__aeabi_d2iz>
 8002b30:	4603      	mov	r3, r0
 8002b32:	b21c      	sxth	r4, r3
 8002b34:	f248 607e 	movw	r0, #34430	; 0x867e
 8002b38:	f7fe fcc6 	bl	80014c8 <RGB_to_BRG>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	9300      	str	r3, [sp, #0]
 8002b40:	23e2      	movs	r3, #226	; 0xe2
 8002b42:	f44f 729b 	mov.w	r2, #310	; 0x136
 8002b46:	4621      	mov	r1, r4
 8002b48:	f44f 7091 	mov.w	r0, #290	; 0x122
 8002b4c:	f00c fe78 	bl	800f840 <UG_FillFrame>
			UG_FillFrame(290, 5, 									310, 	226-(PID_output/PID_MAX_OUTPUT)*211-1, RGB_to_BRG(C_BLACK));
 8002b50:	4b26      	ldr	r3, [pc, #152]	; (8002bec <update_display+0xc3c>)
 8002b52:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b56:	f04f 0200 	mov.w	r2, #0
 8002b5a:	4b25      	ldr	r3, [pc, #148]	; (8002bf0 <update_display+0xc40>)
 8002b5c:	f7fd fe9e 	bl	800089c <__aeabi_ddiv>
 8002b60:	4602      	mov	r2, r0
 8002b62:	460b      	mov	r3, r1
 8002b64:	4610      	mov	r0, r2
 8002b66:	4619      	mov	r1, r3
 8002b68:	a31d      	add	r3, pc, #116	; (adr r3, 8002be0 <update_display+0xc30>)
 8002b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b6e:	f7fd fd6b 	bl	8000648 <__aeabi_dmul>
 8002b72:	4602      	mov	r2, r0
 8002b74:	460b      	mov	r3, r1
 8002b76:	f04f 0000 	mov.w	r0, #0
 8002b7a:	491e      	ldr	r1, [pc, #120]	; (8002bf4 <update_display+0xc44>)
 8002b7c:	f7fd fbac 	bl	80002d8 <__aeabi_dsub>
 8002b80:	4602      	mov	r2, r0
 8002b82:	460b      	mov	r3, r1
 8002b84:	4610      	mov	r0, r2
 8002b86:	4619      	mov	r1, r3
 8002b88:	f04f 0200 	mov.w	r2, #0
 8002b8c:	4b1a      	ldr	r3, [pc, #104]	; (8002bf8 <update_display+0xc48>)
 8002b8e:	f7fd fba3 	bl	80002d8 <__aeabi_dsub>
 8002b92:	4602      	mov	r2, r0
 8002b94:	460b      	mov	r3, r1
 8002b96:	4610      	mov	r0, r2
 8002b98:	4619      	mov	r1, r3
 8002b9a:	f7fe f805 	bl	8000ba8 <__aeabi_d2iz>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	b21c      	sxth	r4, r3
 8002ba2:	2000      	movs	r0, #0
 8002ba4:	f7fe fc90 	bl	80014c8 <RGB_to_BRG>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	9300      	str	r3, [sp, #0]
 8002bac:	4623      	mov	r3, r4
 8002bae:	f44f 729b 	mov.w	r2, #310	; 0x136
 8002bb2:	2105      	movs	r1, #5
 8002bb4:	f44f 7091 	mov.w	r0, #290	; 0x122
 8002bb8:	f00c fe42 	bl	800f840 <UG_FillFrame>
			standby_state_written_to_LCD = 0;
 8002bbc:	4b0f      	ldr	r3, [pc, #60]	; (8002bfc <update_display+0xc4c>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	701a      	strb	r2, [r3, #0]
			sleep_state_written_to_LCD = 0;
 8002bc2:	4b0f      	ldr	r3, [pc, #60]	; (8002c00 <update_display+0xc50>)
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8002bc8:	e000      	b.n	8002bcc <update_display+0xc1c>
	if((flash_values.screen_rotation == 0) || (flash_values.screen_rotation == 2)){
 8002bca:	bf00      	nop
}
 8002bcc:	bf00      	nop
 8002bce:	3704      	adds	r7, #4
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd90      	pop	{r4, r7, pc}
 8002bd4:	f3af 8000 	nop.w
 8002bd8:	00000000 	.word	0x00000000
 8002bdc:	406ba000 	.word	0x406ba000
 8002be0:	00000000 	.word	0x00000000
 8002be4:	406a6000 	.word	0x406a6000
 8002be8:	2000001d 	.word	0x2000001d
 8002bec:	200005f8 	.word	0x200005f8
 8002bf0:	407f4000 	.word	0x407f4000
 8002bf4:	406c4000 	.word	0x406c4000
 8002bf8:	3ff00000 	.word	0x3ff00000
 8002bfc:	200004d8 	.word	0x200004d8
 8002c00:	200004d7 	.word	0x200004d7

08002c04 <LCD_draw_main_screen>:

void LCD_draw_main_screen(){
 8002c04:	b590      	push	{r4, r7, lr}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af02      	add	r7, sp, #8
	if((flash_values.screen_rotation == 0) || (flash_values.screen_rotation == 2)){
 8002c0a:	4bd8      	ldr	r3, [pc, #864]	; (8002f6c <LCD_draw_main_screen+0x368>)
 8002c0c:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002c10:	f04f 0200 	mov.w	r2, #0
 8002c14:	f04f 0300 	mov.w	r3, #0
 8002c18:	f7fd ff7e 	bl	8000b18 <__aeabi_dcmpeq>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d10c      	bne.n	8002c3c <LCD_draw_main_screen+0x38>
 8002c22:	4bd2      	ldr	r3, [pc, #840]	; (8002f6c <LCD_draw_main_screen+0x368>)
 8002c24:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002c28:	f04f 0200 	mov.w	r2, #0
 8002c2c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002c30:	f7fd ff72 	bl	8000b18 <__aeabi_dcmpeq>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	f000 81b6 	beq.w	8002fa8 <LCD_draw_main_screen+0x3a4>
		UG_FillScreen(RGB_to_BRG(C_BLACK));
 8002c3c:	2000      	movs	r0, #0
 8002c3e:	f7fe fc43 	bl	80014c8 <RGB_to_BRG>
 8002c42:	4603      	mov	r3, r0
 8002c44:	4618      	mov	r0, r3
 8002c46:	f00c fdd7 	bl	800f7f8 <UG_FillScreen>

		LCD_PutStr(53, 12, "AxxSolder", FONT_arial_19X22, RGB_to_BRG(C_YELLOW), RGB_to_BRG(C_BLACK));
 8002c4a:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8002c4e:	f7fe fc3b 	bl	80014c8 <RGB_to_BRG>
 8002c52:	4603      	mov	r3, r0
 8002c54:	461c      	mov	r4, r3
 8002c56:	2000      	movs	r0, #0
 8002c58:	f7fe fc36 	bl	80014c8 <RGB_to_BRG>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	9301      	str	r3, [sp, #4]
 8002c60:	9400      	str	r4, [sp, #0]
 8002c62:	4bc3      	ldr	r3, [pc, #780]	; (8002f70 <LCD_draw_main_screen+0x36c>)
 8002c64:	4ac3      	ldr	r2, [pc, #780]	; (8002f74 <LCD_draw_main_screen+0x370>)
 8002c66:	210c      	movs	r1, #12
 8002c68:	2035      	movs	r0, #53	; 0x35
 8002c6a:	f003 fe07 	bl	800687c <LCD_PutStr>
		LCD_DrawLine(0,40,240,40,RGB_to_BRG(C_YELLOW));
 8002c6e:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8002c72:	f7fe fc29 	bl	80014c8 <RGB_to_BRG>
 8002c76:	4603      	mov	r3, r0
 8002c78:	9300      	str	r3, [sp, #0]
 8002c7a:	2328      	movs	r3, #40	; 0x28
 8002c7c:	22f0      	movs	r2, #240	; 0xf0
 8002c7e:	2128      	movs	r1, #40	; 0x28
 8002c80:	2000      	movs	r0, #0
 8002c82:	f003 fdbd 	bl	8006800 <LCD_DrawLine>
		LCD_DrawLine(0,41,240,41,RGB_to_BRG(C_YELLOW));
 8002c86:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8002c8a:	f7fe fc1d 	bl	80014c8 <RGB_to_BRG>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	9300      	str	r3, [sp, #0]
 8002c92:	2329      	movs	r3, #41	; 0x29
 8002c94:	22f0      	movs	r2, #240	; 0xf0
 8002c96:	2129      	movs	r1, #41	; 0x29
 8002c98:	2000      	movs	r0, #0
 8002c9a:	f003 fdb1 	bl	8006800 <LCD_DrawLine>
		LCD_DrawLine(0,42,240,42,RGB_to_BRG(C_YELLOW));
 8002c9e:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8002ca2:	f7fe fc11 	bl	80014c8 <RGB_to_BRG>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	9300      	str	r3, [sp, #0]
 8002caa:	232a      	movs	r3, #42	; 0x2a
 8002cac:	22f0      	movs	r2, #240	; 0xf0
 8002cae:	212a      	movs	r1, #42	; 0x2a
 8002cb0:	2000      	movs	r0, #0
 8002cb2:	f003 fda5 	bl	8006800 <LCD_DrawLine>


		LCD_PutStr(14, 50, "Set temp", FONT_arial_20X23, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002cb6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002cba:	f7fe fc05 	bl	80014c8 <RGB_to_BRG>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	461c      	mov	r4, r3
 8002cc2:	2000      	movs	r0, #0
 8002cc4:	f7fe fc00 	bl	80014c8 <RGB_to_BRG>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	9301      	str	r3, [sp, #4]
 8002ccc:	9400      	str	r4, [sp, #0]
 8002cce:	4baa      	ldr	r3, [pc, #680]	; (8002f78 <LCD_draw_main_screen+0x374>)
 8002cd0:	4aaa      	ldr	r2, [pc, #680]	; (8002f7c <LCD_draw_main_screen+0x378>)
 8002cd2:	2132      	movs	r1, #50	; 0x32
 8002cd4:	200e      	movs	r0, #14
 8002cd6:	f003 fdd1 	bl	800687c <LCD_PutStr>
		UG_DrawCircle(120, 85, 5, RGB_to_BRG(C_WHITE));
 8002cda:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002cde:	f7fe fbf3 	bl	80014c8 <RGB_to_BRG>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2205      	movs	r2, #5
 8002ce6:	2155      	movs	r1, #85	; 0x55
 8002ce8:	2078      	movs	r0, #120	; 0x78
 8002cea:	f00c fe63 	bl	800f9b4 <UG_DrawCircle>
		UG_DrawCircle(120, 85, 4, RGB_to_BRG(C_WHITE));
 8002cee:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002cf2:	f7fe fbe9 	bl	80014c8 <RGB_to_BRG>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2204      	movs	r2, #4
 8002cfa:	2155      	movs	r1, #85	; 0x55
 8002cfc:	2078      	movs	r0, #120	; 0x78
 8002cfe:	f00c fe59 	bl	800f9b4 <UG_DrawCircle>
		UG_DrawCircle(120, 85, 3, RGB_to_BRG(C_WHITE));
 8002d02:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002d06:	f7fe fbdf 	bl	80014c8 <RGB_to_BRG>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2203      	movs	r2, #3
 8002d0e:	2155      	movs	r1, #85	; 0x55
 8002d10:	2078      	movs	r0, #120	; 0x78
 8002d12:	f00c fe4f 	bl	800f9b4 <UG_DrawCircle>
		LCD_PutStr(130, 75, "C", FONT_arial_36X44_C, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002d16:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002d1a:	f7fe fbd5 	bl	80014c8 <RGB_to_BRG>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	461c      	mov	r4, r3
 8002d22:	2000      	movs	r0, #0
 8002d24:	f7fe fbd0 	bl	80014c8 <RGB_to_BRG>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	9301      	str	r3, [sp, #4]
 8002d2c:	9400      	str	r4, [sp, #0]
 8002d2e:	4b94      	ldr	r3, [pc, #592]	; (8002f80 <LCD_draw_main_screen+0x37c>)
 8002d30:	4a94      	ldr	r2, [pc, #592]	; (8002f84 <LCD_draw_main_screen+0x380>)
 8002d32:	214b      	movs	r1, #75	; 0x4b
 8002d34:	2082      	movs	r0, #130	; 0x82
 8002d36:	f003 fda1 	bl	800687c <LCD_PutStr>


		LCD_PutStr(14, 140, "Actual temp", FONT_arial_20X23, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002d3a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002d3e:	f7fe fbc3 	bl	80014c8 <RGB_to_BRG>
 8002d42:	4603      	mov	r3, r0
 8002d44:	461c      	mov	r4, r3
 8002d46:	2000      	movs	r0, #0
 8002d48:	f7fe fbbe 	bl	80014c8 <RGB_to_BRG>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	9301      	str	r3, [sp, #4]
 8002d50:	9400      	str	r4, [sp, #0]
 8002d52:	4b89      	ldr	r3, [pc, #548]	; (8002f78 <LCD_draw_main_screen+0x374>)
 8002d54:	4a8c      	ldr	r2, [pc, #560]	; (8002f88 <LCD_draw_main_screen+0x384>)
 8002d56:	218c      	movs	r1, #140	; 0x8c
 8002d58:	200e      	movs	r0, #14
 8002d5a:	f003 fd8f 	bl	800687c <LCD_PutStr>
		UG_DrawCircle(120, 175, 5, RGB_to_BRG(C_WHITE));
 8002d5e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002d62:	f7fe fbb1 	bl	80014c8 <RGB_to_BRG>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2205      	movs	r2, #5
 8002d6a:	21af      	movs	r1, #175	; 0xaf
 8002d6c:	2078      	movs	r0, #120	; 0x78
 8002d6e:	f00c fe21 	bl	800f9b4 <UG_DrawCircle>
		UG_DrawCircle(120, 175, 4, RGB_to_BRG(C_WHITE));
 8002d72:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002d76:	f7fe fba7 	bl	80014c8 <RGB_to_BRG>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2204      	movs	r2, #4
 8002d7e:	21af      	movs	r1, #175	; 0xaf
 8002d80:	2078      	movs	r0, #120	; 0x78
 8002d82:	f00c fe17 	bl	800f9b4 <UG_DrawCircle>
		UG_DrawCircle(120, 175, 3, RGB_to_BRG(C_WHITE));
 8002d86:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002d8a:	f7fe fb9d 	bl	80014c8 <RGB_to_BRG>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2203      	movs	r2, #3
 8002d92:	21af      	movs	r1, #175	; 0xaf
 8002d94:	2078      	movs	r0, #120	; 0x78
 8002d96:	f00c fe0d 	bl	800f9b4 <UG_DrawCircle>
		LCD_PutStr(130, 165, "C", FONT_arial_36X44_C, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002d9a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002d9e:	f7fe fb93 	bl	80014c8 <RGB_to_BRG>
 8002da2:	4603      	mov	r3, r0
 8002da4:	461c      	mov	r4, r3
 8002da6:	2000      	movs	r0, #0
 8002da8:	f7fe fb8e 	bl	80014c8 <RGB_to_BRG>
 8002dac:	4603      	mov	r3, r0
 8002dae:	9301      	str	r3, [sp, #4]
 8002db0:	9400      	str	r4, [sp, #0]
 8002db2:	4b73      	ldr	r3, [pc, #460]	; (8002f80 <LCD_draw_main_screen+0x37c>)
 8002db4:	4a73      	ldr	r2, [pc, #460]	; (8002f84 <LCD_draw_main_screen+0x380>)
 8002db6:	21a5      	movs	r1, #165	; 0xa5
 8002db8:	2082      	movs	r0, #130	; 0x82
 8002dba:	f003 fd5f 	bl	800687c <LCD_PutStr>

		UG_DrawFrame(6, 134, 182, 220, RGB_to_BRG(C_WHITE));
 8002dbe:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002dc2:	f7fe fb81 	bl	80014c8 <RGB_to_BRG>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	9300      	str	r3, [sp, #0]
 8002dca:	23dc      	movs	r3, #220	; 0xdc
 8002dcc:	22b6      	movs	r2, #182	; 0xb6
 8002dce:	2186      	movs	r1, #134	; 0x86
 8002dd0:	2006      	movs	r0, #6
 8002dd2:	f00c fda7 	bl	800f924 <UG_DrawFrame>
		UG_DrawFrame(5, 133, 183, 221, RGB_to_BRG(C_WHITE));
 8002dd6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002dda:	f7fe fb75 	bl	80014c8 <RGB_to_BRG>
 8002dde:	4603      	mov	r3, r0
 8002de0:	9300      	str	r3, [sp, #0]
 8002de2:	23dd      	movs	r3, #221	; 0xdd
 8002de4:	22b7      	movs	r2, #183	; 0xb7
 8002de6:	2185      	movs	r1, #133	; 0x85
 8002de8:	2005      	movs	r0, #5
 8002dea:	f00c fd9b 	bl	800f924 <UG_DrawFrame>

		LCD_PutStr(6, 235, "Handle type:", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002dee:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002df2:	f7fe fb69 	bl	80014c8 <RGB_to_BRG>
 8002df6:	4603      	mov	r3, r0
 8002df8:	461c      	mov	r4, r3
 8002dfa:	2000      	movs	r0, #0
 8002dfc:	f7fe fb64 	bl	80014c8 <RGB_to_BRG>
 8002e00:	4603      	mov	r3, r0
 8002e02:	9301      	str	r3, [sp, #4]
 8002e04:	9400      	str	r4, [sp, #0]
 8002e06:	4b61      	ldr	r3, [pc, #388]	; (8002f8c <LCD_draw_main_screen+0x388>)
 8002e08:	4a61      	ldr	r2, [pc, #388]	; (8002f90 <LCD_draw_main_screen+0x38c>)
 8002e0a:	21eb      	movs	r1, #235	; 0xeb
 8002e0c:	2006      	movs	r0, #6
 8002e0e:	f003 fd35 	bl	800687c <LCD_PutStr>
		LCD_PutStr(6, 255, "Input voltage:           V", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002e12:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002e16:	f7fe fb57 	bl	80014c8 <RGB_to_BRG>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	461c      	mov	r4, r3
 8002e1e:	2000      	movs	r0, #0
 8002e20:	f7fe fb52 	bl	80014c8 <RGB_to_BRG>
 8002e24:	4603      	mov	r3, r0
 8002e26:	9301      	str	r3, [sp, #4]
 8002e28:	9400      	str	r4, [sp, #0]
 8002e2a:	4b58      	ldr	r3, [pc, #352]	; (8002f8c <LCD_draw_main_screen+0x388>)
 8002e2c:	4a59      	ldr	r2, [pc, #356]	; (8002f94 <LCD_draw_main_screen+0x390>)
 8002e2e:	21ff      	movs	r1, #255	; 0xff
 8002e30:	2006      	movs	r0, #6
 8002e32:	f003 fd23 	bl	800687c <LCD_PutStr>
		LCD_PutStr(6, 275, "MCU temp:              deg C", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002e36:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002e3a:	f7fe fb45 	bl	80014c8 <RGB_to_BRG>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	461c      	mov	r4, r3
 8002e42:	2000      	movs	r0, #0
 8002e44:	f7fe fb40 	bl	80014c8 <RGB_to_BRG>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	9301      	str	r3, [sp, #4]
 8002e4c:	9400      	str	r4, [sp, #0]
 8002e4e:	4b4f      	ldr	r3, [pc, #316]	; (8002f8c <LCD_draw_main_screen+0x388>)
 8002e50:	4a51      	ldr	r2, [pc, #324]	; (8002f98 <LCD_draw_main_screen+0x394>)
 8002e52:	f240 1113 	movw	r1, #275	; 0x113
 8002e56:	2006      	movs	r0, #6
 8002e58:	f003 fd10 	bl	800687c <LCD_PutStr>

		UG_DrawLine(2, 296, 240, 296, RGB_to_BRG(C_DARK_SEA_GREEN));
 8002e5c:	f648 50d1 	movw	r0, #36305	; 0x8dd1
 8002e60:	f7fe fb32 	bl	80014c8 <RGB_to_BRG>
 8002e64:	4603      	mov	r3, r0
 8002e66:	9300      	str	r3, [sp, #0]
 8002e68:	f44f 7394 	mov.w	r3, #296	; 0x128
 8002e6c:	22f0      	movs	r2, #240	; 0xf0
 8002e6e:	f44f 7194 	mov.w	r1, #296	; 0x128
 8002e72:	2002      	movs	r0, #2
 8002e74:	f00c fe84 	bl	800fb80 <UG_DrawLine>
		UG_DrawLine(2, 297, 240, 297, RGB_to_BRG(C_DARK_SEA_GREEN));
 8002e78:	f648 50d1 	movw	r0, #36305	; 0x8dd1
 8002e7c:	f7fe fb24 	bl	80014c8 <RGB_to_BRG>
 8002e80:	4603      	mov	r3, r0
 8002e82:	9300      	str	r3, [sp, #0]
 8002e84:	f240 1329 	movw	r3, #297	; 0x129
 8002e88:	22f0      	movs	r2, #240	; 0xf0
 8002e8a:	f240 1129 	movw	r1, #297	; 0x129
 8002e8e:	2002      	movs	r0, #2
 8002e90:	f00c fe76 	bl	800fb80 <UG_DrawLine>


		LCD_PutStr(6, 301, "PRESETS", FONT_arial_20X23, RGB_to_BRG(C_DARK_SEA_GREEN), RGB_to_BRG(C_BLACK));
 8002e94:	f648 50d1 	movw	r0, #36305	; 0x8dd1
 8002e98:	f7fe fb16 	bl	80014c8 <RGB_to_BRG>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	461c      	mov	r4, r3
 8002ea0:	2000      	movs	r0, #0
 8002ea2:	f7fe fb11 	bl	80014c8 <RGB_to_BRG>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	9301      	str	r3, [sp, #4]
 8002eaa:	9400      	str	r4, [sp, #0]
 8002eac:	4b32      	ldr	r3, [pc, #200]	; (8002f78 <LCD_draw_main_screen+0x374>)
 8002eae:	4a3b      	ldr	r2, [pc, #236]	; (8002f9c <LCD_draw_main_screen+0x398>)
 8002eb0:	f240 112d 	movw	r1, #301	; 0x12d
 8002eb4:	2006      	movs	r0, #6
 8002eb6:	f003 fce1 	bl	800687c <LCD_PutStr>
		memset(&buffer, '\0', sizeof(buffer));
 8002eba:	2228      	movs	r2, #40	; 0x28
 8002ebc:	2100      	movs	r1, #0
 8002ebe:	4838      	ldr	r0, [pc, #224]	; (8002fa0 <LCD_draw_main_screen+0x39c>)
 8002ec0:	f00f fa65 	bl	801238e <memset>
		sprintf(buffer, "%.0f", flash_values.preset_temp_1);
 8002ec4:	4b29      	ldr	r3, [pc, #164]	; (8002f6c <LCD_draw_main_screen+0x368>)
 8002ec6:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002eca:	4936      	ldr	r1, [pc, #216]	; (8002fa4 <LCD_draw_main_screen+0x3a0>)
 8002ecc:	4834      	ldr	r0, [pc, #208]	; (8002fa0 <LCD_draw_main_screen+0x39c>)
 8002ece:	f00f f9fb 	bl	80122c8 <siprintf>
		LCD_PutStr(130, 301, buffer, FONT_arial_20X23, RGB_to_BRG(C_DARK_SEA_GREEN), RGB_to_BRG(C_BLACK));
 8002ed2:	f648 50d1 	movw	r0, #36305	; 0x8dd1
 8002ed6:	f7fe faf7 	bl	80014c8 <RGB_to_BRG>
 8002eda:	4603      	mov	r3, r0
 8002edc:	461c      	mov	r4, r3
 8002ede:	2000      	movs	r0, #0
 8002ee0:	f7fe faf2 	bl	80014c8 <RGB_to_BRG>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	9301      	str	r3, [sp, #4]
 8002ee8:	9400      	str	r4, [sp, #0]
 8002eea:	4b23      	ldr	r3, [pc, #140]	; (8002f78 <LCD_draw_main_screen+0x374>)
 8002eec:	4a2c      	ldr	r2, [pc, #176]	; (8002fa0 <LCD_draw_main_screen+0x39c>)
 8002eee:	f240 112d 	movw	r1, #301	; 0x12d
 8002ef2:	2082      	movs	r0, #130	; 0x82
 8002ef4:	f003 fcc2 	bl	800687c <LCD_PutStr>
		memset(&buffer, '\0', sizeof(buffer));
 8002ef8:	2228      	movs	r2, #40	; 0x28
 8002efa:	2100      	movs	r1, #0
 8002efc:	4828      	ldr	r0, [pc, #160]	; (8002fa0 <LCD_draw_main_screen+0x39c>)
 8002efe:	f00f fa46 	bl	801238e <memset>
		sprintf(buffer, "%.0f", flash_values.preset_temp_2);
 8002f02:	4b1a      	ldr	r3, [pc, #104]	; (8002f6c <LCD_draw_main_screen+0x368>)
 8002f04:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002f08:	4926      	ldr	r1, [pc, #152]	; (8002fa4 <LCD_draw_main_screen+0x3a0>)
 8002f0a:	4825      	ldr	r0, [pc, #148]	; (8002fa0 <LCD_draw_main_screen+0x39c>)
 8002f0c:	f00f f9dc 	bl	80122c8 <siprintf>
		LCD_PutStr(190, 301, buffer, FONT_arial_20X23, RGB_to_BRG(C_DARK_SEA_GREEN), RGB_to_BRG(C_BLACK));
 8002f10:	f648 50d1 	movw	r0, #36305	; 0x8dd1
 8002f14:	f7fe fad8 	bl	80014c8 <RGB_to_BRG>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	461c      	mov	r4, r3
 8002f1c:	2000      	movs	r0, #0
 8002f1e:	f7fe fad3 	bl	80014c8 <RGB_to_BRG>
 8002f22:	4603      	mov	r3, r0
 8002f24:	9301      	str	r3, [sp, #4]
 8002f26:	9400      	str	r4, [sp, #0]
 8002f28:	4b13      	ldr	r3, [pc, #76]	; (8002f78 <LCD_draw_main_screen+0x374>)
 8002f2a:	4a1d      	ldr	r2, [pc, #116]	; (8002fa0 <LCD_draw_main_screen+0x39c>)
 8002f2c:	f240 112d 	movw	r1, #301	; 0x12d
 8002f30:	20be      	movs	r0, #190	; 0xbe
 8002f32:	f003 fca3 	bl	800687c <LCD_PutStr>

		UG_DrawFrame(208, 53, 232, 289, RGB_to_BRG(C_WHITE));
 8002f36:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002f3a:	f7fe fac5 	bl	80014c8 <RGB_to_BRG>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	9300      	str	r3, [sp, #0]
 8002f42:	f240 1321 	movw	r3, #289	; 0x121
 8002f46:	22e8      	movs	r2, #232	; 0xe8
 8002f48:	2135      	movs	r1, #53	; 0x35
 8002f4a:	20d0      	movs	r0, #208	; 0xd0
 8002f4c:	f00c fcea 	bl	800f924 <UG_DrawFrame>
		UG_DrawFrame(209, 54, 231, 288, RGB_to_BRG(C_WHITE));
 8002f50:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002f54:	f7fe fab8 	bl	80014c8 <RGB_to_BRG>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	9300      	str	r3, [sp, #0]
 8002f5c:	f44f 7390 	mov.w	r3, #288	; 0x120
 8002f60:	22e7      	movs	r2, #231	; 0xe7
 8002f62:	2136      	movs	r1, #54	; 0x36
 8002f64:	20d1      	movs	r0, #209	; 0xd1
 8002f66:	f00c fcdd 	bl	800f924 <UG_DrawFrame>
	if((flash_values.screen_rotation == 0) || (flash_values.screen_rotation == 2)){
 8002f6a:	e113      	b.n	8003194 <LCD_draw_main_screen+0x590>
 8002f6c:	200005a0 	.word	0x200005a0
 8002f70:	08016eec 	.word	0x08016eec
 8002f74:	08015fa0 	.word	0x08015fa0
 8002f78:	08017120 	.word	0x08017120
 8002f7c:	08015fac 	.word	0x08015fac
 8002f80:	08018030 	.word	0x08018030
 8002f84:	08015fb8 	.word	0x08015fb8
 8002f88:	08015fbc 	.word	0x08015fbc
 8002f8c:	08016150 	.word	0x08016150
 8002f90:	08015fc8 	.word	0x08015fc8
 8002f94:	08015fd8 	.word	0x08015fd8
 8002f98:	08015ff4 	.word	0x08015ff4
 8002f9c:	08016014 	.word	0x08016014
 8002fa0:	200004f8 	.word	0x200004f8
 8002fa4:	08015f40 	.word	0x08015f40
	}
	else{
		UG_FillScreen(RGB_to_BRG(C_BLACK));
 8002fa8:	2000      	movs	r0, #0
 8002faa:	f7fe fa8d 	bl	80014c8 <RGB_to_BRG>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f00c fc21 	bl	800f7f8 <UG_FillScreen>

		LCD_PutStr(14, 5, "Set temp", FONT_arial_20X23, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002fb6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002fba:	f7fe fa85 	bl	80014c8 <RGB_to_BRG>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	461c      	mov	r4, r3
 8002fc2:	2000      	movs	r0, #0
 8002fc4:	f7fe fa80 	bl	80014c8 <RGB_to_BRG>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	9301      	str	r3, [sp, #4]
 8002fcc:	9400      	str	r4, [sp, #0]
 8002fce:	4b73      	ldr	r3, [pc, #460]	; (800319c <LCD_draw_main_screen+0x598>)
 8002fd0:	4a73      	ldr	r2, [pc, #460]	; (80031a0 <LCD_draw_main_screen+0x59c>)
 8002fd2:	2105      	movs	r1, #5
 8002fd4:	200e      	movs	r0, #14
 8002fd6:	f003 fc51 	bl	800687c <LCD_PutStr>
		UG_DrawCircle(120, 40, 5, RGB_to_BRG(C_WHITE));
 8002fda:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002fde:	f7fe fa73 	bl	80014c8 <RGB_to_BRG>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	2205      	movs	r2, #5
 8002fe6:	2128      	movs	r1, #40	; 0x28
 8002fe8:	2078      	movs	r0, #120	; 0x78
 8002fea:	f00c fce3 	bl	800f9b4 <UG_DrawCircle>
		UG_DrawCircle(120, 40, 4, RGB_to_BRG(C_WHITE));
 8002fee:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002ff2:	f7fe fa69 	bl	80014c8 <RGB_to_BRG>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	2204      	movs	r2, #4
 8002ffa:	2128      	movs	r1, #40	; 0x28
 8002ffc:	2078      	movs	r0, #120	; 0x78
 8002ffe:	f00c fcd9 	bl	800f9b4 <UG_DrawCircle>
		UG_DrawCircle(120, 40, 3, RGB_to_BRG(C_WHITE));
 8003002:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003006:	f7fe fa5f 	bl	80014c8 <RGB_to_BRG>
 800300a:	4603      	mov	r3, r0
 800300c:	2203      	movs	r2, #3
 800300e:	2128      	movs	r1, #40	; 0x28
 8003010:	2078      	movs	r0, #120	; 0x78
 8003012:	f00c fccf 	bl	800f9b4 <UG_DrawCircle>
		LCD_PutStr(130, 30, "C", FONT_arial_36X44_C, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8003016:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800301a:	f7fe fa55 	bl	80014c8 <RGB_to_BRG>
 800301e:	4603      	mov	r3, r0
 8003020:	461c      	mov	r4, r3
 8003022:	2000      	movs	r0, #0
 8003024:	f7fe fa50 	bl	80014c8 <RGB_to_BRG>
 8003028:	4603      	mov	r3, r0
 800302a:	9301      	str	r3, [sp, #4]
 800302c:	9400      	str	r4, [sp, #0]
 800302e:	4b5d      	ldr	r3, [pc, #372]	; (80031a4 <LCD_draw_main_screen+0x5a0>)
 8003030:	4a5d      	ldr	r2, [pc, #372]	; (80031a8 <LCD_draw_main_screen+0x5a4>)
 8003032:	211e      	movs	r1, #30
 8003034:	2082      	movs	r0, #130	; 0x82
 8003036:	f003 fc21 	bl	800687c <LCD_PutStr>


		LCD_PutStr(14, 95, "Actual temp", FONT_arial_20X23, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 800303a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800303e:	f7fe fa43 	bl	80014c8 <RGB_to_BRG>
 8003042:	4603      	mov	r3, r0
 8003044:	461c      	mov	r4, r3
 8003046:	2000      	movs	r0, #0
 8003048:	f7fe fa3e 	bl	80014c8 <RGB_to_BRG>
 800304c:	4603      	mov	r3, r0
 800304e:	9301      	str	r3, [sp, #4]
 8003050:	9400      	str	r4, [sp, #0]
 8003052:	4b52      	ldr	r3, [pc, #328]	; (800319c <LCD_draw_main_screen+0x598>)
 8003054:	4a55      	ldr	r2, [pc, #340]	; (80031ac <LCD_draw_main_screen+0x5a8>)
 8003056:	215f      	movs	r1, #95	; 0x5f
 8003058:	200e      	movs	r0, #14
 800305a:	f003 fc0f 	bl	800687c <LCD_PutStr>
		UG_DrawCircle(120, 130, 5, RGB_to_BRG(C_WHITE));
 800305e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003062:	f7fe fa31 	bl	80014c8 <RGB_to_BRG>
 8003066:	4603      	mov	r3, r0
 8003068:	2205      	movs	r2, #5
 800306a:	2182      	movs	r1, #130	; 0x82
 800306c:	2078      	movs	r0, #120	; 0x78
 800306e:	f00c fca1 	bl	800f9b4 <UG_DrawCircle>
		UG_DrawCircle(120, 130, 4, RGB_to_BRG(C_WHITE));
 8003072:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003076:	f7fe fa27 	bl	80014c8 <RGB_to_BRG>
 800307a:	4603      	mov	r3, r0
 800307c:	2204      	movs	r2, #4
 800307e:	2182      	movs	r1, #130	; 0x82
 8003080:	2078      	movs	r0, #120	; 0x78
 8003082:	f00c fc97 	bl	800f9b4 <UG_DrawCircle>
		UG_DrawCircle(120, 130, 3, RGB_to_BRG(C_WHITE));
 8003086:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800308a:	f7fe fa1d 	bl	80014c8 <RGB_to_BRG>
 800308e:	4603      	mov	r3, r0
 8003090:	2203      	movs	r2, #3
 8003092:	2182      	movs	r1, #130	; 0x82
 8003094:	2078      	movs	r0, #120	; 0x78
 8003096:	f00c fc8d 	bl	800f9b4 <UG_DrawCircle>
		LCD_PutStr(130, 120, "C", FONT_arial_36X44_C, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 800309a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800309e:	f7fe fa13 	bl	80014c8 <RGB_to_BRG>
 80030a2:	4603      	mov	r3, r0
 80030a4:	461c      	mov	r4, r3
 80030a6:	2000      	movs	r0, #0
 80030a8:	f7fe fa0e 	bl	80014c8 <RGB_to_BRG>
 80030ac:	4603      	mov	r3, r0
 80030ae:	9301      	str	r3, [sp, #4]
 80030b0:	9400      	str	r4, [sp, #0]
 80030b2:	4b3c      	ldr	r3, [pc, #240]	; (80031a4 <LCD_draw_main_screen+0x5a0>)
 80030b4:	4a3c      	ldr	r2, [pc, #240]	; (80031a8 <LCD_draw_main_screen+0x5a4>)
 80030b6:	2178      	movs	r1, #120	; 0x78
 80030b8:	2082      	movs	r0, #130	; 0x82
 80030ba:	f003 fbdf 	bl	800687c <LCD_PutStr>

		UG_DrawFrame(6, 89, 182,175, RGB_to_BRG(C_WHITE));
 80030be:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80030c2:	f7fe fa01 	bl	80014c8 <RGB_to_BRG>
 80030c6:	4603      	mov	r3, r0
 80030c8:	9300      	str	r3, [sp, #0]
 80030ca:	23af      	movs	r3, #175	; 0xaf
 80030cc:	22b6      	movs	r2, #182	; 0xb6
 80030ce:	2159      	movs	r1, #89	; 0x59
 80030d0:	2006      	movs	r0, #6
 80030d2:	f00c fc27 	bl	800f924 <UG_DrawFrame>
		UG_DrawFrame(5, 88, 183, 176, RGB_to_BRG(C_WHITE));
 80030d6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80030da:	f7fe f9f5 	bl	80014c8 <RGB_to_BRG>
 80030de:	4603      	mov	r3, r0
 80030e0:	9300      	str	r3, [sp, #0]
 80030e2:	23b0      	movs	r3, #176	; 0xb0
 80030e4:	22b7      	movs	r2, #183	; 0xb7
 80030e6:	2158      	movs	r1, #88	; 0x58
 80030e8:	2005      	movs	r0, #5
 80030ea:	f00c fc1b 	bl	800f924 <UG_DrawFrame>

		LCD_PutStr(6, 180, "Handle type:", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 80030ee:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80030f2:	f7fe f9e9 	bl	80014c8 <RGB_to_BRG>
 80030f6:	4603      	mov	r3, r0
 80030f8:	461c      	mov	r4, r3
 80030fa:	2000      	movs	r0, #0
 80030fc:	f7fe f9e4 	bl	80014c8 <RGB_to_BRG>
 8003100:	4603      	mov	r3, r0
 8003102:	9301      	str	r3, [sp, #4]
 8003104:	9400      	str	r4, [sp, #0]
 8003106:	4b2a      	ldr	r3, [pc, #168]	; (80031b0 <LCD_draw_main_screen+0x5ac>)
 8003108:	4a2a      	ldr	r2, [pc, #168]	; (80031b4 <LCD_draw_main_screen+0x5b0>)
 800310a:	21b4      	movs	r1, #180	; 0xb4
 800310c:	2006      	movs	r0, #6
 800310e:	f003 fbb5 	bl	800687c <LCD_PutStr>
		LCD_PutStr(6, 195, "Input voltage:           V", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8003112:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003116:	f7fe f9d7 	bl	80014c8 <RGB_to_BRG>
 800311a:	4603      	mov	r3, r0
 800311c:	461c      	mov	r4, r3
 800311e:	2000      	movs	r0, #0
 8003120:	f7fe f9d2 	bl	80014c8 <RGB_to_BRG>
 8003124:	4603      	mov	r3, r0
 8003126:	9301      	str	r3, [sp, #4]
 8003128:	9400      	str	r4, [sp, #0]
 800312a:	4b21      	ldr	r3, [pc, #132]	; (80031b0 <LCD_draw_main_screen+0x5ac>)
 800312c:	4a22      	ldr	r2, [pc, #136]	; (80031b8 <LCD_draw_main_screen+0x5b4>)
 800312e:	21c3      	movs	r1, #195	; 0xc3
 8003130:	2006      	movs	r0, #6
 8003132:	f003 fba3 	bl	800687c <LCD_PutStr>
		LCD_PutStr(6, 210, "MCU temp:              deg C", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8003136:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800313a:	f7fe f9c5 	bl	80014c8 <RGB_to_BRG>
 800313e:	4603      	mov	r3, r0
 8003140:	461c      	mov	r4, r3
 8003142:	2000      	movs	r0, #0
 8003144:	f7fe f9c0 	bl	80014c8 <RGB_to_BRG>
 8003148:	4603      	mov	r3, r0
 800314a:	9301      	str	r3, [sp, #4]
 800314c:	9400      	str	r4, [sp, #0]
 800314e:	4b18      	ldr	r3, [pc, #96]	; (80031b0 <LCD_draw_main_screen+0x5ac>)
 8003150:	4a1a      	ldr	r2, [pc, #104]	; (80031bc <LCD_draw_main_screen+0x5b8>)
 8003152:	21d2      	movs	r1, #210	; 0xd2
 8003154:	2006      	movs	r0, #6
 8003156:	f003 fb91 	bl	800687c <LCD_PutStr>
		LCD_PutStr(130, 301, buffer, FONT_arial_20X23, RGB_to_BRG(C_DARK_SEA_GREEN), RGB_to_BRG(C_BLACK));
		memset(&buffer, '\0', sizeof(buffer));
		sprintf(buffer, "%.0f", flash_values.preset_temp_2);
		LCD_PutStr(190, 271, buffer, FONT_arial_20X23, RGB_to_BRG(C_DARK_SEA_GREEN), RGB_to_BRG(C_BLACK));
		 */
		UG_DrawFrame(288, 3, 312, 228, RGB_to_BRG(C_WHITE));
 800315a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800315e:	f7fe f9b3 	bl	80014c8 <RGB_to_BRG>
 8003162:	4603      	mov	r3, r0
 8003164:	9300      	str	r3, [sp, #0]
 8003166:	23e4      	movs	r3, #228	; 0xe4
 8003168:	f44f 729c 	mov.w	r2, #312	; 0x138
 800316c:	2103      	movs	r1, #3
 800316e:	f44f 7090 	mov.w	r0, #288	; 0x120
 8003172:	f00c fbd7 	bl	800f924 <UG_DrawFrame>
		UG_DrawFrame(289, 4, 311, 227, RGB_to_BRG(C_WHITE));
 8003176:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800317a:	f7fe f9a5 	bl	80014c8 <RGB_to_BRG>
 800317e:	4603      	mov	r3, r0
 8003180:	9300      	str	r3, [sp, #0]
 8003182:	23e3      	movs	r3, #227	; 0xe3
 8003184:	f240 1237 	movw	r2, #311	; 0x137
 8003188:	2104      	movs	r1, #4
 800318a:	f240 1021 	movw	r0, #289	; 0x121
 800318e:	f00c fbc9 	bl	800f924 <UG_DrawFrame>

	}
}
 8003192:	bf00      	nop
 8003194:	bf00      	nop
 8003196:	3704      	adds	r7, #4
 8003198:	46bd      	mov	sp, r7
 800319a:	bd90      	pop	{r4, r7, pc}
 800319c:	08017120 	.word	0x08017120
 80031a0:	08015fac 	.word	0x08015fac
 80031a4:	08018030 	.word	0x08018030
 80031a8:	08015fb8 	.word	0x08015fb8
 80031ac:	08015fbc 	.word	0x08015fbc
 80031b0:	08016150 	.word	0x08016150
 80031b4:	08015fc8 	.word	0x08015fc8
 80031b8:	08015fd8 	.word	0x08015fd8
 80031bc:	08015ff4 	.word	0x08015ff4

080031c0 <show_popup>:

void show_popup(char * text){
 80031c0:	b590      	push	{r4, r7, lr}
 80031c2:	b085      	sub	sp, #20
 80031c4:	af02      	add	r7, sp, #8
 80031c6:	6078      	str	r0, [r7, #4]
	UG_FillFrame(10, 50, 225, 105, RGB_to_BRG(C_ORANGE));
 80031c8:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80031cc:	f7fe f97c 	bl	80014c8 <RGB_to_BRG>
 80031d0:	4603      	mov	r3, r0
 80031d2:	9300      	str	r3, [sp, #0]
 80031d4:	2369      	movs	r3, #105	; 0x69
 80031d6:	22e1      	movs	r2, #225	; 0xe1
 80031d8:	2132      	movs	r1, #50	; 0x32
 80031da:	200a      	movs	r0, #10
 80031dc:	f00c fb30 	bl	800f840 <UG_FillFrame>
	UG_FillFrame(15, 55, 220, 100, RGB_to_BRG(C_WHITE));
 80031e0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80031e4:	f7fe f970 	bl	80014c8 <RGB_to_BRG>
 80031e8:	4603      	mov	r3, r0
 80031ea:	9300      	str	r3, [sp, #0]
 80031ec:	2364      	movs	r3, #100	; 0x64
 80031ee:	22dc      	movs	r2, #220	; 0xdc
 80031f0:	2137      	movs	r1, #55	; 0x37
 80031f2:	200f      	movs	r0, #15
 80031f4:	f00c fb24 	bl	800f840 <UG_FillFrame>
	LCD_PutStr(20, 70, text, FONT_arial_20X23, RGB_to_BRG(C_ORANGE), RGB_to_BRG(C_WHITE));
 80031f8:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80031fc:	f7fe f964 	bl	80014c8 <RGB_to_BRG>
 8003200:	4603      	mov	r3, r0
 8003202:	461c      	mov	r4, r3
 8003204:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003208:	f7fe f95e 	bl	80014c8 <RGB_to_BRG>
 800320c:	4603      	mov	r3, r0
 800320e:	9301      	str	r3, [sp, #4]
 8003210:	9400      	str	r4, [sp, #0]
 8003212:	4b0b      	ldr	r3, [pc, #44]	; (8003240 <show_popup+0x80>)
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	2146      	movs	r1, #70	; 0x46
 8003218:	2014      	movs	r0, #20
 800321a:	f003 fb2f 	bl	800687c <LCD_PutStr>
	HAL_Delay(2000);
 800321e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003222:	f003 fc45 	bl	8006ab0 <HAL_Delay>
	LCD_draw_main_screen();
 8003226:	f7ff fced 	bl	8002c04 <LCD_draw_main_screen>
	standby_state_written_to_LCD = 0;
 800322a:	4b06      	ldr	r3, [pc, #24]	; (8003244 <show_popup+0x84>)
 800322c:	2200      	movs	r2, #0
 800322e:	701a      	strb	r2, [r3, #0]
	sleep_state_written_to_LCD = 0;
 8003230:	4b05      	ldr	r3, [pc, #20]	; (8003248 <show_popup+0x88>)
 8003232:	2200      	movs	r2, #0
 8003234:	701a      	strb	r2, [r3, #0]
}
 8003236:	bf00      	nop
 8003238:	370c      	adds	r7, #12
 800323a:	46bd      	mov	sp, r7
 800323c:	bd90      	pop	{r4, r7, pc}
 800323e:	bf00      	nop
 8003240:	08017120 	.word	0x08017120
 8003244:	200004d8 	.word	0x200004d8
 8003248:	200004d7 	.word	0x200004d7

0800324c <LCD_draw_earth_fault_popup>:

void LCD_draw_earth_fault_popup(){
 800324c:	b590      	push	{r4, r7, lr}
 800324e:	b083      	sub	sp, #12
 8003250:	af02      	add	r7, sp, #8
	heater_off();
 8003252:	f7fe fb73 	bl	800193c <heater_off>

	UG_FillFrame(10, 50, 205, 205, RGB_to_BRG(C_ORANGE));
 8003256:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800325a:	f7fe f935 	bl	80014c8 <RGB_to_BRG>
 800325e:	4603      	mov	r3, r0
 8003260:	9300      	str	r3, [sp, #0]
 8003262:	23cd      	movs	r3, #205	; 0xcd
 8003264:	22cd      	movs	r2, #205	; 0xcd
 8003266:	2132      	movs	r1, #50	; 0x32
 8003268:	200a      	movs	r0, #10
 800326a:	f00c fae9 	bl	800f840 <UG_FillFrame>
	UG_FillFrame(15, 55, 200, 200, RGB_to_BRG(C_WHITE));
 800326e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003272:	f7fe f929 	bl	80014c8 <RGB_to_BRG>
 8003276:	4603      	mov	r3, r0
 8003278:	9300      	str	r3, [sp, #0]
 800327a:	23c8      	movs	r3, #200	; 0xc8
 800327c:	22c8      	movs	r2, #200	; 0xc8
 800327e:	2137      	movs	r1, #55	; 0x37
 8003280:	200f      	movs	r0, #15
 8003282:	f00c fadd 	bl	800f840 <UG_FillFrame>
	LCD_PutStr(20, 60, "GROUNDING", FONT_arial_20X23, RGB_to_BRG(C_ORANGE), RGB_to_BRG(C_WHITE));
 8003286:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800328a:	f7fe f91d 	bl	80014c8 <RGB_to_BRG>
 800328e:	4603      	mov	r3, r0
 8003290:	461c      	mov	r4, r3
 8003292:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003296:	f7fe f917 	bl	80014c8 <RGB_to_BRG>
 800329a:	4603      	mov	r3, r0
 800329c:	9301      	str	r3, [sp, #4]
 800329e:	9400      	str	r4, [sp, #0]
 80032a0:	4b2b      	ldr	r3, [pc, #172]	; (8003350 <LCD_draw_earth_fault_popup+0x104>)
 80032a2:	4a2c      	ldr	r2, [pc, #176]	; (8003354 <LCD_draw_earth_fault_popup+0x108>)
 80032a4:	213c      	movs	r1, #60	; 0x3c
 80032a6:	2014      	movs	r0, #20
 80032a8:	f003 fae8 	bl	800687c <LCD_PutStr>
	LCD_PutStr(20, 80, "ERROR", FONT_arial_20X23, RGB_to_BRG(C_ORANGE), RGB_to_BRG(C_WHITE));
 80032ac:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80032b0:	f7fe f90a 	bl	80014c8 <RGB_to_BRG>
 80032b4:	4603      	mov	r3, r0
 80032b6:	461c      	mov	r4, r3
 80032b8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80032bc:	f7fe f904 	bl	80014c8 <RGB_to_BRG>
 80032c0:	4603      	mov	r3, r0
 80032c2:	9301      	str	r3, [sp, #4]
 80032c4:	9400      	str	r4, [sp, #0]
 80032c6:	4b22      	ldr	r3, [pc, #136]	; (8003350 <LCD_draw_earth_fault_popup+0x104>)
 80032c8:	4a23      	ldr	r2, [pc, #140]	; (8003358 <LCD_draw_earth_fault_popup+0x10c>)
 80032ca:	2150      	movs	r1, #80	; 0x50
 80032cc:	2014      	movs	r0, #20
 80032ce:	f003 fad5 	bl	800687c <LCD_PutStr>

	LCD_PutStr(20, 120, "CHECK", FONT_arial_20X23, RGB_to_BRG(C_ORANGE), RGB_to_BRG(C_WHITE));
 80032d2:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80032d6:	f7fe f8f7 	bl	80014c8 <RGB_to_BRG>
 80032da:	4603      	mov	r3, r0
 80032dc:	461c      	mov	r4, r3
 80032de:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80032e2:	f7fe f8f1 	bl	80014c8 <RGB_to_BRG>
 80032e6:	4603      	mov	r3, r0
 80032e8:	9301      	str	r3, [sp, #4]
 80032ea:	9400      	str	r4, [sp, #0]
 80032ec:	4b18      	ldr	r3, [pc, #96]	; (8003350 <LCD_draw_earth_fault_popup+0x104>)
 80032ee:	4a1b      	ldr	r2, [pc, #108]	; (800335c <LCD_draw_earth_fault_popup+0x110>)
 80032f0:	2178      	movs	r1, #120	; 0x78
 80032f2:	2014      	movs	r0, #20
 80032f4:	f003 fac2 	bl	800687c <LCD_PutStr>
	LCD_PutStr(20, 140, "CONNECTIONS", FONT_arial_20X23, RGB_to_BRG(C_ORANGE), RGB_to_BRG(C_WHITE));
 80032f8:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80032fc:	f7fe f8e4 	bl	80014c8 <RGB_to_BRG>
 8003300:	4603      	mov	r3, r0
 8003302:	461c      	mov	r4, r3
 8003304:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003308:	f7fe f8de 	bl	80014c8 <RGB_to_BRG>
 800330c:	4603      	mov	r3, r0
 800330e:	9301      	str	r3, [sp, #4]
 8003310:	9400      	str	r4, [sp, #0]
 8003312:	4b0f      	ldr	r3, [pc, #60]	; (8003350 <LCD_draw_earth_fault_popup+0x104>)
 8003314:	4a12      	ldr	r2, [pc, #72]	; (8003360 <LCD_draw_earth_fault_popup+0x114>)
 8003316:	218c      	movs	r1, #140	; 0x8c
 8003318:	2014      	movs	r0, #20
 800331a:	f003 faaf 	bl	800687c <LCD_PutStr>
	LCD_PutStr(20, 160, "AND REBOOT", FONT_arial_20X23, RGB_to_BRG(C_ORANGE), RGB_to_BRG(C_WHITE));
 800331e:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8003322:	f7fe f8d1 	bl	80014c8 <RGB_to_BRG>
 8003326:	4603      	mov	r3, r0
 8003328:	461c      	mov	r4, r3
 800332a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800332e:	f7fe f8cb 	bl	80014c8 <RGB_to_BRG>
 8003332:	4603      	mov	r3, r0
 8003334:	9301      	str	r3, [sp, #4]
 8003336:	9400      	str	r4, [sp, #0]
 8003338:	4b05      	ldr	r3, [pc, #20]	; (8003350 <LCD_draw_earth_fault_popup+0x104>)
 800333a:	4a0a      	ldr	r2, [pc, #40]	; (8003364 <LCD_draw_earth_fault_popup+0x118>)
 800333c:	21a0      	movs	r1, #160	; 0xa0
 800333e:	2014      	movs	r0, #20
 8003340:	f003 fa9c 	bl	800687c <LCD_PutStr>

	Error_Handler();
 8003344:	f001 fcac 	bl	8004ca0 <Error_Handler>
}
 8003348:	bf00      	nop
 800334a:	3704      	adds	r7, #4
 800334c:	46bd      	mov	sp, r7
 800334e:	bd90      	pop	{r4, r7, pc}
 8003350:	08017120 	.word	0x08017120
 8003354:	0801601c 	.word	0x0801601c
 8003358:	08016028 	.word	0x08016028
 800335c:	08016030 	.word	0x08016030
 8003360:	08016038 	.word	0x08016038
 8003364:	08016044 	.word	0x08016044

08003368 <get_set_temperature>:

/* Get encoder value (Set temp.) and limit is NOT heating_halted*/
void get_set_temperature(){
 8003368:	b598      	push	{r3, r4, r7, lr}
 800336a:	af00      	add	r7, sp, #0
	if(custom_temperature_on == 0){
 800336c:	4b1a      	ldr	r3, [pc, #104]	; (80033d8 <get_set_temperature+0x70>)
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d12f      	bne.n	80033d4 <get_set_temperature+0x6c>
		TIM2->CNT = clamp(TIM2->CNT, min_selectable_temperature, max_selectable_temperature);
 8003374:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337a:	4618      	mov	r0, r3
 800337c:	f7fd f8ea 	bl	8000554 <__aeabi_ui2d>
 8003380:	4b16      	ldr	r3, [pc, #88]	; (80033dc <get_set_temperature+0x74>)
 8003382:	ed93 7b00 	vldr	d7, [r3]
 8003386:	4b16      	ldr	r3, [pc, #88]	; (80033e0 <get_set_temperature+0x78>)
 8003388:	ed93 6b00 	vldr	d6, [r3]
 800338c:	eeb0 2a46 	vmov.f32	s4, s12
 8003390:	eef0 2a66 	vmov.f32	s5, s13
 8003394:	eeb0 1a47 	vmov.f32	s2, s14
 8003398:	eef0 1a67 	vmov.f32	s3, s15
 800339c:	ec41 0b10 	vmov	d0, r0, r1
 80033a0:	f7fd ffc8 	bl	8001334 <clamp>
 80033a4:	ec53 2b10 	vmov	r2, r3, d0
 80033a8:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 80033ac:	4610      	mov	r0, r2
 80033ae:	4619      	mov	r1, r3
 80033b0:	f7fd fc22 	bl	8000bf8 <__aeabi_d2uiz>
 80033b4:	4603      	mov	r3, r0
 80033b6:	6263      	str	r3, [r4, #36]	; 0x24
		sensor_values.set_temperature = (uint16_t)(TIM2->CNT/2) * 2;
 80033b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80033bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033be:	085b      	lsrs	r3, r3, #1
 80033c0:	b29b      	uxth	r3, r3
 80033c2:	005b      	lsls	r3, r3, #1
 80033c4:	4618      	mov	r0, r3
 80033c6:	f7fd f8d5 	bl	8000574 <__aeabi_i2d>
 80033ca:	4602      	mov	r2, r0
 80033cc:	460b      	mov	r3, r1
 80033ce:	4905      	ldr	r1, [pc, #20]	; (80033e4 <get_set_temperature+0x7c>)
 80033d0:	e9c1 2300 	strd	r2, r3, [r1]
	}
}
 80033d4:	bf00      	nop
 80033d6:	bd98      	pop	{r3, r4, r7, pc}
 80033d8:	20000598 	.word	0x20000598
 80033dc:	20000028 	.word	0x20000028
 80033e0:	20000030 	.word	0x20000030
 80033e4:	20000038 	.word	0x20000038

080033e8 <beep>:

/* Beep the beeper */
void beep(){
 80033e8:	b580      	push	{r7, lr}
 80033ea:	af00      	add	r7, sp, #0
	if(flash_values.buzzer_enable == 1){
 80033ec:	4b0a      	ldr	r3, [pc, #40]	; (8003418 <beep+0x30>)
 80033ee:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80033f2:	f04f 0200 	mov.w	r2, #0
 80033f6:	4b09      	ldr	r3, [pc, #36]	; (800341c <beep+0x34>)
 80033f8:	f7fd fb8e 	bl	8000b18 <__aeabi_dcmpeq>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d100      	bne.n	8003404 <beep+0x1c>
		HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_2);
		HAL_TIM_Base_Start_IT(&htim17);
	}
}
 8003402:	e006      	b.n	8003412 <beep+0x2a>
		HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_2);
 8003404:	2104      	movs	r1, #4
 8003406:	4806      	ldr	r0, [pc, #24]	; (8003420 <beep+0x38>)
 8003408:	f009 f896 	bl	800c538 <HAL_TIM_PWM_Start_IT>
		HAL_TIM_Base_Start_IT(&htim17);
 800340c:	4805      	ldr	r0, [pc, #20]	; (8003424 <beep+0x3c>)
 800340e:	f008 ffa3 	bl	800c358 <HAL_TIM_Base_Start_IT>
}
 8003412:	bf00      	nop
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	200005a0 	.word	0x200005a0
 800341c:	3ff00000 	.word	0x3ff00000
 8003420:	20002280 	.word	0x20002280
 8003424:	200023fc 	.word	0x200023fc

08003428 <handle_emergency_shutdown>:

/* Function to set state to EMERGENCY_SLEEP */
void handle_emergency_shutdown(){
 8003428:	b5b0      	push	{r4, r5, r7, lr}
 800342a:	af00      	add	r7, sp, #0
	/* Get time when iron turns on */
	if(!sensor_values.previous_state == RUN  && active_state == RUN){
 800342c:	4b46      	ldr	r3, [pc, #280]	; (8003548 <handle_emergency_shutdown+0x120>)
 800342e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003432:	2b00      	cmp	r3, #0
 8003434:	d008      	beq.n	8003448 <handle_emergency_shutdown+0x20>
 8003436:	4b45      	ldr	r3, [pc, #276]	; (800354c <handle_emergency_shutdown+0x124>)
 8003438:	781b      	ldrb	r3, [r3, #0]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d104      	bne.n	8003448 <handle_emergency_shutdown+0x20>
		previous_millis_left_stand = HAL_GetTick();
 800343e:	f003 fb2b 	bl	8006a98 <HAL_GetTick>
 8003442:	4603      	mov	r3, r0
 8003444:	4a42      	ldr	r2, [pc, #264]	; (8003550 <handle_emergency_shutdown+0x128>)
 8003446:	6013      	str	r3, [r2, #0]
	}
	/* Set state to EMERGENCY_SLEEP if iron ON for longer time than emergency_time */
	if ((sensor_values.in_stand == 0) && (HAL_GetTick() - previous_millis_left_stand >= flash_values.emergency_time*60000) && active_state == RUN){
 8003448:	4b3f      	ldr	r3, [pc, #252]	; (8003548 <handle_emergency_shutdown+0x120>)
 800344a:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 800344e:	f04f 0200 	mov.w	r2, #0
 8003452:	f04f 0300 	mov.w	r3, #0
 8003456:	f7fd fb5f 	bl	8000b18 <__aeabi_dcmpeq>
 800345a:	4603      	mov	r3, r0
 800345c:	2b00      	cmp	r3, #0
 800345e:	d025      	beq.n	80034ac <handle_emergency_shutdown+0x84>
 8003460:	f003 fb1a 	bl	8006a98 <HAL_GetTick>
 8003464:	4602      	mov	r2, r0
 8003466:	4b3a      	ldr	r3, [pc, #232]	; (8003550 <handle_emergency_shutdown+0x128>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	1ad3      	subs	r3, r2, r3
 800346c:	4618      	mov	r0, r3
 800346e:	f7fd f871 	bl	8000554 <__aeabi_ui2d>
 8003472:	4604      	mov	r4, r0
 8003474:	460d      	mov	r5, r1
 8003476:	4b37      	ldr	r3, [pc, #220]	; (8003554 <handle_emergency_shutdown+0x12c>)
 8003478:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 800347c:	a32e      	add	r3, pc, #184	; (adr r3, 8003538 <handle_emergency_shutdown+0x110>)
 800347e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003482:	f7fd f8e1 	bl	8000648 <__aeabi_dmul>
 8003486:	4602      	mov	r2, r0
 8003488:	460b      	mov	r3, r1
 800348a:	4620      	mov	r0, r4
 800348c:	4629      	mov	r1, r5
 800348e:	f7fd fb61 	bl	8000b54 <__aeabi_dcmpge>
 8003492:	4603      	mov	r3, r0
 8003494:	2b00      	cmp	r3, #0
 8003496:	d009      	beq.n	80034ac <handle_emergency_shutdown+0x84>
 8003498:	4b2c      	ldr	r3, [pc, #176]	; (800354c <handle_emergency_shutdown+0x124>)
 800349a:	781b      	ldrb	r3, [r3, #0]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d105      	bne.n	80034ac <handle_emergency_shutdown+0x84>
		show_popup("Standby timeout");
 80034a0:	482d      	ldr	r0, [pc, #180]	; (8003558 <handle_emergency_shutdown+0x130>)
 80034a2:	f7ff fe8d 	bl	80031c0 <show_popup>
		change_state(EMERGENCY_SLEEP);
 80034a6:	2003      	movs	r0, #3
 80034a8:	f7fe f824 	bl	80014f4 <change_state>
	}
	/* Set state to EMERGENCY_SLEEP if input voltage is too low */
	if((sensor_values.bus_voltage <= MIN_BUSVOLTAGE) && (active_state == RUN)){
 80034ac:	4b26      	ldr	r3, [pc, #152]	; (8003548 <handle_emergency_shutdown+0x120>)
 80034ae:	edd3 7a06 	vldr	s15, [r3, #24]
 80034b2:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 80034b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034be:	d80a      	bhi.n	80034d6 <handle_emergency_shutdown+0xae>
 80034c0:	4b22      	ldr	r3, [pc, #136]	; (800354c <handle_emergency_shutdown+0x124>)
 80034c2:	781b      	ldrb	r3, [r3, #0]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d106      	bne.n	80034d6 <handle_emergency_shutdown+0xae>
		show_popup("Too Low voltage");
 80034c8:	4824      	ldr	r0, [pc, #144]	; (800355c <handle_emergency_shutdown+0x134>)
 80034ca:	f7ff fe79 	bl	80031c0 <show_popup>
		change_state(EMERGENCY_SLEEP);
 80034ce:	2003      	movs	r0, #3
 80034d0:	f7fe f810 	bl	80014f4 <change_state>
 80034d4:	e02b      	b.n	800352e <handle_emergency_shutdown+0x106>
	}
	/* Set state to EMERGENCY_SLEEP if no tip detected (no current draw) */
	else if((sensor_values.heater_current < 1) && (active_state == RUN)){ //NT115 at 9V draws 81
 80034d6:	4b1c      	ldr	r3, [pc, #112]	; (8003548 <handle_emergency_shutdown+0x120>)
 80034d8:	edd3 7a07 	vldr	s15, [r3, #28]
 80034dc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80034e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034e8:	d50a      	bpl.n	8003500 <handle_emergency_shutdown+0xd8>
 80034ea:	4b18      	ldr	r3, [pc, #96]	; (800354c <handle_emergency_shutdown+0x124>)
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d106      	bne.n	8003500 <handle_emergency_shutdown+0xd8>
		show_popup("NO tip detected");
 80034f2:	481b      	ldr	r0, [pc, #108]	; (8003560 <handle_emergency_shutdown+0x138>)
 80034f4:	f7ff fe64 	bl	80031c0 <show_popup>
		change_state(EMERGENCY_SLEEP);
 80034f8:	2003      	movs	r0, #3
 80034fa:	f7fd fffb 	bl	80014f4 <change_state>
 80034fe:	e016      	b.n	800352e <handle_emergency_shutdown+0x106>
	}
	/* Set state to EMERGENCY_SLEEP if iron is over max allowed temp */
	else if((sensor_values.thermocouple_temperature > EMERGENCY_SHUTDOWN_TEMPERATURE) && (active_state == RUN)){
 8003500:	4b11      	ldr	r3, [pc, #68]	; (8003548 <handle_emergency_shutdown+0x120>)
 8003502:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8003506:	a30e      	add	r3, pc, #56	; (adr r3, 8003540 <handle_emergency_shutdown+0x118>)
 8003508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800350c:	f7fd fb2c 	bl	8000b68 <__aeabi_dcmpgt>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d100      	bne.n	8003518 <handle_emergency_shutdown+0xf0>
		show_popup("Too high Temperature");
		change_state(EMERGENCY_SLEEP);
	}
}
 8003516:	e00a      	b.n	800352e <handle_emergency_shutdown+0x106>
	else if((sensor_values.thermocouple_temperature > EMERGENCY_SHUTDOWN_TEMPERATURE) && (active_state == RUN)){
 8003518:	4b0c      	ldr	r3, [pc, #48]	; (800354c <handle_emergency_shutdown+0x124>)
 800351a:	781b      	ldrb	r3, [r3, #0]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d106      	bne.n	800352e <handle_emergency_shutdown+0x106>
		show_popup("Too high Temperature");
 8003520:	4810      	ldr	r0, [pc, #64]	; (8003564 <handle_emergency_shutdown+0x13c>)
 8003522:	f7ff fe4d 	bl	80031c0 <show_popup>
		change_state(EMERGENCY_SLEEP);
 8003526:	2003      	movs	r0, #3
 8003528:	f7fd ffe4 	bl	80014f4 <change_state>
}
 800352c:	e7ff      	b.n	800352e <handle_emergency_shutdown+0x106>
 800352e:	bf00      	nop
 8003530:	bdb0      	pop	{r4, r5, r7, pc}
 8003532:	bf00      	nop
 8003534:	f3af 8000 	nop.w
 8003538:	00000000 	.word	0x00000000
 800353c:	40ed4c00 	.word	0x40ed4c00
 8003540:	00000000 	.word	0x00000000
 8003544:	407ea000 	.word	0x407ea000
 8003548:	20000038 	.word	0x20000038
 800354c:	2000001d 	.word	0x2000001d
 8003550:	200004c0 	.word	0x200004c0
 8003554:	200005a0 	.word	0x200005a0
 8003558:	08016050 	.word	0x08016050
 800355c:	08016060 	.word	0x08016060
 8003560:	08016070 	.word	0x08016070
 8003564:	08016080 	.word	0x08016080

08003568 <handle_button_status>:

/* Function to toggle between RUN and HALTED at each press of the encoder button */
void handle_button_status(){
 8003568:	b598      	push	{r3, r4, r7, lr}
 800356a:	af00      	add	r7, sp, #0
	if(SW_1_pressed == 1){
 800356c:	4b24      	ldr	r3, [pc, #144]	; (8003600 <handle_button_status+0x98>)
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	2b01      	cmp	r3, #1
 8003572:	d11e      	bne.n	80035b2 <handle_button_status+0x4a>
		SW_1_pressed = 0;
 8003574:	4b22      	ldr	r3, [pc, #136]	; (8003600 <handle_button_status+0x98>)
 8003576:	2200      	movs	r2, #0
 8003578:	701a      	strb	r2, [r3, #0]
		// toggle between RUN and HALTED
		if ((active_state == RUN) || (active_state == STANDBY)){
 800357a:	4b22      	ldr	r3, [pc, #136]	; (8003604 <handle_button_status+0x9c>)
 800357c:	781b      	ldrb	r3, [r3, #0]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d003      	beq.n	800358a <handle_button_status+0x22>
 8003582:	4b20      	ldr	r3, [pc, #128]	; (8003604 <handle_button_status+0x9c>)
 8003584:	781b      	ldrb	r3, [r3, #0]
 8003586:	2b01      	cmp	r3, #1
 8003588:	d103      	bne.n	8003592 <handle_button_status+0x2a>
			change_state(HALTED);
 800358a:	2004      	movs	r0, #4
 800358c:	f7fd ffb2 	bl	80014f4 <change_state>
 8003590:	e00a      	b.n	80035a8 <handle_button_status+0x40>
		}
		else if ((active_state == HALTED) || (active_state == EMERGENCY_SLEEP)){
 8003592:	4b1c      	ldr	r3, [pc, #112]	; (8003604 <handle_button_status+0x9c>)
 8003594:	781b      	ldrb	r3, [r3, #0]
 8003596:	2b04      	cmp	r3, #4
 8003598:	d003      	beq.n	80035a2 <handle_button_status+0x3a>
 800359a:	4b1a      	ldr	r3, [pc, #104]	; (8003604 <handle_button_status+0x9c>)
 800359c:	781b      	ldrb	r3, [r3, #0]
 800359e:	2b03      	cmp	r3, #3
 80035a0:	d102      	bne.n	80035a8 <handle_button_status+0x40>
			change_state(RUN);
 80035a2:	2000      	movs	r0, #0
 80035a4:	f7fd ffa6 	bl	80014f4 <change_state>
		}
		previous_millis_heating_halted_update = HAL_GetTick();
 80035a8:	f003 fa76 	bl	8006a98 <HAL_GetTick>
 80035ac:	4603      	mov	r3, r0
 80035ae:	4a16      	ldr	r2, [pc, #88]	; (8003608 <handle_button_status+0xa0>)
 80035b0:	6013      	str	r3, [r2, #0]

	}
	/* Set "set temp" to preset temp 1 */
	if(SW_2_pressed == 1){
 80035b2:	4b16      	ldr	r3, [pc, #88]	; (800360c <handle_button_status+0xa4>)
 80035b4:	781b      	ldrb	r3, [r3, #0]
 80035b6:	2b01      	cmp	r3, #1
 80035b8:	d10d      	bne.n	80035d6 <handle_button_status+0x6e>
		SW_2_pressed = 0;
 80035ba:	4b14      	ldr	r3, [pc, #80]	; (800360c <handle_button_status+0xa4>)
 80035bc:	2200      	movs	r2, #0
 80035be:	701a      	strb	r2, [r3, #0]
		TIM2->CNT = flash_values.preset_temp_1;
 80035c0:	4b13      	ldr	r3, [pc, #76]	; (8003610 <handle_button_status+0xa8>)
 80035c2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80035c6:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 80035ca:	4610      	mov	r0, r2
 80035cc:	4619      	mov	r1, r3
 80035ce:	f7fd fb13 	bl	8000bf8 <__aeabi_d2uiz>
 80035d2:	4603      	mov	r3, r0
 80035d4:	6263      	str	r3, [r4, #36]	; 0x24
	}
	/* Set "set temp" to preset temp 2 */
	if(SW_3_pressed == 1){
 80035d6:	4b0f      	ldr	r3, [pc, #60]	; (8003614 <handle_button_status+0xac>)
 80035d8:	781b      	ldrb	r3, [r3, #0]
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d10d      	bne.n	80035fa <handle_button_status+0x92>
		SW_3_pressed = 0;
 80035de:	4b0d      	ldr	r3, [pc, #52]	; (8003614 <handle_button_status+0xac>)
 80035e0:	2200      	movs	r2, #0
 80035e2:	701a      	strb	r2, [r3, #0]
		TIM2->CNT = flash_values.preset_temp_2;
 80035e4:	4b0a      	ldr	r3, [pc, #40]	; (8003610 <handle_button_status+0xa8>)
 80035e6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80035ea:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 80035ee:	4610      	mov	r0, r2
 80035f0:	4619      	mov	r1, r3
 80035f2:	f7fd fb01 	bl	8000bf8 <__aeabi_d2uiz>
 80035f6:	4603      	mov	r3, r0
 80035f8:	6263      	str	r3, [r4, #36]	; 0x24
	}
}
 80035fa:	bf00      	nop
 80035fc:	bd98      	pop	{r3, r4, r7, pc}
 80035fe:	bf00      	nop
 8003600:	200004d4 	.word	0x200004d4
 8003604:	2000001d 	.word	0x2000001d
 8003608:	200004bc 	.word	0x200004bc
 800360c:	200004d5 	.word	0x200004d5
 8003610:	200005a0 	.word	0x200005a0
 8003614:	200004d6 	.word	0x200004d6

08003618 <get_stand_status>:

/* Get the status of handle in/on stand to trigger SLEEP */
void get_stand_status(){
 8003618:	b5b0      	push	{r4, r5, r7, lr}
 800361a:	b082      	sub	sp, #8
 800361c:	af00      	add	r7, sp, #0
	uint8_t stand_status;
	if(HAL_GPIO_ReadPin (GPIOA, STAND_INP_Pin) == 0){
 800361e:	2140      	movs	r1, #64	; 0x40
 8003620:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003624:	f006 ffe0 	bl	800a5e8 <HAL_GPIO_ReadPin>
 8003628:	4603      	mov	r3, r0
 800362a:	2b00      	cmp	r3, #0
 800362c:	d102      	bne.n	8003634 <get_stand_status+0x1c>
		stand_status = 1;
 800362e:	2301      	movs	r3, #1
 8003630:	71fb      	strb	r3, [r7, #7]
 8003632:	e001      	b.n	8003638 <get_stand_status+0x20>
	}
	else{
		stand_status = 0;
 8003634:	2300      	movs	r3, #0
 8003636:	71fb      	strb	r3, [r7, #7]
	}
	sensor_values.in_stand = Moving_Average_Compute(stand_status, &stand_sense_filterStruct); /* Moving average filter */
 8003638:	79fb      	ldrb	r3, [r7, #7]
 800363a:	493b      	ldr	r1, [pc, #236]	; (8003728 <get_stand_status+0x110>)
 800363c:	4618      	mov	r0, r3
 800363e:	f001 fb65 	bl	8004d0c <Moving_Average_Compute>
 8003642:	eeb0 7a40 	vmov.f32	s14, s0
 8003646:	eef0 7a60 	vmov.f32	s15, s1
 800364a:	4b38      	ldr	r3, [pc, #224]	; (800372c <get_stand_status+0x114>)
 800364c:	ed83 7b0a 	vstr	d7, [r3, #40]	; 0x28

	/* If handle is in stand set state to STANDBY */
	if(sensor_values.in_stand >= 0.2){
 8003650:	4b36      	ldr	r3, [pc, #216]	; (800372c <get_stand_status+0x114>)
 8003652:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8003656:	a330      	add	r3, pc, #192	; (adr r3, 8003718 <get_stand_status+0x100>)
 8003658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800365c:	f7fd fa7a 	bl	8000b54 <__aeabi_dcmpge>
 8003660:	4603      	mov	r3, r0
 8003662:	2b00      	cmp	r3, #0
 8003664:	d039      	beq.n	80036da <get_stand_status+0xc2>
		if(active_state == RUN){
 8003666:	4b32      	ldr	r3, [pc, #200]	; (8003730 <get_stand_status+0x118>)
 8003668:	781b      	ldrb	r3, [r3, #0]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d107      	bne.n	800367e <get_stand_status+0x66>
			change_state(STANDBY);
 800366e:	2001      	movs	r0, #1
 8003670:	f7fd ff40 	bl	80014f4 <change_state>
			previous_standby_millis = HAL_GetTick();
 8003674:	f003 fa10 	bl	8006a98 <HAL_GetTick>
 8003678:	4603      	mov	r3, r0
 800367a:	4a2e      	ldr	r2, [pc, #184]	; (8003734 <get_stand_status+0x11c>)
 800367c:	6013      	str	r3, [r2, #0]
		}
		if((HAL_GetTick()-previous_standby_millis >= flash_values.standby_time*60000.0) && (active_state == STANDBY)){
 800367e:	f003 fa0b 	bl	8006a98 <HAL_GetTick>
 8003682:	4602      	mov	r2, r0
 8003684:	4b2b      	ldr	r3, [pc, #172]	; (8003734 <get_stand_status+0x11c>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	4618      	mov	r0, r3
 800368c:	f7fc ff62 	bl	8000554 <__aeabi_ui2d>
 8003690:	4604      	mov	r4, r0
 8003692:	460d      	mov	r5, r1
 8003694:	4b28      	ldr	r3, [pc, #160]	; (8003738 <get_stand_status+0x120>)
 8003696:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 800369a:	a321      	add	r3, pc, #132	; (adr r3, 8003720 <get_stand_status+0x108>)
 800369c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036a0:	f7fc ffd2 	bl	8000648 <__aeabi_dmul>
 80036a4:	4602      	mov	r2, r0
 80036a6:	460b      	mov	r3, r1
 80036a8:	4620      	mov	r0, r4
 80036aa:	4629      	mov	r1, r5
 80036ac:	f7fd fa52 	bl	8000b54 <__aeabi_dcmpge>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d006      	beq.n	80036c4 <get_stand_status+0xac>
 80036b6:	4b1e      	ldr	r3, [pc, #120]	; (8003730 <get_stand_status+0x118>)
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d102      	bne.n	80036c4 <get_stand_status+0xac>
			change_state(SLEEP);
 80036be:	2002      	movs	r0, #2
 80036c0:	f7fd ff18 	bl	80014f4 <change_state>
		}
		if((active_state == EMERGENCY_SLEEP) || (active_state == HALTED)){
 80036c4:	4b1a      	ldr	r3, [pc, #104]	; (8003730 <get_stand_status+0x118>)
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	2b03      	cmp	r3, #3
 80036ca:	d003      	beq.n	80036d4 <get_stand_status+0xbc>
 80036cc:	4b18      	ldr	r3, [pc, #96]	; (8003730 <get_stand_status+0x118>)
 80036ce:	781b      	ldrb	r3, [r3, #0]
 80036d0:	2b04      	cmp	r3, #4
 80036d2:	d102      	bne.n	80036da <get_stand_status+0xc2>
			change_state(SLEEP);
 80036d4:	2002      	movs	r0, #2
 80036d6:	f7fd ff0d 	bl	80014f4 <change_state>
		}
	}

	/* If handle is NOT in stand and state is SLEEP, change state to RUN */
	if(sensor_values.in_stand < 0.2){
 80036da:	4b14      	ldr	r3, [pc, #80]	; (800372c <get_stand_status+0x114>)
 80036dc:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80036e0:	a30d      	add	r3, pc, #52	; (adr r3, 8003718 <get_stand_status+0x100>)
 80036e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036e6:	f7fd fa21 	bl	8000b2c <__aeabi_dcmplt>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d100      	bne.n	80036f2 <get_stand_status+0xda>
		if((active_state == SLEEP) || (active_state == STANDBY) || (active_state == RUN)){
			change_state(RUN);
		}
	}
}
 80036f0:	e00e      	b.n	8003710 <get_stand_status+0xf8>
		if((active_state == SLEEP) || (active_state == STANDBY) || (active_state == RUN)){
 80036f2:	4b0f      	ldr	r3, [pc, #60]	; (8003730 <get_stand_status+0x118>)
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d007      	beq.n	800370a <get_stand_status+0xf2>
 80036fa:	4b0d      	ldr	r3, [pc, #52]	; (8003730 <get_stand_status+0x118>)
 80036fc:	781b      	ldrb	r3, [r3, #0]
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d003      	beq.n	800370a <get_stand_status+0xf2>
 8003702:	4b0b      	ldr	r3, [pc, #44]	; (8003730 <get_stand_status+0x118>)
 8003704:	781b      	ldrb	r3, [r3, #0]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d102      	bne.n	8003710 <get_stand_status+0xf8>
			change_state(RUN);
 800370a:	2000      	movs	r0, #0
 800370c:	f7fd fef2 	bl	80014f4 <change_state>
}
 8003710:	bf00      	nop
 8003712:	3708      	adds	r7, #8
 8003714:	46bd      	mov	sp, r7
 8003716:	bdb0      	pop	{r4, r5, r7, pc}
 8003718:	9999999a 	.word	0x9999999a
 800371c:	3fc99999 	.word	0x3fc99999
 8003720:	00000000 	.word	0x00000000
 8003724:	40ed4c00 	.word	0x40ed4c00
 8003728:	200015f0 	.word	0x200015f0
 800372c:	20000038 	.word	0x20000038
 8003730:	2000001d 	.word	0x2000001d
 8003734:	200004c4 	.word	0x200004c4
 8003738:	200005a0 	.word	0x200005a0
 800373c:	00000000 	.word	0x00000000

08003740 <get_handle_type>:

/* Automatically detect handle type, T210 or T245 based on HANDLE_DETECTION_Pin, which is connected to BLUE for T210.*/
void get_handle_type(){
 8003740:	b5b0      	push	{r4, r5, r7, lr}
 8003742:	b082      	sub	sp, #8
 8003744:	af00      	add	r7, sp, #0
	uint8_t handle_status;
	if(HAL_GPIO_ReadPin (GPIOA, HANDLE_INP_1_Pin) == 0){
 8003746:	2110      	movs	r1, #16
 8003748:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800374c:	f006 ff4c 	bl	800a5e8 <HAL_GPIO_ReadPin>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d102      	bne.n	800375c <get_handle_type+0x1c>
		handle_status = 0;
 8003756:	2300      	movs	r3, #0
 8003758:	71fb      	strb	r3, [r7, #7]
 800375a:	e001      	b.n	8003760 <get_handle_type+0x20>
	}
	else{
		handle_status = 1;
 800375c:	2301      	movs	r3, #1
 800375e:	71fb      	strb	r3, [r7, #7]
	}
	sensor_values.handle1_sense = Moving_Average_Compute(handle_status, &handle1_sense_filterStruct); /* Moving average filter */
 8003760:	79fb      	ldrb	r3, [r7, #7]
 8003762:	497d      	ldr	r1, [pc, #500]	; (8003958 <get_handle_type+0x218>)
 8003764:	4618      	mov	r0, r3
 8003766:	f001 fad1 	bl	8004d0c <Moving_Average_Compute>
 800376a:	eeb0 7a40 	vmov.f32	s14, s0
 800376e:	eef0 7a60 	vmov.f32	s15, s1
 8003772:	4b7a      	ldr	r3, [pc, #488]	; (800395c <get_handle_type+0x21c>)
 8003774:	ed83 7b0c 	vstr	d7, [r3, #48]	; 0x30

	if(HAL_GPIO_ReadPin (GPIOA, HANDLE_INP_2_Pin) == 0){
 8003778:	2120      	movs	r1, #32
 800377a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800377e:	f006 ff33 	bl	800a5e8 <HAL_GPIO_ReadPin>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d102      	bne.n	800378e <get_handle_type+0x4e>
		handle_status = 0;
 8003788:	2300      	movs	r3, #0
 800378a:	71fb      	strb	r3, [r7, #7]
 800378c:	e001      	b.n	8003792 <get_handle_type+0x52>
	}
	else{
		handle_status = 1;
 800378e:	2301      	movs	r3, #1
 8003790:	71fb      	strb	r3, [r7, #7]
	}
	sensor_values.handle2_sense = Moving_Average_Compute(handle_status, &handle2_sense_filterStruct); /* Moving average filter */
 8003792:	79fb      	ldrb	r3, [r7, #7]
 8003794:	4972      	ldr	r1, [pc, #456]	; (8003960 <get_handle_type+0x220>)
 8003796:	4618      	mov	r0, r3
 8003798:	f001 fab8 	bl	8004d0c <Moving_Average_Compute>
 800379c:	eeb0 7a40 	vmov.f32	s14, s0
 80037a0:	eef0 7a60 	vmov.f32	s15, s1
 80037a4:	4b6d      	ldr	r3, [pc, #436]	; (800395c <get_handle_type+0x21c>)
 80037a6:	ed83 7b0e 	vstr	d7, [r3, #56]	; 0x38

	/* Determine if NT115 handle is detected */
	if((sensor_values.handle1_sense >= 0.5) && (sensor_values.handle2_sense < 0.5)){
 80037aa:	4b6c      	ldr	r3, [pc, #432]	; (800395c <get_handle_type+0x21c>)
 80037ac:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80037b0:	f04f 0200 	mov.w	r2, #0
 80037b4:	4b6b      	ldr	r3, [pc, #428]	; (8003964 <get_handle_type+0x224>)
 80037b6:	f7fd f9cd 	bl	8000b54 <__aeabi_dcmpge>
 80037ba:	4603      	mov	r3, r0
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d029      	beq.n	8003814 <get_handle_type+0xd4>
 80037c0:	4b66      	ldr	r3, [pc, #408]	; (800395c <get_handle_type+0x21c>)
 80037c2:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80037c6:	f04f 0200 	mov.w	r2, #0
 80037ca:	4b66      	ldr	r3, [pc, #408]	; (8003964 <get_handle_type+0x224>)
 80037cc:	f7fd f9ae 	bl	8000b2c <__aeabi_dcmplt>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d01e      	beq.n	8003814 <get_handle_type+0xd4>
		handle = NT115;
 80037d6:	4b64      	ldr	r3, [pc, #400]	; (8003968 <get_handle_type+0x228>)
 80037d8:	2200      	movs	r2, #0
 80037da:	701a      	strb	r2, [r3, #0]
		sensor_values.max_power_watt = 22; //22W
 80037dc:	4b5f      	ldr	r3, [pc, #380]	; (800395c <get_handle_type+0x21c>)
 80037de:	4a63      	ldr	r2, [pc, #396]	; (800396c <get_handle_type+0x22c>)
 80037e0:	651a      	str	r2, [r3, #80]	; 0x50
		Kp = 3;
 80037e2:	4963      	ldr	r1, [pc, #396]	; (8003970 <get_handle_type+0x230>)
 80037e4:	f04f 0200 	mov.w	r2, #0
 80037e8:	4b62      	ldr	r3, [pc, #392]	; (8003974 <get_handle_type+0x234>)
 80037ea:	e9c1 2300 	strd	r2, r3, [r1]
		Ki = 1;
 80037ee:	4962      	ldr	r1, [pc, #392]	; (8003978 <get_handle_type+0x238>)
 80037f0:	f04f 0200 	mov.w	r2, #0
 80037f4:	4b61      	ldr	r3, [pc, #388]	; (800397c <get_handle_type+0x23c>)
 80037f6:	e9c1 2300 	strd	r2, r3, [r1]
		Kd = 0.25;
 80037fa:	4961      	ldr	r1, [pc, #388]	; (8003980 <get_handle_type+0x240>)
 80037fc:	f04f 0200 	mov.w	r2, #0
 8003800:	4b60      	ldr	r3, [pc, #384]	; (8003984 <get_handle_type+0x244>)
 8003802:	e9c1 2300 	strd	r2, r3, [r1]
		PID_MAX_I_LIMIT = 100;
 8003806:	4960      	ldr	r1, [pc, #384]	; (8003988 <get_handle_type+0x248>)
 8003808:	f04f 0200 	mov.w	r2, #0
 800380c:	4b5f      	ldr	r3, [pc, #380]	; (800398c <get_handle_type+0x24c>)
 800380e:	e9c1 2300 	strd	r2, r3, [r1]
 8003812:	e052      	b.n	80038ba <get_handle_type+0x17a>
	}
	/* Determine if T210 handle is detected */
	else if((sensor_values.handle1_sense < 0.5) && (sensor_values.handle2_sense >= 0.5)){
 8003814:	4b51      	ldr	r3, [pc, #324]	; (800395c <get_handle_type+0x21c>)
 8003816:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 800381a:	f04f 0200 	mov.w	r2, #0
 800381e:	4b51      	ldr	r3, [pc, #324]	; (8003964 <get_handle_type+0x224>)
 8003820:	f7fd f984 	bl	8000b2c <__aeabi_dcmplt>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d029      	beq.n	800387e <get_handle_type+0x13e>
 800382a:	4b4c      	ldr	r3, [pc, #304]	; (800395c <get_handle_type+0x21c>)
 800382c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8003830:	f04f 0200 	mov.w	r2, #0
 8003834:	4b4b      	ldr	r3, [pc, #300]	; (8003964 <get_handle_type+0x224>)
 8003836:	f7fd f98d 	bl	8000b54 <__aeabi_dcmpge>
 800383a:	4603      	mov	r3, r0
 800383c:	2b00      	cmp	r3, #0
 800383e:	d01e      	beq.n	800387e <get_handle_type+0x13e>
		handle = T210;
 8003840:	4b49      	ldr	r3, [pc, #292]	; (8003968 <get_handle_type+0x228>)
 8003842:	2201      	movs	r2, #1
 8003844:	701a      	strb	r2, [r3, #0]
		sensor_values.max_power_watt = 65; //65W
 8003846:	4b45      	ldr	r3, [pc, #276]	; (800395c <get_handle_type+0x21c>)
 8003848:	4a51      	ldr	r2, [pc, #324]	; (8003990 <get_handle_type+0x250>)
 800384a:	651a      	str	r2, [r3, #80]	; 0x50
		Kp = 5;
 800384c:	4948      	ldr	r1, [pc, #288]	; (8003970 <get_handle_type+0x230>)
 800384e:	f04f 0200 	mov.w	r2, #0
 8003852:	4b50      	ldr	r3, [pc, #320]	; (8003994 <get_handle_type+0x254>)
 8003854:	e9c1 2300 	strd	r2, r3, [r1]
		Ki = 5.5;
 8003858:	4947      	ldr	r1, [pc, #284]	; (8003978 <get_handle_type+0x238>)
 800385a:	f04f 0200 	mov.w	r2, #0
 800385e:	4b4e      	ldr	r3, [pc, #312]	; (8003998 <get_handle_type+0x258>)
 8003860:	e9c1 2300 	strd	r2, r3, [r1]
		Kd = 0.25;
 8003864:	4946      	ldr	r1, [pc, #280]	; (8003980 <get_handle_type+0x240>)
 8003866:	f04f 0200 	mov.w	r2, #0
 800386a:	4b46      	ldr	r3, [pc, #280]	; (8003984 <get_handle_type+0x244>)
 800386c:	e9c1 2300 	strd	r2, r3, [r1]
		PID_MAX_I_LIMIT = 125;
 8003870:	4945      	ldr	r1, [pc, #276]	; (8003988 <get_handle_type+0x248>)
 8003872:	f04f 0200 	mov.w	r2, #0
 8003876:	4b49      	ldr	r3, [pc, #292]	; (800399c <get_handle_type+0x25c>)
 8003878:	e9c1 2300 	strd	r2, r3, [r1]
 800387c:	e01d      	b.n	80038ba <get_handle_type+0x17a>
	}
	else{
		handle = T245;
 800387e:	4b3a      	ldr	r3, [pc, #232]	; (8003968 <get_handle_type+0x228>)
 8003880:	2202      	movs	r2, #2
 8003882:	701a      	strb	r2, [r3, #0]
		sensor_values.max_power_watt = 130; //130W
 8003884:	4b35      	ldr	r3, [pc, #212]	; (800395c <get_handle_type+0x21c>)
 8003886:	4a46      	ldr	r2, [pc, #280]	; (80039a0 <get_handle_type+0x260>)
 8003888:	651a      	str	r2, [r3, #80]	; 0x50
		Kp = 8;
 800388a:	4939      	ldr	r1, [pc, #228]	; (8003970 <get_handle_type+0x230>)
 800388c:	f04f 0200 	mov.w	r2, #0
 8003890:	4b44      	ldr	r3, [pc, #272]	; (80039a4 <get_handle_type+0x264>)
 8003892:	e9c1 2300 	strd	r2, r3, [r1]
		Ki = 5;
 8003896:	4938      	ldr	r1, [pc, #224]	; (8003978 <get_handle_type+0x238>)
 8003898:	f04f 0200 	mov.w	r2, #0
 800389c:	4b3d      	ldr	r3, [pc, #244]	; (8003994 <get_handle_type+0x254>)
 800389e:	e9c1 2300 	strd	r2, r3, [r1]
		Kd = 1;
 80038a2:	4937      	ldr	r1, [pc, #220]	; (8003980 <get_handle_type+0x240>)
 80038a4:	f04f 0200 	mov.w	r2, #0
 80038a8:	4b34      	ldr	r3, [pc, #208]	; (800397c <get_handle_type+0x23c>)
 80038aa:	e9c1 2300 	strd	r2, r3, [r1]
		PID_MAX_I_LIMIT = 150;
 80038ae:	4936      	ldr	r1, [pc, #216]	; (8003988 <get_handle_type+0x248>)
 80038b0:	a327      	add	r3, pc, #156	; (adr r3, 8003950 <get_handle_type+0x210>)
 80038b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b6:	e9c1 2300 	strd	r2, r3, [r1]
	}

	/* If a custom power limit is specified in user flash, use this limit */
	if(flash_values.power_limit != 0){
 80038ba:	4b3b      	ldr	r3, [pc, #236]	; (80039a8 <get_handle_type+0x268>)
 80038bc:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80038c0:	f04f 0200 	mov.w	r2, #0
 80038c4:	f04f 0300 	mov.w	r3, #0
 80038c8:	f7fd f926 	bl	8000b18 <__aeabi_dcmpeq>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d110      	bne.n	80038f4 <get_handle_type+0x1b4>
		sensor_values.max_power_watt = flash_values.power_limit * 10;
 80038d2:	4b35      	ldr	r3, [pc, #212]	; (80039a8 <get_handle_type+0x268>)
 80038d4:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80038d8:	f04f 0200 	mov.w	r2, #0
 80038dc:	4b33      	ldr	r3, [pc, #204]	; (80039ac <get_handle_type+0x26c>)
 80038de:	f7fc feb3 	bl	8000648 <__aeabi_dmul>
 80038e2:	4602      	mov	r2, r0
 80038e4:	460b      	mov	r3, r1
 80038e6:	4610      	mov	r0, r2
 80038e8:	4619      	mov	r1, r3
 80038ea:	f7fd f9a5 	bl	8000c38 <__aeabi_d2f>
 80038ee:	4603      	mov	r3, r0
 80038f0:	4a1a      	ldr	r2, [pc, #104]	; (800395c <get_handle_type+0x21c>)
 80038f2:	6513      	str	r3, [r2, #80]	; 0x50
	}

	PID_SetTunings(&TPID, Kp, Ki, Kd); // Update PID parameters based on handle type
 80038f4:	4b1e      	ldr	r3, [pc, #120]	; (8003970 <get_handle_type+0x230>)
 80038f6:	ed93 7b00 	vldr	d7, [r3]
 80038fa:	4b1f      	ldr	r3, [pc, #124]	; (8003978 <get_handle_type+0x238>)
 80038fc:	ed93 6b00 	vldr	d6, [r3]
 8003900:	4b1f      	ldr	r3, [pc, #124]	; (8003980 <get_handle_type+0x240>)
 8003902:	ed93 5b00 	vldr	d5, [r3]
 8003906:	eeb0 2a45 	vmov.f32	s4, s10
 800390a:	eef0 2a65 	vmov.f32	s5, s11
 800390e:	eeb0 1a46 	vmov.f32	s2, s12
 8003912:	eef0 1a66 	vmov.f32	s3, s13
 8003916:	eeb0 0a47 	vmov.f32	s0, s14
 800391a:	eef0 0a67 	vmov.f32	s1, s15
 800391e:	4824      	ldr	r0, [pc, #144]	; (80039b0 <get_handle_type+0x270>)
 8003920:	f001 fd20 	bl	8005364 <PID_SetTunings>
	PID_SetILimits(&TPID, -PID_MAX_I_LIMIT, PID_MAX_I_LIMIT); 	// Set max and min I limit
 8003924:	4b18      	ldr	r3, [pc, #96]	; (8003988 <get_handle_type+0x248>)
 8003926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800392a:	4614      	mov	r4, r2
 800392c:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8003930:	4b15      	ldr	r3, [pc, #84]	; (8003988 <get_handle_type+0x248>)
 8003932:	ed93 7b00 	vldr	d7, [r3]
 8003936:	eeb0 1a47 	vmov.f32	s2, s14
 800393a:	eef0 1a67 	vmov.f32	s3, s15
 800393e:	ec45 4b10 	vmov	d0, r4, r5
 8003942:	481b      	ldr	r0, [pc, #108]	; (80039b0 <get_handle_type+0x270>)
 8003944:	f001 fcee 	bl	8005324 <PID_SetILimits>
}
 8003948:	bf00      	nop
 800394a:	3708      	adds	r7, #8
 800394c:	46bd      	mov	sp, r7
 800394e:	bdb0      	pop	{r4, r5, r7, pc}
 8003950:	00000000 	.word	0x00000000
 8003954:	4062c000 	.word	0x4062c000
 8003958:	2000191c 	.word	0x2000191c
 800395c:	20000038 	.word	0x20000038
 8003960:	20001c48 	.word	0x20001c48
 8003964:	3fe00000 	.word	0x3fe00000
 8003968:	200004b0 	.word	0x200004b0
 800396c:	41b00000 	.word	0x41b00000
 8003970:	200004e0 	.word	0x200004e0
 8003974:	40080000 	.word	0x40080000
 8003978:	200004e8 	.word	0x200004e8
 800397c:	3ff00000 	.word	0x3ff00000
 8003980:	200004f0 	.word	0x200004f0
 8003984:	3fd00000 	.word	0x3fd00000
 8003988:	20000020 	.word	0x20000020
 800398c:	40590000 	.word	0x40590000
 8003990:	42820000 	.word	0x42820000
 8003994:	40140000 	.word	0x40140000
 8003998:	40160000 	.word	0x40160000
 800399c:	405f4000 	.word	0x405f4000
 80039a0:	43020000 	.word	0x43020000
 80039a4:	40200000 	.word	0x40200000
 80039a8:	200005a0 	.word	0x200005a0
 80039ac:	40240000 	.word	0x40240000
 80039b0:	200024e0 	.word	0x200024e0

080039b4 <HAL_GPIO_EXTI_Callback>:

/* Interrupts at button press */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	4603      	mov	r3, r0
 80039bc:	80fb      	strh	r3, [r7, #6]
    if(((GPIO_Pin == SW_1_Pin) || (GPIO_Pin == SW_2_Pin) || (GPIO_Pin == SW_3_Pin)) && (SW_ready == 1)){ //A button is pressed
 80039be:	88fb      	ldrh	r3, [r7, #6]
 80039c0:	2b20      	cmp	r3, #32
 80039c2:	d006      	beq.n	80039d2 <HAL_GPIO_EXTI_Callback+0x1e>
 80039c4:	88fb      	ldrh	r3, [r7, #6]
 80039c6:	2b80      	cmp	r3, #128	; 0x80
 80039c8:	d003      	beq.n	80039d2 <HAL_GPIO_EXTI_Callback+0x1e>
 80039ca:	88fb      	ldrh	r3, [r7, #6]
 80039cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039d0:	d109      	bne.n	80039e6 <HAL_GPIO_EXTI_Callback+0x32>
 80039d2:	4b07      	ldr	r3, [pc, #28]	; (80039f0 <HAL_GPIO_EXTI_Callback+0x3c>)
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d105      	bne.n	80039e6 <HAL_GPIO_EXTI_Callback+0x32>
		HAL_TIM_Base_Start_IT(&htim16);
 80039da:	4806      	ldr	r0, [pc, #24]	; (80039f4 <HAL_GPIO_EXTI_Callback+0x40>)
 80039dc:	f008 fcbc 	bl	800c358 <HAL_TIM_Base_Start_IT>
		SW_ready = 0;
 80039e0:	4b03      	ldr	r3, [pc, #12]	; (80039f0 <HAL_GPIO_EXTI_Callback+0x3c>)
 80039e2:	2200      	movs	r2, #0
 80039e4:	701a      	strb	r2, [r3, #0]
    }
}
 80039e6:	bf00      	nop
 80039e8:	3708      	adds	r7, #8
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	2000001c 	.word	0x2000001c
 80039f4:	200023b0 	.word	0x200023b0

080039f8 <HAL_TIM_IC_CaptureCallback>:

/* Interrupts at every encoder increment */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
	if ((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) || (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) ) {
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	7f1b      	ldrb	r3, [r3, #28]
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	d003      	beq.n	8003a10 <HAL_TIM_IC_CaptureCallback+0x18>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	7f1b      	ldrb	r3, [r3, #28]
 8003a0c:	2b02      	cmp	r3, #2
 8003a0e:	d101      	bne.n	8003a14 <HAL_TIM_IC_CaptureCallback+0x1c>
		beep();
 8003a10:	f7ff fcea 	bl	80033e8 <beep>
	}
}
 8003a14:	bf00      	nop
 8003a16:	3708      	adds	r7, #8
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <HAL_TIM_PWM_PulseFinishedCallback>:

// Callback:
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b082      	sub	sp, #8
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
	if (((htim == &htim1) && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)) && (current_measurement_requested == 1)){
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	4a0c      	ldr	r2, [pc, #48]	; (8003a58 <HAL_TIM_PWM_PulseFinishedCallback+0x3c>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d110      	bne.n	8003a4e <HAL_TIM_PWM_PulseFinishedCallback+0x32>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	7f1b      	ldrb	r3, [r3, #28]
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d10c      	bne.n	8003a4e <HAL_TIM_PWM_PulseFinishedCallback+0x32>
 8003a34:	4b09      	ldr	r3, [pc, #36]	; (8003a5c <HAL_TIM_PWM_PulseFinishedCallback+0x40>)
 8003a36:	781b      	ldrb	r3, [r3, #0]
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d108      	bne.n	8003a4e <HAL_TIM_PWM_PulseFinishedCallback+0x32>
		current_measurement_requested = 0;
 8003a3c:	4b07      	ldr	r3, [pc, #28]	; (8003a5c <HAL_TIM_PWM_PulseFinishedCallback+0x40>)
 8003a3e:	2200      	movs	r2, #0
 8003a40:	701a      	strb	r2, [r3, #0]
		current_measurement_done = 0;
 8003a42:	4b07      	ldr	r3, [pc, #28]	; (8003a60 <HAL_TIM_PWM_PulseFinishedCallback+0x44>)
 8003a44:	2200      	movs	r2, #0
 8003a46:	701a      	strb	r2, [r3, #0]
		HAL_ADC_Start_IT(&hadc2);
 8003a48:	4806      	ldr	r0, [pc, #24]	; (8003a64 <HAL_TIM_PWM_PulseFinishedCallback+0x48>)
 8003a4a:	f003 fd3d 	bl	80074c8 <HAL_ADC_Start_IT>
	}
}
 8003a4e:	bf00      	nop
 8003a50:	3708      	adds	r7, #8
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	200021e8 	.word	0x200021e8
 8003a5c:	20000610 	.word	0x20000610
 8003a60:	2000021c 	.word	0x2000021c
 8003a64:	20001fe0 	.word	0x20001fe0

08003a68 <HAL_TIM_PeriodElapsedCallback>:

/* Timer Callbacks */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b082      	sub	sp, #8
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
	/* take thermocouple measurement every 25 ms */
	if (htim == &htim6){
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	4a35      	ldr	r2, [pc, #212]	; (8003b48 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d10c      	bne.n	8003a92 <HAL_TIM_PeriodElapsedCallback+0x2a>
		heater_off();
 8003a78:	f7fd ff60 	bl	800193c <heater_off>
		thermocouple_measurement_done = 0;
 8003a7c:	4b33      	ldr	r3, [pc, #204]	; (8003b4c <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_ENABLE(&htim7);
 8003a82:	4b33      	ldr	r3, [pc, #204]	; (8003b50 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	4b31      	ldr	r3, [pc, #196]	; (8003b50 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f042 0201 	orr.w	r2, r2, #1
 8003a90:	601a      	str	r2, [r3, #0]
	}

	if (htim == &htim7){
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a2e      	ldr	r2, [pc, #184]	; (8003b50 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d104      	bne.n	8003aa4 <HAL_TIM_PeriodElapsedCallback+0x3c>
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADC1_BUF, (uint32_t)ADC1_BUF_LEN);	//Start ADC DMA mode
 8003a9a:	2239      	movs	r2, #57	; 0x39
 8003a9c:	492d      	ldr	r1, [pc, #180]	; (8003b54 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8003a9e:	482e      	ldr	r0, [pc, #184]	; (8003b58 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8003aa0:	f003 fe42 	bl	8007728 <HAL_ADC_Start_DMA>
		}

	/* Beep length timer */
	if (htim == &htim17){
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	4a2d      	ldr	r2, [pc, #180]	; (8003b5c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d106      	bne.n	8003aba <HAL_TIM_PeriodElapsedCallback+0x52>
		HAL_TIM_Base_Stop_IT(&htim17);
 8003aac:	482b      	ldr	r0, [pc, #172]	; (8003b5c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8003aae:	f008 fcbd 	bl	800c42c <HAL_TIM_Base_Stop_IT>
		HAL_TIM_PWM_Stop_IT(&htim4, TIM_CHANNEL_2);
 8003ab2:	2104      	movs	r1, #4
 8003ab4:	482a      	ldr	r0, [pc, #168]	; (8003b60 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8003ab6:	f008 fe8b 	bl	800c7d0 <HAL_TIM_PWM_Stop_IT>
	}

	/* Button Debounce timer (50 ms) */
	if ((htim == &htim16 && SW_ready == 0)){
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a29      	ldr	r2, [pc, #164]	; (8003b64 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d13d      	bne.n	8003b3e <HAL_TIM_PeriodElapsedCallback+0xd6>
 8003ac2:	4b29      	ldr	r3, [pc, #164]	; (8003b68 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d139      	bne.n	8003b3e <HAL_TIM_PeriodElapsedCallback+0xd6>
		if(HAL_GPIO_ReadPin(SW_1_GPIO_Port, SW_1_Pin) == GPIO_PIN_SET){
 8003aca:	2120      	movs	r1, #32
 8003acc:	4827      	ldr	r0, [pc, #156]	; (8003b6c <HAL_TIM_PeriodElapsedCallback+0x104>)
 8003ace:	f006 fd8b 	bl	800a5e8 <HAL_GPIO_ReadPin>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d10b      	bne.n	8003af0 <HAL_TIM_PeriodElapsedCallback+0x88>
			SW_ready = 1;
 8003ad8:	4b23      	ldr	r3, [pc, #140]	; (8003b68 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8003ada:	2201      	movs	r2, #1
 8003adc:	701a      	strb	r2, [r3, #0]
			SW_1_pressed = 1;
 8003ade:	4b24      	ldr	r3, [pc, #144]	; (8003b70 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8003ae0:	2201      	movs	r2, #1
 8003ae2:	701a      	strb	r2, [r3, #0]
			beep();
 8003ae4:	f7ff fc80 	bl	80033e8 <beep>
			HAL_TIM_Base_Stop_IT(&htim16);
 8003ae8:	481e      	ldr	r0, [pc, #120]	; (8003b64 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8003aea:	f008 fc9f 	bl	800c42c <HAL_TIM_Base_Stop_IT>
			SW_3_pressed = 1;
			beep();
			HAL_TIM_Base_Stop_IT(&htim16);
		}
	}
}
 8003aee:	e026      	b.n	8003b3e <HAL_TIM_PeriodElapsedCallback+0xd6>
		else if(HAL_GPIO_ReadPin(SW_2_GPIO_Port, SW_2_Pin) == GPIO_PIN_SET){
 8003af0:	2180      	movs	r1, #128	; 0x80
 8003af2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003af6:	f006 fd77 	bl	800a5e8 <HAL_GPIO_ReadPin>
 8003afa:	4603      	mov	r3, r0
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d10b      	bne.n	8003b18 <HAL_TIM_PeriodElapsedCallback+0xb0>
			SW_ready = 1;
 8003b00:	4b19      	ldr	r3, [pc, #100]	; (8003b68 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8003b02:	2201      	movs	r2, #1
 8003b04:	701a      	strb	r2, [r3, #0]
			SW_2_pressed = 1;
 8003b06:	4b1b      	ldr	r3, [pc, #108]	; (8003b74 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8003b08:	2201      	movs	r2, #1
 8003b0a:	701a      	strb	r2, [r3, #0]
			beep();
 8003b0c:	f7ff fc6c 	bl	80033e8 <beep>
			HAL_TIM_Base_Stop_IT(&htim16);
 8003b10:	4814      	ldr	r0, [pc, #80]	; (8003b64 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8003b12:	f008 fc8b 	bl	800c42c <HAL_TIM_Base_Stop_IT>
}
 8003b16:	e012      	b.n	8003b3e <HAL_TIM_PeriodElapsedCallback+0xd6>
		else if(HAL_GPIO_ReadPin(SW_3_GPIO_Port, SW_3_Pin) == GPIO_PIN_SET){
 8003b18:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003b1c:	4813      	ldr	r0, [pc, #76]	; (8003b6c <HAL_TIM_PeriodElapsedCallback+0x104>)
 8003b1e:	f006 fd63 	bl	800a5e8 <HAL_GPIO_ReadPin>
 8003b22:	4603      	mov	r3, r0
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d10a      	bne.n	8003b3e <HAL_TIM_PeriodElapsedCallback+0xd6>
			SW_ready = 1;
 8003b28:	4b0f      	ldr	r3, [pc, #60]	; (8003b68 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	701a      	strb	r2, [r3, #0]
			SW_3_pressed = 1;
 8003b2e:	4b12      	ldr	r3, [pc, #72]	; (8003b78 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8003b30:	2201      	movs	r2, #1
 8003b32:	701a      	strb	r2, [r3, #0]
			beep();
 8003b34:	f7ff fc58 	bl	80033e8 <beep>
			HAL_TIM_Base_Stop_IT(&htim16);
 8003b38:	480a      	ldr	r0, [pc, #40]	; (8003b64 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8003b3a:	f008 fc77 	bl	800c42c <HAL_TIM_Base_Stop_IT>
}
 8003b3e:	bf00      	nop
 8003b40:	3708      	adds	r7, #8
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	200022cc 	.word	0x200022cc
 8003b4c:	2000021d 	.word	0x2000021d
 8003b50:	20002318 	.word	0x20002318
 8003b54:	20000524 	.word	0x20000524
 8003b58:	20001f74 	.word	0x20001f74
 8003b5c:	200023fc 	.word	0x200023fc
 8003b60:	20002280 	.word	0x20002280
 8003b64:	200023b0 	.word	0x200023b0
 8003b68:	2000001c 	.word	0x2000001c
 8003b6c:	48000400 	.word	0x48000400
 8003b70:	200004d4 	.word	0x200004d4
 8003b74:	200004d5 	.word	0x200004d5
 8003b78:	200004d6 	.word	0x200004d6

08003b7c <HAL_ADC_ConvCpltCallback>:
/* ADC conversion completed Callbacks */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b082      	sub	sp, #8
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
	if ((hadc->Instance == ADC1) && (thermocouple_measurement_done == 0)){
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b8c:	d110      	bne.n	8003bb0 <HAL_ADC_ConvCpltCallback+0x34>
 8003b8e:	4b18      	ldr	r3, [pc, #96]	; (8003bf0 <HAL_ADC_ConvCpltCallback+0x74>)
 8003b90:	781b      	ldrb	r3, [r3, #0]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d10c      	bne.n	8003bb0 <HAL_ADC_ConvCpltCallback+0x34>
		get_thermocouple_temperature();
 8003b96:	f7fd fd37 	bl	8001608 <get_thermocouple_temperature>
		heater_on();
 8003b9a:	f7fd fe79 	bl	8001890 <heater_on>
		/* Compute PID */
		PID_Compute(&TPID);
 8003b9e:	4815      	ldr	r0, [pc, #84]	; (8003bf4 <HAL_ADC_ConvCpltCallback+0x78>)
 8003ba0:	f001 f9e0 	bl	8004f64 <PID_Compute>
		HAL_ADC_Stop_DMA(&hadc1);
 8003ba4:	4814      	ldr	r0, [pc, #80]	; (8003bf8 <HAL_ADC_ConvCpltCallback+0x7c>)
 8003ba6:	f003 fe73 	bl	8007890 <HAL_ADC_Stop_DMA>
		thermocouple_measurement_done = 1;
 8003baa:	4b11      	ldr	r3, [pc, #68]	; (8003bf0 <HAL_ADC_ConvCpltCallback+0x74>)
 8003bac:	2201      	movs	r2, #1
 8003bae:	701a      	strb	r2, [r3, #0]
	}
	if ((hadc->Instance == ADC2) && (current_measurement_done == 0)){
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a11      	ldr	r2, [pc, #68]	; (8003bfc <HAL_ADC_ConvCpltCallback+0x80>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d116      	bne.n	8003be8 <HAL_ADC_ConvCpltCallback+0x6c>
 8003bba:	4b11      	ldr	r3, [pc, #68]	; (8003c00 <HAL_ADC_ConvCpltCallback+0x84>)
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d112      	bne.n	8003be8 <HAL_ADC_ConvCpltCallback+0x6c>
		sensor_values.leak_current = HAL_ADC_GetValue(&hadc2);
 8003bc2:	4810      	ldr	r0, [pc, #64]	; (8003c04 <HAL_ADC_ConvCpltCallback+0x88>)
 8003bc4:	f003 fec5 	bl	8007952 <HAL_ADC_GetValue>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	b29a      	uxth	r2, r3
 8003bcc:	4b0e      	ldr	r3, [pc, #56]	; (8003c08 <HAL_ADC_ConvCpltCallback+0x8c>)
 8003bce:	841a      	strh	r2, [r3, #32]
		current_raw = HAL_ADC_GetValue(&hadc2);
 8003bd0:	480c      	ldr	r0, [pc, #48]	; (8003c04 <HAL_ADC_ConvCpltCallback+0x88>)
 8003bd2:	f003 febe 	bl	8007952 <HAL_ADC_GetValue>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	b29a      	uxth	r2, r3
 8003bda:	4b0c      	ldr	r3, [pc, #48]	; (8003c0c <HAL_ADC_ConvCpltCallback+0x90>)
 8003bdc:	801a      	strh	r2, [r3, #0]
		heater_on();
 8003bde:	f7fd fe57 	bl	8001890 <heater_on>
		current_measurement_done = 1;
 8003be2:	4b07      	ldr	r3, [pc, #28]	; (8003c00 <HAL_ADC_ConvCpltCallback+0x84>)
 8003be4:	2201      	movs	r2, #1
 8003be6:	701a      	strb	r2, [r3, #0]
	}
}
 8003be8:	bf00      	nop
 8003bea:	3708      	adds	r7, #8
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	2000021d 	.word	0x2000021d
 8003bf4:	200024e0 	.word	0x200024e0
 8003bf8:	20001f74 	.word	0x20001f74
 8003bfc:	50000100 	.word	0x50000100
 8003c00:	2000021c 	.word	0x2000021c
 8003c04:	20001fe0 	.word	0x20001fe0
 8003c08:	20000038 	.word	0x20000038
 8003c0c:	20000596 	.word	0x20000596

08003c10 <HAL_ADC_LevelOutOfWindowCallback>:

/* ADC watchdog Callback */
void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc){
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
		LCD_draw_earth_fault_popup();
 8003c18:	f7ff fb18 	bl	800324c <LCD_draw_earth_fault_popup>
}
 8003c1c:	bf00      	nop
 8003c1e:	3708      	adds	r7, #8
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}
 8003c24:	0000      	movs	r0, r0
	...

08003c28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003c28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c2c:	ed2d 8b04 	vpush	{d8-d9}
 8003c30:	b08e      	sub	sp, #56	; 0x38
 8003c32:	af0c      	add	r7, sp, #48	; 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003c34:	f002 fecc 	bl	80069d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003c38:	f000 fa86 	bl	8004148 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003c3c:	f000 ff80 	bl	8004b40 <MX_GPIO_Init>
  MX_DMA_Init();
 8003c40:	f000 ff4c 	bl	8004adc <MX_DMA_Init>
  MX_ADC1_Init();
 8003c44:	f000 facc 	bl	80041e0 <MX_ADC1_Init>
  MX_ADC2_Init();
 8003c48:	f000 fb62 	bl	8004310 <MX_ADC2_Init>
  MX_CRC_Init();
 8003c4c:	f000 fbfe 	bl	800444c <MX_CRC_Init>
  MX_TIM1_Init();
 8003c50:	f000 fc9c 	bl	800458c <MX_TIM1_Init>
  MX_TIM2_Init();
 8003c54:	f000 fd3a 	bl	80046cc <MX_TIM2_Init>
  MX_TIM4_Init();
 8003c58:	f000 fd8c 	bl	8004774 <MX_TIM4_Init>
  MX_SPI2_Init();
 8003c5c:	f000 fc58 	bl	8004510 <MX_SPI2_Init>
  MX_I2C1_Init();
 8003c60:	f000 fc16 	bl	8004490 <MX_I2C1_Init>
  MX_TIM17_Init();
 8003c64:	f000 febe 	bl	80049e4 <MX_TIM17_Init>
  MX_USART1_UART_Init();
 8003c68:	f000 feec 	bl	8004a44 <MX_USART1_UART_Init>
  MX_TIM7_Init();
 8003c6c:	f000 fe12 	bl	8004894 <MX_TIM7_Init>
  MX_TIM8_Init();
 8003c70:	f000 fe50 	bl	8004914 <MX_TIM8_Init>
  MX_TIM6_Init();
 8003c74:	f000 fdd8 	bl	8004828 <MX_TIM6_Init>
  MX_TIM16_Init();
 8003c78:	f000 fe8c 	bl	8004994 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

	set_heater_duty(0);		//Set heater duty to zero to ensure zero startup current
 8003c7c:	2000      	movs	r0, #0
 8003c7e:	f7fd fddf 	bl	8001840 <set_heater_duty>
	HAL_TIMEx_PWMN_Start_IT(&htim1, TIM_CHANNEL_3);
 8003c82:	2108      	movs	r1, #8
 8003c84:	48a2      	ldr	r0, [pc, #648]	; (8003f10 <main+0x2e8>)
 8003c86:	f009 fe5b 	bl	800d940 <HAL_TIMEx_PWMN_Start_IT>

	HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 8003c8a:	213c      	movs	r1, #60	; 0x3c
 8003c8c:	48a1      	ldr	r0, [pc, #644]	; (8003f14 <main+0x2ec>)
 8003c8e:	f008 ff79 	bl	800cb84 <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);
 8003c92:	2100      	movs	r1, #0
 8003c94:	489e      	ldr	r0, [pc, #632]	; (8003f10 <main+0x2e8>)
 8003c96:	f008 fc4f 	bl	800c538 <HAL_TIM_PWM_Start_IT>
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 5); //Set BUZZER duty to 50%
 8003c9a:	4b9f      	ldr	r3, [pc, #636]	; (8003f18 <main+0x2f0>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	2205      	movs	r2, #5
 8003ca0:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_TIM_Base_Start_IT(&htim6);
 8003ca2:	489e      	ldr	r0, [pc, #632]	; (8003f1c <main+0x2f4>)
 8003ca4:	f008 fb58 	bl	800c358 <HAL_TIM_Base_Start_IT>

	__HAL_TIM_ENABLE_IT(&htim7, TIM_IT_UPDATE);
 8003ca8:	4b9d      	ldr	r3, [pc, #628]	; (8003f20 <main+0x2f8>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	68da      	ldr	r2, [r3, #12]
 8003cae:	4b9c      	ldr	r3, [pc, #624]	; (8003f20 <main+0x2f8>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f042 0201 	orr.w	r2, r2, #1
 8003cb6:	60da      	str	r2, [r3, #12]

	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8003cb8:	217f      	movs	r1, #127	; 0x7f
 8003cba:	489a      	ldr	r0, [pc, #616]	; (8003f24 <main+0x2fc>)
 8003cbc:	f005 f908 	bl	8008ed0 <HAL_ADCEx_Calibration_Start>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8003cc0:	217f      	movs	r1, #127	; 0x7f
 8003cc2:	4899      	ldr	r0, [pc, #612]	; (8003f28 <main+0x300>)
 8003cc4:	f005 f904 	bl	8008ed0 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADC1_BUF, (uint32_t)ADC1_BUF_LEN);	//Start ADC DMA mode
 8003cc8:	2239      	movs	r2, #57	; 0x39
 8003cca:	4998      	ldr	r1, [pc, #608]	; (8003f2c <main+0x304>)
 8003ccc:	4896      	ldr	r0, [pc, #600]	; (8003f28 <main+0x300>)
 8003cce:	f003 fd2b 	bl	8007728 <HAL_ADC_Start_DMA>

	/* initialize moving average functions */
	Moving_Average_Init(&thermocouple_temperature_filter_struct,30);
 8003cd2:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
 8003cd6:	4896      	ldr	r0, [pc, #600]	; (8003f30 <main+0x308>)
 8003cd8:	f000 ffe7 	bl	8004caa <Moving_Average_Init>
	Moving_Average_Init(&thermocouple_temperature_display_filter_struct,10);
 8003cdc:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8003ce0:	4894      	ldr	r0, [pc, #592]	; (8003f34 <main+0x30c>)
 8003ce2:	f000 ffe2 	bl	8004caa <Moving_Average_Init>
	Moving_Average_Init(&mcu_temperature_filter_struct,100);
 8003ce6:	ed9f 0a94 	vldr	s0, [pc, #592]	; 8003f38 <main+0x310>
 8003cea:	4894      	ldr	r0, [pc, #592]	; (8003f3c <main+0x314>)
 8003cec:	f000 ffdd 	bl	8004caa <Moving_Average_Init>
	Moving_Average_Init(&input_voltage_filterStruct,25);
 8003cf0:	eeb3 0a09 	vmov.f32	s0, #57	; 0x41c80000  25.0
 8003cf4:	4892      	ldr	r0, [pc, #584]	; (8003f40 <main+0x318>)
 8003cf6:	f000 ffd8 	bl	8004caa <Moving_Average_Init>
	Moving_Average_Init(&current_filterStruct,10);
 8003cfa:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8003cfe:	4891      	ldr	r0, [pc, #580]	; (8003f44 <main+0x31c>)
 8003d00:	f000 ffd3 	bl	8004caa <Moving_Average_Init>
	Moving_Average_Init(&stand_sense_filterStruct,20);
 8003d04:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 8003d08:	488f      	ldr	r0, [pc, #572]	; (8003f48 <main+0x320>)
 8003d0a:	f000 ffce 	bl	8004caa <Moving_Average_Init>
	Moving_Average_Init(&handle1_sense_filterStruct,20);
 8003d0e:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 8003d12:	488e      	ldr	r0, [pc, #568]	; (8003f4c <main+0x324>)
 8003d14:	f000 ffc9 	bl	8004caa <Moving_Average_Init>
	Moving_Average_Init(&handle2_sense_filterStruct,20);
 8003d18:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 8003d1c:	488c      	ldr	r0, [pc, #560]	; (8003f50 <main+0x328>)
 8003d1e:	f000 ffc4 	bl	8004caa <Moving_Average_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	HAL_Delay(200);
 8003d22:	20c8      	movs	r0, #200	; 0xc8
 8003d24:	f002 fec4 	bl	8006ab0 <HAL_Delay>

  		// Check if user data in flash is valid, if not - write default parameters
  		if(!FlashCheckCRC()){
 8003d28:	f7fd f998 	bl	800105c <FlashCheckCRC>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	f083 0301 	eor.w	r3, r3, #1
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d002      	beq.n	8003d3e <main+0x116>
  	    	FlashWrite(&default_flash_values);
 8003d38:	4886      	ldr	r0, [pc, #536]	; (8003f54 <main+0x32c>)
 8003d3a:	f7fd fa33 	bl	80011a4 <FlashWrite>
  		}

  		/* Read flash data */
  	    FlashRead(&flash_values);
 8003d3e:	4886      	ldr	r0, [pc, #536]	; (8003f58 <main+0x330>)
 8003d40:	f7fd fa16 	bl	8001170 <FlashRead>

  	    /* Set screen rotation */
  	    if((flash_values.screen_rotation == 0) || (flash_values.screen_rotation == 2)){
 8003d44:	4b84      	ldr	r3, [pc, #528]	; (8003f58 <main+0x330>)
 8003d46:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8003d4a:	f04f 0200 	mov.w	r2, #0
 8003d4e:	f04f 0300 	mov.w	r3, #0
 8003d52:	f7fc fee1 	bl	8000b18 <__aeabi_dcmpeq>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
		  #define LCD_WIDTH  240
		  #define LCD_HEIGHT 320
  	    }
  	    if((flash_values.screen_rotation == 1) || (flash_values.screen_rotation == 3)){
 8003d5a:	4b7f      	ldr	r3, [pc, #508]	; (8003f58 <main+0x330>)
 8003d5c:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8003d60:	f04f 0200 	mov.w	r2, #0
 8003d64:	4b7d      	ldr	r3, [pc, #500]	; (8003f5c <main+0x334>)
 8003d66:	f7fc fed7 	bl	8000b18 <__aeabi_dcmpeq>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	2b00      	cmp	r3, #0
		  #define LCD_WIDTH  240
		  #define LCD_HEIGHT 320
		}

  	    LCD_init();
 8003d6e:	f002 fdc3 	bl	80068f8 <LCD_init>
  	  	LCD_SetRotation(flash_values.screen_rotation);
 8003d72:	4b79      	ldr	r3, [pc, #484]	; (8003f58 <main+0x330>)
 8003d74:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8003d78:	4610      	mov	r0, r2
 8003d7a:	4619      	mov	r1, r3
 8003d7c:	f7fc ff3c 	bl	8000bf8 <__aeabi_d2uiz>
 8003d80:	4603      	mov	r3, r0
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	4618      	mov	r0, r3
 8003d86:	f002 fb65 	bl	8006454 <LCD_SetRotation>

  		/* Set startup state */
  	    change_state(HALTED);
 8003d8a:	2004      	movs	r0, #4
 8003d8c:	f7fd fbb2 	bl	80014f4 <change_state>

  		settings_menue();
 8003d90:	f7fd fdde 	bl	8001950 <settings_menue>

  		/* Set initial encoder timer value */
  		TIM2->CNT = flash_values.startup_temperature;
 8003d94:	4b70      	ldr	r3, [pc, #448]	; (8003f58 <main+0x330>)
 8003d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d9a:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8003d9e:	4610      	mov	r0, r2
 8003da0:	4619      	mov	r1, r3
 8003da2:	f7fc ff29 	bl	8000bf8 <__aeabi_d2uiz>
 8003da6:	4603      	mov	r3, r0
 8003da8:	6263      	str	r3, [r4, #36]	; 0x24

  		/* Initiate PID controller */
  		PID(&TPID, &sensor_values.thermocouple_temperature, &PID_output, &PID_setpoint, Kp, Ki, Kd, _PID_CD_DIRECT);
 8003daa:	4b6d      	ldr	r3, [pc, #436]	; (8003f60 <main+0x338>)
 8003dac:	ed93 7b00 	vldr	d7, [r3]
 8003db0:	4b6c      	ldr	r3, [pc, #432]	; (8003f64 <main+0x33c>)
 8003db2:	ed93 6b00 	vldr	d6, [r3]
 8003db6:	4b6c      	ldr	r3, [pc, #432]	; (8003f68 <main+0x340>)
 8003db8:	ed93 5b00 	vldr	d5, [r3]
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	9300      	str	r3, [sp, #0]
 8003dc0:	eeb0 2a45 	vmov.f32	s4, s10
 8003dc4:	eef0 2a65 	vmov.f32	s5, s11
 8003dc8:	eeb0 1a46 	vmov.f32	s2, s12
 8003dcc:	eef0 1a66 	vmov.f32	s3, s13
 8003dd0:	eeb0 0a47 	vmov.f32	s0, s14
 8003dd4:	eef0 0a67 	vmov.f32	s1, s15
 8003dd8:	4b64      	ldr	r3, [pc, #400]	; (8003f6c <main+0x344>)
 8003dda:	4a65      	ldr	r2, [pc, #404]	; (8003f70 <main+0x348>)
 8003ddc:	4965      	ldr	r1, [pc, #404]	; (8003f74 <main+0x34c>)
 8003dde:	4866      	ldr	r0, [pc, #408]	; (8003f78 <main+0x350>)
 8003de0:	f001 f826 	bl	8004e30 <PID>
  		PID_SetMode(&TPID, _PID_MODE_AUTOMATIC);
 8003de4:	2101      	movs	r1, #1
 8003de6:	4864      	ldr	r0, [pc, #400]	; (8003f78 <main+0x350>)
 8003de8:	f001 fa1c 	bl	8005224 <PID_SetMode>
  		PID_SetSampleTime(&TPID, interval_PID_update, 0); 		//Set PID sample time to "interval_PID_update" to make sure PID is calculated every time it is called
 8003dec:	4b63      	ldr	r3, [pc, #396]	; (8003f7c <main+0x354>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2200      	movs	r2, #0
 8003df2:	4619      	mov	r1, r3
 8003df4:	4860      	ldr	r0, [pc, #384]	; (8003f78 <main+0x350>)
 8003df6:	f001 fb71 	bl	80054dc <PID_SetSampleTime>
  		PID_SetOutputLimits(&TPID, 0, PID_MAX_OUTPUT); 			// Set max and min output limit
 8003dfa:	ed9f 1b41 	vldr	d1, [pc, #260]	; 8003f00 <main+0x2d8>
 8003dfe:	ed9f 0b42 	vldr	d0, [pc, #264]	; 8003f08 <main+0x2e0>
 8003e02:	485d      	ldr	r0, [pc, #372]	; (8003f78 <main+0x350>)
 8003e04:	f001 fa2c 	bl	8005260 <PID_SetOutputLimits>
        PID_SetILimits(&TPID, -PID_MAX_I_LIMIT, PID_MAX_I_LIMIT);         // Set max and min I limit
 8003e08:	4b5d      	ldr	r3, [pc, #372]	; (8003f80 <main+0x358>)
 8003e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e0e:	4690      	mov	r8, r2
 8003e10:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8003e14:	4b5a      	ldr	r3, [pc, #360]	; (8003f80 <main+0x358>)
 8003e16:	ed93 7b00 	vldr	d7, [r3]
 8003e1a:	eeb0 1a47 	vmov.f32	s2, s14
 8003e1e:	eef0 1a67 	vmov.f32	s3, s15
 8003e22:	ec49 8b10 	vmov	d0, r8, r9
 8003e26:	4854      	ldr	r0, [pc, #336]	; (8003f78 <main+0x350>)
 8003e28:	f001 fa7c 	bl	8005324 <PID_SetILimits>


  		/* Draw the main screen decoration */
  		LCD_draw_main_screen();
 8003e2c:	f7fe feea 	bl	8002c04 <LCD_draw_main_screen>

  		/* Init and fill filter structures with initial values */
  		for (int i = 0; i<200;i++){
 8003e30:	2300      	movs	r3, #0
 8003e32:	607b      	str	r3, [r7, #4]
 8003e34:	e010      	b.n	8003e58 <main+0x230>
  			get_bus_voltage();
 8003e36:	f7fd fb93 	bl	8001560 <get_bus_voltage>
  			get_heater_current();
 8003e3a:	f7fd fbbd 	bl	80015b8 <get_heater_current>
  			get_mcu_temp();
 8003e3e:	f7fd fae7 	bl	8001410 <get_mcu_temp>
  			get_thermocouple_temperature();
 8003e42:	f7fd fbe1 	bl	8001608 <get_thermocouple_temperature>
  			get_handle_type();
 8003e46:	f7ff fc7b 	bl	8003740 <get_handle_type>
  			get_stand_status();
 8003e4a:	f7ff fbe5 	bl	8003618 <get_stand_status>
  			handle_button_status();
 8003e4e:	f7ff fb8b 	bl	8003568 <handle_button_status>
  		for (int i = 0; i<200;i++){
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	3301      	adds	r3, #1
 8003e56:	607b      	str	r3, [r7, #4]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2bc7      	cmp	r3, #199	; 0xc7
 8003e5c:	ddeb      	ble.n	8003e36 <main+0x20e>
  		}

  		/* Start-up beep */
  		beep();
 8003e5e:	f7ff fac3 	bl	80033e8 <beep>
  		HAL_Delay(100);
 8003e62:	2064      	movs	r0, #100	; 0x64
 8003e64:	f002 fe24 	bl	8006ab0 <HAL_Delay>
  		beep();
 8003e68:	f7ff fabe 	bl	80033e8 <beep>

  		while (1){
  			if(HAL_GetTick() - previous_sensor_update_high_update >= interval_sensor_update_high_update){
 8003e6c:	f002 fe14 	bl	8006a98 <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	4b44      	ldr	r3, [pc, #272]	; (8003f84 <main+0x35c>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	1ad2      	subs	r2, r2, r3
 8003e78:	4b43      	ldr	r3, [pc, #268]	; (8003f88 <main+0x360>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d30e      	bcc.n	8003e9e <main+0x276>
  				get_stand_status();
 8003e80:	f7ff fbca 	bl	8003618 <get_stand_status>
  				get_handle_type();
 8003e84:	f7ff fc5c 	bl	8003740 <get_handle_type>
  				get_set_temperature();
 8003e88:	f7ff fa6e 	bl	8003368 <get_set_temperature>
  				handle_button_status();
 8003e8c:	f7ff fb6c 	bl	8003568 <handle_button_status>
  	  			handle_emergency_shutdown();
 8003e90:	f7ff faca 	bl	8003428 <handle_emergency_shutdown>
  				previous_sensor_update_high_update = HAL_GetTick();
 8003e94:	f002 fe00 	bl	8006a98 <HAL_GetTick>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	4a3a      	ldr	r2, [pc, #232]	; (8003f84 <main+0x35c>)
 8003e9c:	6013      	str	r3, [r2, #0]
  			}

  			if(HAL_GetTick() - previous_sensor_update_low_update >= interval_sensor_update_low_update){
 8003e9e:	f002 fdfb 	bl	8006a98 <HAL_GetTick>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	4b39      	ldr	r3, [pc, #228]	; (8003f8c <main+0x364>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	1ad2      	subs	r2, r2, r3
 8003eaa:	4b39      	ldr	r3, [pc, #228]	; (8003f90 <main+0x368>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d30a      	bcc.n	8003ec8 <main+0x2a0>
  				get_bus_voltage();
 8003eb2:	f7fd fb55 	bl	8001560 <get_bus_voltage>
  				get_heater_current();
 8003eb6:	f7fd fb7f 	bl	80015b8 <get_heater_current>
  				get_mcu_temp();
 8003eba:	f7fd faa9 	bl	8001410 <get_mcu_temp>
  				previous_sensor_update_low_update = HAL_GetTick();
 8003ebe:	f002 fdeb 	bl	8006a98 <HAL_GetTick>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	4a31      	ldr	r2, [pc, #196]	; (8003f8c <main+0x364>)
 8003ec6:	6013      	str	r3, [r2, #0]
  			}

  			/* switch */
  			switch (active_state) {
 8003ec8:	4b32      	ldr	r3, [pc, #200]	; (8003f94 <main+0x36c>)
 8003eca:	781b      	ldrb	r3, [r3, #0]
 8003ecc:	2b04      	cmp	r3, #4
 8003ece:	dc6d      	bgt.n	8003fac <main+0x384>
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	da63      	bge.n	8003f9c <main+0x374>
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d002      	beq.n	8003ede <main+0x2b6>
 8003ed8:	2b01      	cmp	r3, #1
 8003eda:	d007      	beq.n	8003eec <main+0x2c4>
 8003edc:	e066      	b.n	8003fac <main+0x384>
  				case RUN: {
  					PID_setpoint = sensor_values.set_temperature;
 8003ede:	4b2e      	ldr	r3, [pc, #184]	; (8003f98 <main+0x370>)
 8003ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ee4:	4921      	ldr	r1, [pc, #132]	; (8003f6c <main+0x344>)
 8003ee6:	e9c1 2300 	strd	r2, r3, [r1]
  					break;
 8003eea:	e05f      	b.n	8003fac <main+0x384>
  				}
  				case STANDBY: {
  					PID_setpoint = flash_values.standby_temp;
 8003eec:	4b1a      	ldr	r3, [pc, #104]	; (8003f58 <main+0x330>)
 8003eee:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003ef2:	491e      	ldr	r1, [pc, #120]	; (8003f6c <main+0x344>)
 8003ef4:	e9c1 2300 	strd	r2, r3, [r1]
  					break;
 8003ef8:	e058      	b.n	8003fac <main+0x384>
 8003efa:	bf00      	nop
 8003efc:	f3af 8000 	nop.w
 8003f00:	00000000 	.word	0x00000000
 8003f04:	407f4000 	.word	0x407f4000
	...
 8003f10:	200021e8 	.word	0x200021e8
 8003f14:	20002234 	.word	0x20002234
 8003f18:	20002280 	.word	0x20002280
 8003f1c:	200022cc 	.word	0x200022cc
 8003f20:	20002318 	.word	0x20002318
 8003f24:	20001fe0 	.word	0x20001fe0
 8003f28:	20001f74 	.word	0x20001f74
 8003f2c:	20000524 	.word	0x20000524
 8003f30:	20000614 	.word	0x20000614
 8003f34:	20000940 	.word	0x20000940
 8003f38:	42c80000 	.word	0x42c80000
 8003f3c:	20000c6c 	.word	0x20000c6c
 8003f40:	20000f98 	.word	0x20000f98
 8003f44:	200012c4 	.word	0x200012c4
 8003f48:	200015f0 	.word	0x200015f0
 8003f4c:	2000191c 	.word	0x2000191c
 8003f50:	20001c48 	.word	0x20001c48
 8003f54:	20000090 	.word	0x20000090
 8003f58:	200005a0 	.word	0x200005a0
 8003f5c:	3ff00000 	.word	0x3ff00000
 8003f60:	200004e0 	.word	0x200004e0
 8003f64:	200004e8 	.word	0x200004e8
 8003f68:	200004f0 	.word	0x200004f0
 8003f6c:	20000600 	.word	0x20000600
 8003f70:	200005f8 	.word	0x200005f8
 8003f74:	20000040 	.word	0x20000040
 8003f78:	200024e0 	.word	0x200024e0
 8003f7c:	2000000c 	.word	0x2000000c
 8003f80:	20000020 	.word	0x20000020
 8003f84:	200004cc 	.word	0x200004cc
 8003f88:	20000014 	.word	0x20000014
 8003f8c:	200004d0 	.word	0x200004d0
 8003f90:	20000018 	.word	0x20000018
 8003f94:	2000001d 	.word	0x2000001d
 8003f98:	20000038 	.word	0x20000038
  				}
  				case SLEEP:
  				case EMERGENCY_SLEEP:
  				case HALTED: {
  					PID_setpoint = 0;
 8003f9c:	4957      	ldr	r1, [pc, #348]	; (80040fc <main+0x4d4>)
 8003f9e:	f04f 0200 	mov.w	r2, #0
 8003fa2:	f04f 0300 	mov.w	r3, #0
 8003fa6:	e9c1 2300 	strd	r2, r3, [r1]
  					break;
 8003faa:	bf00      	nop
  			//PID_SetILimits(&TPID, -PID_MAX_I_LIMIT_tuning, PID_MAX_I_LIMIT_tuning); 	// Set max and min I limit
  			//sensor_values.set_temperature = temperature_tuning;
  			// ----------------------------------------------

  			/* Send debug information */
  			if(HAL_GetTick() - previous_millis_debug >= interval_debug){
 8003fac:	f002 fd74 	bl	8006a98 <HAL_GetTick>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	4b53      	ldr	r3, [pc, #332]	; (8004100 <main+0x4d8>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	1ad2      	subs	r2, r2, r3
 8003fb8:	4b52      	ldr	r3, [pc, #328]	; (8004104 <main+0x4dc>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d36d      	bcc.n	800409c <main+0x474>
  				memset(&buffer, '\0', sizeof(buffer));
 8003fc0:	2228      	movs	r2, #40	; 0x28
 8003fc2:	2100      	movs	r1, #0
 8003fc4:	4850      	ldr	r0, [pc, #320]	; (8004108 <main+0x4e0>)
 8003fc6:	f00e f9e2 	bl	801238e <memset>
  				sprintf(buffer, "%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\n",
 8003fca:	4b50      	ldr	r3, [pc, #320]	; (800410c <main+0x4e4>)
 8003fcc:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
 8003fd0:	4b4a      	ldr	r3, [pc, #296]	; (80040fc <main+0x4d4>)
 8003fd2:	e9d3 4500 	ldrd	r4, r5, [r3]
  						sensor_values.thermocouple_temperature, PID_setpoint,
						PID_output/PID_MAX_OUTPUT*100.0, PID_GetPpart(&TPID)/10.0, PID_GetIpart(&TPID)/10.0, PID_GetDpart(&TPID)/10.0, sensor_values.thermocouple_temperature_display);
 8003fd6:	4b4e      	ldr	r3, [pc, #312]	; (8004110 <main+0x4e8>)
 8003fd8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003fdc:	f04f 0200 	mov.w	r2, #0
 8003fe0:	4b4c      	ldr	r3, [pc, #304]	; (8004114 <main+0x4ec>)
 8003fe2:	f7fc fc5b 	bl	800089c <__aeabi_ddiv>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	460b      	mov	r3, r1
 8003fea:	4610      	mov	r0, r2
 8003fec:	4619      	mov	r1, r3
  				sprintf(buffer, "%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\n",
 8003fee:	f04f 0200 	mov.w	r2, #0
 8003ff2:	4b49      	ldr	r3, [pc, #292]	; (8004118 <main+0x4f0>)
 8003ff4:	f7fc fb28 	bl	8000648 <__aeabi_dmul>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	460b      	mov	r3, r1
 8003ffc:	ec43 2b18 	vmov	d8, r2, r3
						PID_output/PID_MAX_OUTPUT*100.0, PID_GetPpart(&TPID)/10.0, PID_GetIpart(&TPID)/10.0, PID_GetDpart(&TPID)/10.0, sensor_values.thermocouple_temperature_display);
 8004000:	4846      	ldr	r0, [pc, #280]	; (800411c <main+0x4f4>)
 8004002:	f001 faaf 	bl	8005564 <PID_GetPpart>
 8004006:	ec51 0b10 	vmov	r0, r1, d0
  				sprintf(buffer, "%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\n",
 800400a:	f04f 0200 	mov.w	r2, #0
 800400e:	4b44      	ldr	r3, [pc, #272]	; (8004120 <main+0x4f8>)
 8004010:	f7fc fc44 	bl	800089c <__aeabi_ddiv>
 8004014:	4602      	mov	r2, r0
 8004016:	460b      	mov	r3, r1
 8004018:	ec43 2b19 	vmov	d9, r2, r3
						PID_output/PID_MAX_OUTPUT*100.0, PID_GetPpart(&TPID)/10.0, PID_GetIpart(&TPID)/10.0, PID_GetDpart(&TPID)/10.0, sensor_values.thermocouple_temperature_display);
 800401c:	483f      	ldr	r0, [pc, #252]	; (800411c <main+0x4f4>)
 800401e:	f001 fab3 	bl	8005588 <PID_GetIpart>
 8004022:	ec51 0b10 	vmov	r0, r1, d0
  				sprintf(buffer, "%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\n",
 8004026:	f04f 0200 	mov.w	r2, #0
 800402a:	4b3d      	ldr	r3, [pc, #244]	; (8004120 <main+0x4f8>)
 800402c:	f7fc fc36 	bl	800089c <__aeabi_ddiv>
 8004030:	4602      	mov	r2, r0
 8004032:	460b      	mov	r3, r1
 8004034:	4692      	mov	sl, r2
 8004036:	469b      	mov	fp, r3
						PID_output/PID_MAX_OUTPUT*100.0, PID_GetPpart(&TPID)/10.0, PID_GetIpart(&TPID)/10.0, PID_GetDpart(&TPID)/10.0, sensor_values.thermocouple_temperature_display);
 8004038:	4838      	ldr	r0, [pc, #224]	; (800411c <main+0x4f4>)
 800403a:	f001 fab7 	bl	80055ac <PID_GetDpart>
 800403e:	ec51 0b10 	vmov	r0, r1, d0
  				sprintf(buffer, "%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\n",
 8004042:	f04f 0200 	mov.w	r2, #0
 8004046:	4b36      	ldr	r3, [pc, #216]	; (8004120 <main+0x4f8>)
 8004048:	f7fc fc28 	bl	800089c <__aeabi_ddiv>
 800404c:	4602      	mov	r2, r0
 800404e:	460b      	mov	r3, r1
 8004050:	4610      	mov	r0, r2
 8004052:	4619      	mov	r1, r3
 8004054:	4b2d      	ldr	r3, [pc, #180]	; (800410c <main+0x4e4>)
 8004056:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800405a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800405e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004062:	e9cd ab06 	strd	sl, fp, [sp, #24]
 8004066:	ed8d 9b04 	vstr	d9, [sp, #16]
 800406a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800406e:	e9cd 4500 	strd	r4, r5, [sp]
 8004072:	4642      	mov	r2, r8
 8004074:	464b      	mov	r3, r9
 8004076:	492b      	ldr	r1, [pc, #172]	; (8004124 <main+0x4fc>)
 8004078:	4823      	ldr	r0, [pc, #140]	; (8004108 <main+0x4e0>)
 800407a:	f00e f925 	bl	80122c8 <siprintf>
  				//CDC_Transmit_FS((uint8_t *) buffer, strlen(buffer)); //Print string over USB virtual COM port
  			    HAL_UART_Transmit_IT(&huart1, (uint8_t *) buffer, strlen(buffer));
 800407e:	4822      	ldr	r0, [pc, #136]	; (8004108 <main+0x4e0>)
 8004080:	f7fc f91e 	bl	80002c0 <strlen>
 8004084:	4603      	mov	r3, r0
 8004086:	b29b      	uxth	r3, r3
 8004088:	461a      	mov	r2, r3
 800408a:	491f      	ldr	r1, [pc, #124]	; (8004108 <main+0x4e0>)
 800408c:	4826      	ldr	r0, [pc, #152]	; (8004128 <main+0x500>)
 800408e:	f009 ff29 	bl	800dee4 <HAL_UART_Transmit_IT>
  				previous_millis_debug = HAL_GetTick();
 8004092:	f002 fd01 	bl	8006a98 <HAL_GetTick>
 8004096:	4603      	mov	r3, r0
 8004098:	4a19      	ldr	r2, [pc, #100]	; (8004100 <main+0x4d8>)
 800409a:	6013      	str	r3, [r2, #0]
  			}

 			/* Detect if a tip is present by sending a short voltage pulse and sense current */
			#ifdef DETECT_TIP_BY_CURRENT
  				if(HAL_GetTick() - previous_measure_current_update >= interval_measure_current){
 800409c:	f002 fcfc 	bl	8006a98 <HAL_GetTick>
 80040a0:	4602      	mov	r2, r0
 80040a2:	4b22      	ldr	r3, [pc, #136]	; (800412c <main+0x504>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	1ad2      	subs	r2, r2, r3
 80040a8:	4b21      	ldr	r3, [pc, #132]	; (8004130 <main+0x508>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d311      	bcc.n	80040d4 <main+0x4ac>
  					if(thermocouple_measurement_done == 1){ //Only take current measurement if thermocouple measurement is not ongoing
 80040b0:	4b20      	ldr	r3, [pc, #128]	; (8004134 <main+0x50c>)
 80040b2:	781b      	ldrb	r3, [r3, #0]
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d10d      	bne.n	80040d4 <main+0x4ac>
						current_measurement_done = 0;
 80040b8:	4b1f      	ldr	r3, [pc, #124]	; (8004138 <main+0x510>)
 80040ba:	2200      	movs	r2, #0
 80040bc:	701a      	strb	r2, [r3, #0]
						set_heater_duty(PID_MAX_OUTPUT/2);
 80040be:	20fa      	movs	r0, #250	; 0xfa
 80040c0:	f7fd fbbe 	bl	8001840 <set_heater_duty>
						current_measurement_requested = 1;
 80040c4:	4b1d      	ldr	r3, [pc, #116]	; (800413c <main+0x514>)
 80040c6:	2201      	movs	r2, #1
 80040c8:	701a      	strb	r2, [r3, #0]
	  					previous_measure_current_update = HAL_GetTick();
 80040ca:	f002 fce5 	bl	8006a98 <HAL_GetTick>
 80040ce:	4603      	mov	r3, r0
 80040d0:	4a16      	ldr	r2, [pc, #88]	; (800412c <main+0x504>)
 80040d2:	6013      	str	r3, [r2, #0]
  					}
  				}
			#endif

  			/* Update display */
  			if(HAL_GetTick() - previous_millis_display >= interval_display){
 80040d4:	f002 fce0 	bl	8006a98 <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	4b19      	ldr	r3, [pc, #100]	; (8004140 <main+0x518>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	1ad2      	subs	r2, r2, r3
 80040e0:	4b18      	ldr	r3, [pc, #96]	; (8004144 <main+0x51c>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	429a      	cmp	r2, r3
 80040e6:	f4ff aec1 	bcc.w	8003e6c <main+0x244>
  				update_display();
 80040ea:	f7fd ff61 	bl	8001fb0 <update_display>
  				previous_millis_display = HAL_GetTick();
 80040ee:	f002 fcd3 	bl	8006a98 <HAL_GetTick>
 80040f2:	4603      	mov	r3, r0
 80040f4:	4a12      	ldr	r2, [pc, #72]	; (8004140 <main+0x518>)
 80040f6:	6013      	str	r3, [r2, #0]
  			if(HAL_GetTick() - previous_sensor_update_high_update >= interval_sensor_update_high_update){
 80040f8:	e6b8      	b.n	8003e6c <main+0x244>
 80040fa:	bf00      	nop
 80040fc:	20000600 	.word	0x20000600
 8004100:	200004b8 	.word	0x200004b8
 8004104:	20000008 	.word	0x20000008
 8004108:	200004f8 	.word	0x200004f8
 800410c:	20000038 	.word	0x20000038
 8004110:	200005f8 	.word	0x200005f8
 8004114:	407f4000 	.word	0x407f4000
 8004118:	40590000 	.word	0x40590000
 800411c:	200024e0 	.word	0x200024e0
 8004120:	40240000 	.word	0x40240000
 8004124:	08016098 	.word	0x08016098
 8004128:	20002448 	.word	0x20002448
 800412c:	200004c8 	.word	0x200004c8
 8004130:	20000010 	.word	0x20000010
 8004134:	2000021d 	.word	0x2000021d
 8004138:	2000021c 	.word	0x2000021c
 800413c:	20000610 	.word	0x20000610
 8004140:	200004b4 	.word	0x200004b4
 8004144:	20000004 	.word	0x20000004

08004148 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b094      	sub	sp, #80	; 0x50
 800414c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800414e:	f107 0318 	add.w	r3, r7, #24
 8004152:	2238      	movs	r2, #56	; 0x38
 8004154:	2100      	movs	r1, #0
 8004156:	4618      	mov	r0, r3
 8004158:	f00e f919 	bl	801238e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800415c:	1d3b      	adds	r3, r7, #4
 800415e:	2200      	movs	r2, #0
 8004160:	601a      	str	r2, [r3, #0]
 8004162:	605a      	str	r2, [r3, #4]
 8004164:	609a      	str	r2, [r3, #8]
 8004166:	60da      	str	r2, [r3, #12]
 8004168:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800416a:	2000      	movs	r0, #0
 800416c:	f006 fbb6 	bl	800a8dc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004170:	2302      	movs	r3, #2
 8004172:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004174:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004178:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800417a:	2340      	movs	r3, #64	; 0x40
 800417c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800417e:	2302      	movs	r3, #2
 8004180:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004182:	2302      	movs	r3, #2
 8004184:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8004186:	2304      	movs	r3, #4
 8004188:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800418a:	2355      	movs	r3, #85	; 0x55
 800418c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800418e:	2302      	movs	r3, #2
 8004190:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004192:	2302      	movs	r3, #2
 8004194:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004196:	2302      	movs	r3, #2
 8004198:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800419a:	f107 0318 	add.w	r3, r7, #24
 800419e:	4618      	mov	r0, r3
 80041a0:	f006 fc50 	bl	800aa44 <HAL_RCC_OscConfig>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d001      	beq.n	80041ae <SystemClock_Config+0x66>
  {
    Error_Handler();
 80041aa:	f000 fd79 	bl	8004ca0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80041ae:	230f      	movs	r3, #15
 80041b0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80041b2:	2303      	movs	r3, #3
 80041b4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80041b6:	2300      	movs	r3, #0
 80041b8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80041ba:	2300      	movs	r3, #0
 80041bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80041be:	2300      	movs	r3, #0
 80041c0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80041c2:	1d3b      	adds	r3, r7, #4
 80041c4:	2104      	movs	r1, #4
 80041c6:	4618      	mov	r0, r3
 80041c8:	f006 ff4e 	bl	800b068 <HAL_RCC_ClockConfig>
 80041cc:	4603      	mov	r3, r0
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d001      	beq.n	80041d6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80041d2:	f000 fd65 	bl	8004ca0 <Error_Handler>
  }
}
 80041d6:	bf00      	nop
 80041d8:	3750      	adds	r7, #80	; 0x50
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
	...

080041e0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b08c      	sub	sp, #48	; 0x30
 80041e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80041e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80041ea:	2200      	movs	r2, #0
 80041ec:	601a      	str	r2, [r3, #0]
 80041ee:	605a      	str	r2, [r3, #4]
 80041f0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80041f2:	1d3b      	adds	r3, r7, #4
 80041f4:	2220      	movs	r2, #32
 80041f6:	2100      	movs	r1, #0
 80041f8:	4618      	mov	r0, r3
 80041fa:	f00e f8c8 	bl	801238e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80041fe:	4b40      	ldr	r3, [pc, #256]	; (8004300 <MX_ADC1_Init+0x120>)
 8004200:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8004204:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8004206:	4b3e      	ldr	r3, [pc, #248]	; (8004300 <MX_ADC1_Init+0x120>)
 8004208:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800420c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800420e:	4b3c      	ldr	r3, [pc, #240]	; (8004300 <MX_ADC1_Init+0x120>)
 8004210:	2200      	movs	r2, #0
 8004212:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004214:	4b3a      	ldr	r3, [pc, #232]	; (8004300 <MX_ADC1_Init+0x120>)
 8004216:	2200      	movs	r2, #0
 8004218:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800421a:	4b39      	ldr	r3, [pc, #228]	; (8004300 <MX_ADC1_Init+0x120>)
 800421c:	2200      	movs	r2, #0
 800421e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8004220:	4b37      	ldr	r3, [pc, #220]	; (8004300 <MX_ADC1_Init+0x120>)
 8004222:	2201      	movs	r2, #1
 8004224:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004226:	4b36      	ldr	r3, [pc, #216]	; (8004300 <MX_ADC1_Init+0x120>)
 8004228:	2204      	movs	r2, #4
 800422a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800422c:	4b34      	ldr	r3, [pc, #208]	; (8004300 <MX_ADC1_Init+0x120>)
 800422e:	2200      	movs	r2, #0
 8004230:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8004232:	4b33      	ldr	r3, [pc, #204]	; (8004300 <MX_ADC1_Init+0x120>)
 8004234:	2201      	movs	r2, #1
 8004236:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 3;
 8004238:	4b31      	ldr	r3, [pc, #196]	; (8004300 <MX_ADC1_Init+0x120>)
 800423a:	2203      	movs	r2, #3
 800423c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800423e:	4b30      	ldr	r3, [pc, #192]	; (8004300 <MX_ADC1_Init+0x120>)
 8004240:	2200      	movs	r2, #0
 8004242:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004246:	4b2e      	ldr	r3, [pc, #184]	; (8004300 <MX_ADC1_Init+0x120>)
 8004248:	2200      	movs	r2, #0
 800424a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800424c:	4b2c      	ldr	r3, [pc, #176]	; (8004300 <MX_ADC1_Init+0x120>)
 800424e:	2200      	movs	r2, #0
 8004250:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8004252:	4b2b      	ldr	r3, [pc, #172]	; (8004300 <MX_ADC1_Init+0x120>)
 8004254:	2201      	movs	r2, #1
 8004256:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800425a:	4b29      	ldr	r3, [pc, #164]	; (8004300 <MX_ADC1_Init+0x120>)
 800425c:	2200      	movs	r2, #0
 800425e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8004260:	4b27      	ldr	r3, [pc, #156]	; (8004300 <MX_ADC1_Init+0x120>)
 8004262:	2200      	movs	r2, #0
 8004264:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004268:	4825      	ldr	r0, [pc, #148]	; (8004300 <MX_ADC1_Init+0x120>)
 800426a:	f002 ffa9 	bl	80071c0 <HAL_ADC_Init>
 800426e:	4603      	mov	r3, r0
 8004270:	2b00      	cmp	r3, #0
 8004272:	d001      	beq.n	8004278 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8004274:	f000 fd14 	bl	8004ca0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004278:	2300      	movs	r3, #0
 800427a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800427c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004280:	4619      	mov	r1, r3
 8004282:	481f      	ldr	r0, [pc, #124]	; (8004300 <MX_ADC1_Init+0x120>)
 8004284:	f004 feb8 	bl	8008ff8 <HAL_ADCEx_MultiModeConfigChannel>
 8004288:	4603      	mov	r3, r0
 800428a:	2b00      	cmp	r3, #0
 800428c:	d001      	beq.n	8004292 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800428e:	f000 fd07 	bl	8004ca0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8004292:	4b1c      	ldr	r3, [pc, #112]	; (8004304 <MX_ADC1_Init+0x124>)
 8004294:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004296:	2306      	movs	r3, #6
 8004298:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 800429a:	2306      	movs	r3, #6
 800429c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800429e:	237f      	movs	r3, #127	; 0x7f
 80042a0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80042a2:	2304      	movs	r3, #4
 80042a4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80042a6:	2300      	movs	r3, #0
 80042a8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80042aa:	1d3b      	adds	r3, r7, #4
 80042ac:	4619      	mov	r1, r3
 80042ae:	4814      	ldr	r0, [pc, #80]	; (8004300 <MX_ADC1_Init+0x120>)
 80042b0:	f003 fd8a 	bl	8007dc8 <HAL_ADC_ConfigChannel>
 80042b4:	4603      	mov	r3, r0
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d001      	beq.n	80042be <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80042ba:	f000 fcf1 	bl	8004ca0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80042be:	4b12      	ldr	r3, [pc, #72]	; (8004308 <MX_ADC1_Init+0x128>)
 80042c0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80042c2:	230c      	movs	r3, #12
 80042c4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80042c6:	1d3b      	adds	r3, r7, #4
 80042c8:	4619      	mov	r1, r3
 80042ca:	480d      	ldr	r0, [pc, #52]	; (8004300 <MX_ADC1_Init+0x120>)
 80042cc:	f003 fd7c 	bl	8007dc8 <HAL_ADC_ConfigChannel>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d001      	beq.n	80042da <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 80042d6:	f000 fce3 	bl	8004ca0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 80042da:	4b0c      	ldr	r3, [pc, #48]	; (800430c <MX_ADC1_Init+0x12c>)
 80042dc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80042de:	2312      	movs	r3, #18
 80042e0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80042e2:	1d3b      	adds	r3, r7, #4
 80042e4:	4619      	mov	r1, r3
 80042e6:	4806      	ldr	r0, [pc, #24]	; (8004300 <MX_ADC1_Init+0x120>)
 80042e8:	f003 fd6e 	bl	8007dc8 <HAL_ADC_ConfigChannel>
 80042ec:	4603      	mov	r3, r0
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d001      	beq.n	80042f6 <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 80042f2:	f000 fcd5 	bl	8004ca0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80042f6:	bf00      	nop
 80042f8:	3730      	adds	r7, #48	; 0x30
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
 80042fe:	bf00      	nop
 8004300:	20001f74 	.word	0x20001f74
 8004304:	0c900008 	.word	0x0c900008
 8004308:	10c00010 	.word	0x10c00010
 800430c:	c3210000 	.word	0xc3210000

08004310 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b090      	sub	sp, #64	; 0x40
 8004314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8004316:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800431a:	2200      	movs	r2, #0
 800431c:	601a      	str	r2, [r3, #0]
 800431e:	605a      	str	r2, [r3, #4]
 8004320:	609a      	str	r2, [r3, #8]
 8004322:	60da      	str	r2, [r3, #12]
 8004324:	611a      	str	r2, [r3, #16]
 8004326:	615a      	str	r2, [r3, #20]
 8004328:	619a      	str	r2, [r3, #24]
  ADC_ChannelConfTypeDef sConfig = {0};
 800432a:	1d3b      	adds	r3, r7, #4
 800432c:	2220      	movs	r2, #32
 800432e:	2100      	movs	r1, #0
 8004330:	4618      	mov	r0, r3
 8004332:	f00e f82c 	bl	801238e <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8004336:	4b40      	ldr	r3, [pc, #256]	; (8004438 <MX_ADC2_Init+0x128>)
 8004338:	4a40      	ldr	r2, [pc, #256]	; (800443c <MX_ADC2_Init+0x12c>)
 800433a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800433c:	4b3e      	ldr	r3, [pc, #248]	; (8004438 <MX_ADC2_Init+0x128>)
 800433e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8004342:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8004344:	4b3c      	ldr	r3, [pc, #240]	; (8004438 <MX_ADC2_Init+0x128>)
 8004346:	2200      	movs	r2, #0
 8004348:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800434a:	4b3b      	ldr	r3, [pc, #236]	; (8004438 <MX_ADC2_Init+0x128>)
 800434c:	2200      	movs	r2, #0
 800434e:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8004350:	4b39      	ldr	r3, [pc, #228]	; (8004438 <MX_ADC2_Init+0x128>)
 8004352:	2200      	movs	r2, #0
 8004354:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8004356:	4b38      	ldr	r3, [pc, #224]	; (8004438 <MX_ADC2_Init+0x128>)
 8004358:	2201      	movs	r2, #1
 800435a:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800435c:	4b36      	ldr	r3, [pc, #216]	; (8004438 <MX_ADC2_Init+0x128>)
 800435e:	2204      	movs	r2, #4
 8004360:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8004362:	4b35      	ldr	r3, [pc, #212]	; (8004438 <MX_ADC2_Init+0x128>)
 8004364:	2200      	movs	r2, #0
 8004366:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8004368:	4b33      	ldr	r3, [pc, #204]	; (8004438 <MX_ADC2_Init+0x128>)
 800436a:	2200      	movs	r2, #0
 800436c:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 800436e:	4b32      	ldr	r3, [pc, #200]	; (8004438 <MX_ADC2_Init+0x128>)
 8004370:	2202      	movs	r2, #2
 8004372:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8004374:	4b30      	ldr	r3, [pc, #192]	; (8004438 <MX_ADC2_Init+0x128>)
 8004376:	2200      	movs	r2, #0
 8004378:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800437c:	4b2e      	ldr	r3, [pc, #184]	; (8004438 <MX_ADC2_Init+0x128>)
 800437e:	2200      	movs	r2, #0
 8004380:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004382:	4b2d      	ldr	r3, [pc, #180]	; (8004438 <MX_ADC2_Init+0x128>)
 8004384:	2200      	movs	r2, #0
 8004386:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8004388:	4b2b      	ldr	r3, [pc, #172]	; (8004438 <MX_ADC2_Init+0x128>)
 800438a:	2200      	movs	r2, #0
 800438c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004390:	4b29      	ldr	r3, [pc, #164]	; (8004438 <MX_ADC2_Init+0x128>)
 8004392:	2200      	movs	r2, #0
 8004394:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8004396:	4b28      	ldr	r3, [pc, #160]	; (8004438 <MX_ADC2_Init+0x128>)
 8004398:	2200      	movs	r2, #0
 800439a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800439e:	4826      	ldr	r0, [pc, #152]	; (8004438 <MX_ADC2_Init+0x128>)
 80043a0:	f002 ff0e 	bl	80071c0 <HAL_ADC_Init>
 80043a4:	4603      	mov	r3, r0
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d001      	beq.n	80043ae <MX_ADC2_Init+0x9e>
  {
    Error_Handler();
 80043aa:	f000 fc79 	bl	8004ca0 <Error_Handler>
  }

  /** Configure Analog WatchDog 1
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 80043ae:	4b24      	ldr	r3, [pc, #144]	; (8004440 <MX_ADC2_Init+0x130>)
 80043b0:	627b      	str	r3, [r7, #36]	; 0x24
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 80043b2:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
 80043b6:	62bb      	str	r3, [r7, #40]	; 0x28
  AnalogWDGConfig.Channel = ADC_CHANNEL_2;
 80043b8:	4b22      	ldr	r3, [pc, #136]	; (8004444 <MX_ADC2_Init+0x134>)
 80043ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  AnalogWDGConfig.ITMode = ENABLE;
 80043bc:	2301      	movs	r3, #1
 80043be:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  AnalogWDGConfig.HighThreshold = 2000;
 80043c2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80043c6:	637b      	str	r3, [r7, #52]	; 0x34
  AnalogWDGConfig.LowThreshold = 0;
 80043c8:	2300      	movs	r3, #0
 80043ca:	63bb      	str	r3, [r7, #56]	; 0x38
  AnalogWDGConfig.FilteringConfig = ADC_AWD_FILTERING_NONE;
 80043cc:	2300      	movs	r3, #0
 80043ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 80043d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80043d4:	4619      	mov	r1, r3
 80043d6:	4818      	ldr	r0, [pc, #96]	; (8004438 <MX_ADC2_Init+0x128>)
 80043d8:	f004 f8e6 	bl	80085a8 <HAL_ADC_AnalogWDGConfig>
 80043dc:	4603      	mov	r3, r0
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d001      	beq.n	80043e6 <MX_ADC2_Init+0xd6>
  {
    Error_Handler();
 80043e2:	f000 fc5d 	bl	8004ca0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80043e6:	4b17      	ldr	r3, [pc, #92]	; (8004444 <MX_ADC2_Init+0x134>)
 80043e8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80043ea:	2306      	movs	r3, #6
 80043ec:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80043ee:	2300      	movs	r3, #0
 80043f0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80043f2:	237f      	movs	r3, #127	; 0x7f
 80043f4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80043f6:	2304      	movs	r3, #4
 80043f8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80043fa:	2300      	movs	r3, #0
 80043fc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80043fe:	1d3b      	adds	r3, r7, #4
 8004400:	4619      	mov	r1, r3
 8004402:	480d      	ldr	r0, [pc, #52]	; (8004438 <MX_ADC2_Init+0x128>)
 8004404:	f003 fce0 	bl	8007dc8 <HAL_ADC_ConfigChannel>
 8004408:	4603      	mov	r3, r0
 800440a:	2b00      	cmp	r3, #0
 800440c:	d001      	beq.n	8004412 <MX_ADC2_Init+0x102>
  {
    Error_Handler();
 800440e:	f000 fc47 	bl	8004ca0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8004412:	4b0d      	ldr	r3, [pc, #52]	; (8004448 <MX_ADC2_Init+0x138>)
 8004414:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8004416:	230c      	movs	r3, #12
 8004418:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800441a:	1d3b      	adds	r3, r7, #4
 800441c:	4619      	mov	r1, r3
 800441e:	4806      	ldr	r0, [pc, #24]	; (8004438 <MX_ADC2_Init+0x128>)
 8004420:	f003 fcd2 	bl	8007dc8 <HAL_ADC_ConfigChannel>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d001      	beq.n	800442e <MX_ADC2_Init+0x11e>
  {
    Error_Handler();
 800442a:	f000 fc39 	bl	8004ca0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800442e:	bf00      	nop
 8004430:	3740      	adds	r7, #64	; 0x40
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
 8004436:	bf00      	nop
 8004438:	20001fe0 	.word	0x20001fe0
 800443c:	50000100 	.word	0x50000100
 8004440:	7dc00000 	.word	0x7dc00000
 8004444:	08600004 	.word	0x08600004
 8004448:	2a000400 	.word	0x2a000400

0800444c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8004450:	4b0d      	ldr	r3, [pc, #52]	; (8004488 <MX_CRC_Init+0x3c>)
 8004452:	4a0e      	ldr	r2, [pc, #56]	; (800448c <MX_CRC_Init+0x40>)
 8004454:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8004456:	4b0c      	ldr	r3, [pc, #48]	; (8004488 <MX_CRC_Init+0x3c>)
 8004458:	2200      	movs	r2, #0
 800445a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800445c:	4b0a      	ldr	r3, [pc, #40]	; (8004488 <MX_CRC_Init+0x3c>)
 800445e:	2200      	movs	r2, #0
 8004460:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8004462:	4b09      	ldr	r3, [pc, #36]	; (8004488 <MX_CRC_Init+0x3c>)
 8004464:	2200      	movs	r2, #0
 8004466:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8004468:	4b07      	ldr	r3, [pc, #28]	; (8004488 <MX_CRC_Init+0x3c>)
 800446a:	2200      	movs	r2, #0
 800446c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800446e:	4b06      	ldr	r3, [pc, #24]	; (8004488 <MX_CRC_Init+0x3c>)
 8004470:	2201      	movs	r2, #1
 8004472:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8004474:	4804      	ldr	r0, [pc, #16]	; (8004488 <MX_CRC_Init+0x3c>)
 8004476:	f004 ff73 	bl	8009360 <HAL_CRC_Init>
 800447a:	4603      	mov	r3, r0
 800447c:	2b00      	cmp	r3, #0
 800447e:	d001      	beq.n	8004484 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8004480:	f000 fc0e 	bl	8004ca0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8004484:	bf00      	nop
 8004486:	bd80      	pop	{r7, pc}
 8004488:	200020ac 	.word	0x200020ac
 800448c:	40023000 	.word	0x40023000

08004490 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004494:	4b1b      	ldr	r3, [pc, #108]	; (8004504 <MX_I2C1_Init+0x74>)
 8004496:	4a1c      	ldr	r2, [pc, #112]	; (8004508 <MX_I2C1_Init+0x78>)
 8004498:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30A0A7FB;
 800449a:	4b1a      	ldr	r3, [pc, #104]	; (8004504 <MX_I2C1_Init+0x74>)
 800449c:	4a1b      	ldr	r2, [pc, #108]	; (800450c <MX_I2C1_Init+0x7c>)
 800449e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80044a0:	4b18      	ldr	r3, [pc, #96]	; (8004504 <MX_I2C1_Init+0x74>)
 80044a2:	2200      	movs	r2, #0
 80044a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80044a6:	4b17      	ldr	r3, [pc, #92]	; (8004504 <MX_I2C1_Init+0x74>)
 80044a8:	2201      	movs	r2, #1
 80044aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80044ac:	4b15      	ldr	r3, [pc, #84]	; (8004504 <MX_I2C1_Init+0x74>)
 80044ae:	2200      	movs	r2, #0
 80044b0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80044b2:	4b14      	ldr	r3, [pc, #80]	; (8004504 <MX_I2C1_Init+0x74>)
 80044b4:	2200      	movs	r2, #0
 80044b6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80044b8:	4b12      	ldr	r3, [pc, #72]	; (8004504 <MX_I2C1_Init+0x74>)
 80044ba:	2200      	movs	r2, #0
 80044bc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80044be:	4b11      	ldr	r3, [pc, #68]	; (8004504 <MX_I2C1_Init+0x74>)
 80044c0:	2200      	movs	r2, #0
 80044c2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80044c4:	4b0f      	ldr	r3, [pc, #60]	; (8004504 <MX_I2C1_Init+0x74>)
 80044c6:	2200      	movs	r2, #0
 80044c8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80044ca:	480e      	ldr	r0, [pc, #56]	; (8004504 <MX_I2C1_Init+0x74>)
 80044cc:	f006 f8d4 	bl	800a678 <HAL_I2C_Init>
 80044d0:	4603      	mov	r3, r0
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d001      	beq.n	80044da <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80044d6:	f000 fbe3 	bl	8004ca0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80044da:	2100      	movs	r1, #0
 80044dc:	4809      	ldr	r0, [pc, #36]	; (8004504 <MX_I2C1_Init+0x74>)
 80044de:	f006 f966 	bl	800a7ae <HAL_I2CEx_ConfigAnalogFilter>
 80044e2:	4603      	mov	r3, r0
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d001      	beq.n	80044ec <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80044e8:	f000 fbda 	bl	8004ca0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80044ec:	2100      	movs	r1, #0
 80044ee:	4805      	ldr	r0, [pc, #20]	; (8004504 <MX_I2C1_Init+0x74>)
 80044f0:	f006 f9a8 	bl	800a844 <HAL_I2CEx_ConfigDigitalFilter>
 80044f4:	4603      	mov	r3, r0
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d001      	beq.n	80044fe <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80044fa:	f000 fbd1 	bl	8004ca0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80044fe:	bf00      	nop
 8004500:	bd80      	pop	{r7, pc}
 8004502:	bf00      	nop
 8004504:	200020d0 	.word	0x200020d0
 8004508:	40005400 	.word	0x40005400
 800450c:	30a0a7fb 	.word	0x30a0a7fb

08004510 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8004514:	4b1b      	ldr	r3, [pc, #108]	; (8004584 <MX_SPI2_Init+0x74>)
 8004516:	4a1c      	ldr	r2, [pc, #112]	; (8004588 <MX_SPI2_Init+0x78>)
 8004518:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800451a:	4b1a      	ldr	r3, [pc, #104]	; (8004584 <MX_SPI2_Init+0x74>)
 800451c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004520:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 8004522:	4b18      	ldr	r3, [pc, #96]	; (8004584 <MX_SPI2_Init+0x74>)
 8004524:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004528:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800452a:	4b16      	ldr	r3, [pc, #88]	; (8004584 <MX_SPI2_Init+0x74>)
 800452c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004530:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004532:	4b14      	ldr	r3, [pc, #80]	; (8004584 <MX_SPI2_Init+0x74>)
 8004534:	2200      	movs	r2, #0
 8004536:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004538:	4b12      	ldr	r3, [pc, #72]	; (8004584 <MX_SPI2_Init+0x74>)
 800453a:	2200      	movs	r2, #0
 800453c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800453e:	4b11      	ldr	r3, [pc, #68]	; (8004584 <MX_SPI2_Init+0x74>)
 8004540:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004544:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004546:	4b0f      	ldr	r3, [pc, #60]	; (8004584 <MX_SPI2_Init+0x74>)
 8004548:	2210      	movs	r2, #16
 800454a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800454c:	4b0d      	ldr	r3, [pc, #52]	; (8004584 <MX_SPI2_Init+0x74>)
 800454e:	2200      	movs	r2, #0
 8004550:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004552:	4b0c      	ldr	r3, [pc, #48]	; (8004584 <MX_SPI2_Init+0x74>)
 8004554:	2200      	movs	r2, #0
 8004556:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004558:	4b0a      	ldr	r3, [pc, #40]	; (8004584 <MX_SPI2_Init+0x74>)
 800455a:	2200      	movs	r2, #0
 800455c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800455e:	4b09      	ldr	r3, [pc, #36]	; (8004584 <MX_SPI2_Init+0x74>)
 8004560:	2207      	movs	r2, #7
 8004562:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004564:	4b07      	ldr	r3, [pc, #28]	; (8004584 <MX_SPI2_Init+0x74>)
 8004566:	2200      	movs	r2, #0
 8004568:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800456a:	4b06      	ldr	r3, [pc, #24]	; (8004584 <MX_SPI2_Init+0x74>)
 800456c:	2208      	movs	r2, #8
 800456e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004570:	4804      	ldr	r0, [pc, #16]	; (8004584 <MX_SPI2_Init+0x74>)
 8004572:	f007 f985 	bl	800b880 <HAL_SPI_Init>
 8004576:	4603      	mov	r3, r0
 8004578:	2b00      	cmp	r3, #0
 800457a:	d001      	beq.n	8004580 <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 800457c:	f000 fb90 	bl	8004ca0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004580:	bf00      	nop
 8004582:	bd80      	pop	{r7, pc}
 8004584:	20002124 	.word	0x20002124
 8004588:	40003800 	.word	0x40003800

0800458c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b098      	sub	sp, #96	; 0x60
 8004590:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004592:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004596:	2200      	movs	r2, #0
 8004598:	601a      	str	r2, [r3, #0]
 800459a:	605a      	str	r2, [r3, #4]
 800459c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800459e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80045a2:	2200      	movs	r2, #0
 80045a4:	601a      	str	r2, [r3, #0]
 80045a6:	605a      	str	r2, [r3, #4]
 80045a8:	609a      	str	r2, [r3, #8]
 80045aa:	60da      	str	r2, [r3, #12]
 80045ac:	611a      	str	r2, [r3, #16]
 80045ae:	615a      	str	r2, [r3, #20]
 80045b0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80045b2:	1d3b      	adds	r3, r7, #4
 80045b4:	2234      	movs	r2, #52	; 0x34
 80045b6:	2100      	movs	r1, #0
 80045b8:	4618      	mov	r0, r3
 80045ba:	f00d fee8 	bl	801238e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80045be:	4b41      	ldr	r3, [pc, #260]	; (80046c4 <MX_TIM1_Init+0x138>)
 80045c0:	4a41      	ldr	r2, [pc, #260]	; (80046c8 <MX_TIM1_Init+0x13c>)
 80045c2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 20-1;
 80045c4:	4b3f      	ldr	r3, [pc, #252]	; (80046c4 <MX_TIM1_Init+0x138>)
 80045c6:	2213      	movs	r2, #19
 80045c8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045ca:	4b3e      	ldr	r3, [pc, #248]	; (80046c4 <MX_TIM1_Init+0x138>)
 80045cc:	2200      	movs	r2, #0
 80045ce:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 500;
 80045d0:	4b3c      	ldr	r3, [pc, #240]	; (80046c4 <MX_TIM1_Init+0x138>)
 80045d2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80045d6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80045d8:	4b3a      	ldr	r3, [pc, #232]	; (80046c4 <MX_TIM1_Init+0x138>)
 80045da:	2200      	movs	r2, #0
 80045dc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80045de:	4b39      	ldr	r3, [pc, #228]	; (80046c4 <MX_TIM1_Init+0x138>)
 80045e0:	2200      	movs	r2, #0
 80045e2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80045e4:	4b37      	ldr	r3, [pc, #220]	; (80046c4 <MX_TIM1_Init+0x138>)
 80045e6:	2280      	movs	r2, #128	; 0x80
 80045e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80045ea:	4836      	ldr	r0, [pc, #216]	; (80046c4 <MX_TIM1_Init+0x138>)
 80045ec:	f007 ff4d 	bl	800c48a <HAL_TIM_PWM_Init>
 80045f0:	4603      	mov	r3, r0
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d001      	beq.n	80045fa <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80045f6:	f000 fb53 	bl	8004ca0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80045fa:	2300      	movs	r3, #0
 80045fc:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80045fe:	2300      	movs	r3, #0
 8004600:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004602:	2300      	movs	r3, #0
 8004604:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004606:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800460a:	4619      	mov	r1, r3
 800460c:	482d      	ldr	r0, [pc, #180]	; (80046c4 <MX_TIM1_Init+0x138>)
 800460e:	f009 fa9f 	bl	800db50 <HAL_TIMEx_MasterConfigSynchronization>
 8004612:	4603      	mov	r3, r0
 8004614:	2b00      	cmp	r3, #0
 8004616:	d001      	beq.n	800461c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8004618:	f000 fb42 	bl	8004ca0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800461c:	2360      	movs	r3, #96	; 0x60
 800461e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8004620:	2300      	movs	r3, #0
 8004622:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004624:	2300      	movs	r3, #0
 8004626:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004628:	2300      	movs	r3, #0
 800462a:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800462c:	2300      	movs	r3, #0
 800462e:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004630:	2300      	movs	r3, #0
 8004632:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004634:	2300      	movs	r3, #0
 8004636:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004638:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800463c:	2200      	movs	r2, #0
 800463e:	4619      	mov	r1, r3
 8004640:	4820      	ldr	r0, [pc, #128]	; (80046c4 <MX_TIM1_Init+0x138>)
 8004642:	f008 fc9d 	bl	800cf80 <HAL_TIM_PWM_ConfigChannel>
 8004646:	4603      	mov	r3, r0
 8004648:	2b00      	cmp	r3, #0
 800464a:	d001      	beq.n	8004650 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800464c:	f000 fb28 	bl	8004ca0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004650:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004654:	2208      	movs	r2, #8
 8004656:	4619      	mov	r1, r3
 8004658:	481a      	ldr	r0, [pc, #104]	; (80046c4 <MX_TIM1_Init+0x138>)
 800465a:	f008 fc91 	bl	800cf80 <HAL_TIM_PWM_ConfigChannel>
 800465e:	4603      	mov	r3, r0
 8004660:	2b00      	cmp	r3, #0
 8004662:	d001      	beq.n	8004668 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8004664:	f000 fb1c 	bl	8004ca0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004668:	2300      	movs	r3, #0
 800466a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800466c:	2300      	movs	r3, #0
 800466e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004670:	2300      	movs	r3, #0
 8004672:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004674:	2300      	movs	r3, #0
 8004676:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004678:	2300      	movs	r3, #0
 800467a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800467c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004680:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8004682:	2300      	movs	r3, #0
 8004684:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8004686:	2300      	movs	r3, #0
 8004688:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800468a:	2300      	movs	r3, #0
 800468c:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800468e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004692:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8004694:	2300      	movs	r3, #0
 8004696:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8004698:	2300      	movs	r3, #0
 800469a:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800469c:	2300      	movs	r3, #0
 800469e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80046a0:	1d3b      	adds	r3, r7, #4
 80046a2:	4619      	mov	r1, r3
 80046a4:	4807      	ldr	r0, [pc, #28]	; (80046c4 <MX_TIM1_Init+0x138>)
 80046a6:	f009 fad5 	bl	800dc54 <HAL_TIMEx_ConfigBreakDeadTime>
 80046aa:	4603      	mov	r3, r0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d001      	beq.n	80046b4 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80046b0:	f000 faf6 	bl	8004ca0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80046b4:	4803      	ldr	r0, [pc, #12]	; (80046c4 <MX_TIM1_Init+0x138>)
 80046b6:	f001 fb01 	bl	8005cbc <HAL_TIM_MspPostInit>

}
 80046ba:	bf00      	nop
 80046bc:	3760      	adds	r7, #96	; 0x60
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	200021e8 	.word	0x200021e8
 80046c8:	40012c00 	.word	0x40012c00

080046cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b08c      	sub	sp, #48	; 0x30
 80046d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80046d2:	f107 030c 	add.w	r3, r7, #12
 80046d6:	2224      	movs	r2, #36	; 0x24
 80046d8:	2100      	movs	r1, #0
 80046da:	4618      	mov	r0, r3
 80046dc:	f00d fe57 	bl	801238e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80046e0:	463b      	mov	r3, r7
 80046e2:	2200      	movs	r2, #0
 80046e4:	601a      	str	r2, [r3, #0]
 80046e6:	605a      	str	r2, [r3, #4]
 80046e8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80046ea:	4b21      	ldr	r3, [pc, #132]	; (8004770 <MX_TIM2_Init+0xa4>)
 80046ec:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80046f0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80046f2:	4b1f      	ldr	r3, [pc, #124]	; (8004770 <MX_TIM2_Init+0xa4>)
 80046f4:	2200      	movs	r2, #0
 80046f6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046f8:	4b1d      	ldr	r3, [pc, #116]	; (8004770 <MX_TIM2_Init+0xa4>)
 80046fa:	2200      	movs	r2, #0
 80046fc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4.294967295E9;
 80046fe:	4b1c      	ldr	r3, [pc, #112]	; (8004770 <MX_TIM2_Init+0xa4>)
 8004700:	f04f 32ff 	mov.w	r2, #4294967295
 8004704:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004706:	4b1a      	ldr	r3, [pc, #104]	; (8004770 <MX_TIM2_Init+0xa4>)
 8004708:	2200      	movs	r2, #0
 800470a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800470c:	4b18      	ldr	r3, [pc, #96]	; (8004770 <MX_TIM2_Init+0xa4>)
 800470e:	2200      	movs	r2, #0
 8004710:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004712:	2303      	movs	r3, #3
 8004714:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8004716:	2302      	movs	r3, #2
 8004718:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800471a:	2301      	movs	r3, #1
 800471c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800471e:	2300      	movs	r3, #0
 8004720:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8004722:	2300      	movs	r3, #0
 8004724:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004726:	2300      	movs	r3, #0
 8004728:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800472a:	2301      	movs	r3, #1
 800472c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800472e:	2300      	movs	r3, #0
 8004730:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8004732:	2300      	movs	r3, #0
 8004734:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8004736:	f107 030c 	add.w	r3, r7, #12
 800473a:	4619      	mov	r1, r3
 800473c:	480c      	ldr	r0, [pc, #48]	; (8004770 <MX_TIM2_Init+0xa4>)
 800473e:	f008 f97b 	bl	800ca38 <HAL_TIM_Encoder_Init>
 8004742:	4603      	mov	r3, r0
 8004744:	2b00      	cmp	r3, #0
 8004746:	d001      	beq.n	800474c <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8004748:	f000 faaa 	bl	8004ca0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800474c:	2300      	movs	r3, #0
 800474e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004750:	2300      	movs	r3, #0
 8004752:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004754:	463b      	mov	r3, r7
 8004756:	4619      	mov	r1, r3
 8004758:	4805      	ldr	r0, [pc, #20]	; (8004770 <MX_TIM2_Init+0xa4>)
 800475a:	f009 f9f9 	bl	800db50 <HAL_TIMEx_MasterConfigSynchronization>
 800475e:	4603      	mov	r3, r0
 8004760:	2b00      	cmp	r3, #0
 8004762:	d001      	beq.n	8004768 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8004764:	f000 fa9c 	bl	8004ca0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004768:	bf00      	nop
 800476a:	3730      	adds	r7, #48	; 0x30
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}
 8004770:	20002234 	.word	0x20002234

08004774 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b08a      	sub	sp, #40	; 0x28
 8004778:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800477a:	f107 031c 	add.w	r3, r7, #28
 800477e:	2200      	movs	r2, #0
 8004780:	601a      	str	r2, [r3, #0]
 8004782:	605a      	str	r2, [r3, #4]
 8004784:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004786:	463b      	mov	r3, r7
 8004788:	2200      	movs	r2, #0
 800478a:	601a      	str	r2, [r3, #0]
 800478c:	605a      	str	r2, [r3, #4]
 800478e:	609a      	str	r2, [r3, #8]
 8004790:	60da      	str	r2, [r3, #12]
 8004792:	611a      	str	r2, [r3, #16]
 8004794:	615a      	str	r2, [r3, #20]
 8004796:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004798:	4b21      	ldr	r3, [pc, #132]	; (8004820 <MX_TIM4_Init+0xac>)
 800479a:	4a22      	ldr	r2, [pc, #136]	; (8004824 <MX_TIM4_Init+0xb0>)
 800479c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 10000-1;
 800479e:	4b20      	ldr	r3, [pc, #128]	; (8004820 <MX_TIM4_Init+0xac>)
 80047a0:	f242 720f 	movw	r2, #9999	; 0x270f
 80047a4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80047a6:	4b1e      	ldr	r3, [pc, #120]	; (8004820 <MX_TIM4_Init+0xac>)
 80047a8:	2200      	movs	r2, #0
 80047aa:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10;
 80047ac:	4b1c      	ldr	r3, [pc, #112]	; (8004820 <MX_TIM4_Init+0xac>)
 80047ae:	220a      	movs	r2, #10
 80047b0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80047b2:	4b1b      	ldr	r3, [pc, #108]	; (8004820 <MX_TIM4_Init+0xac>)
 80047b4:	2200      	movs	r2, #0
 80047b6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80047b8:	4b19      	ldr	r3, [pc, #100]	; (8004820 <MX_TIM4_Init+0xac>)
 80047ba:	2280      	movs	r2, #128	; 0x80
 80047bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80047be:	4818      	ldr	r0, [pc, #96]	; (8004820 <MX_TIM4_Init+0xac>)
 80047c0:	f007 fe63 	bl	800c48a <HAL_TIM_PWM_Init>
 80047c4:	4603      	mov	r3, r0
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d001      	beq.n	80047ce <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 80047ca:	f000 fa69 	bl	8004ca0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80047ce:	2300      	movs	r3, #0
 80047d0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80047d2:	2300      	movs	r3, #0
 80047d4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80047d6:	f107 031c 	add.w	r3, r7, #28
 80047da:	4619      	mov	r1, r3
 80047dc:	4810      	ldr	r0, [pc, #64]	; (8004820 <MX_TIM4_Init+0xac>)
 80047de:	f009 f9b7 	bl	800db50 <HAL_TIMEx_MasterConfigSynchronization>
 80047e2:	4603      	mov	r3, r0
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d001      	beq.n	80047ec <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 80047e8:	f000 fa5a 	bl	8004ca0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80047ec:	2360      	movs	r3, #96	; 0x60
 80047ee:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80047f0:	2300      	movs	r3, #0
 80047f2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80047f4:	2300      	movs	r3, #0
 80047f6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80047f8:	2300      	movs	r3, #0
 80047fa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80047fc:	463b      	mov	r3, r7
 80047fe:	2204      	movs	r2, #4
 8004800:	4619      	mov	r1, r3
 8004802:	4807      	ldr	r0, [pc, #28]	; (8004820 <MX_TIM4_Init+0xac>)
 8004804:	f008 fbbc 	bl	800cf80 <HAL_TIM_PWM_ConfigChannel>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d001      	beq.n	8004812 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 800480e:	f000 fa47 	bl	8004ca0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8004812:	4803      	ldr	r0, [pc, #12]	; (8004820 <MX_TIM4_Init+0xac>)
 8004814:	f001 fa52 	bl	8005cbc <HAL_TIM_MspPostInit>

}
 8004818:	bf00      	nop
 800481a:	3728      	adds	r7, #40	; 0x28
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}
 8004820:	20002280 	.word	0x20002280
 8004824:	40000800 	.word	0x40000800

08004828 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800482e:	1d3b      	adds	r3, r7, #4
 8004830:	2200      	movs	r2, #0
 8004832:	601a      	str	r2, [r3, #0]
 8004834:	605a      	str	r2, [r3, #4]
 8004836:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004838:	4b14      	ldr	r3, [pc, #80]	; (800488c <MX_TIM6_Init+0x64>)
 800483a:	4a15      	ldr	r2, [pc, #84]	; (8004890 <MX_TIM6_Init+0x68>)
 800483c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 17000-1;
 800483e:	4b13      	ldr	r3, [pc, #76]	; (800488c <MX_TIM6_Init+0x64>)
 8004840:	f244 2267 	movw	r2, #16999	; 0x4267
 8004844:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004846:	4b11      	ldr	r3, [pc, #68]	; (800488c <MX_TIM6_Init+0x64>)
 8004848:	2200      	movs	r2, #0
 800484a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 250;
 800484c:	4b0f      	ldr	r3, [pc, #60]	; (800488c <MX_TIM6_Init+0x64>)
 800484e:	22fa      	movs	r2, #250	; 0xfa
 8004850:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004852:	4b0e      	ldr	r3, [pc, #56]	; (800488c <MX_TIM6_Init+0x64>)
 8004854:	2280      	movs	r2, #128	; 0x80
 8004856:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004858:	480c      	ldr	r0, [pc, #48]	; (800488c <MX_TIM6_Init+0x64>)
 800485a:	f007 fd25 	bl	800c2a8 <HAL_TIM_Base_Init>
 800485e:	4603      	mov	r3, r0
 8004860:	2b00      	cmp	r3, #0
 8004862:	d001      	beq.n	8004868 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8004864:	f000 fa1c 	bl	8004ca0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004868:	2300      	movs	r3, #0
 800486a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800486c:	2300      	movs	r3, #0
 800486e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004870:	1d3b      	adds	r3, r7, #4
 8004872:	4619      	mov	r1, r3
 8004874:	4805      	ldr	r0, [pc, #20]	; (800488c <MX_TIM6_Init+0x64>)
 8004876:	f009 f96b 	bl	800db50 <HAL_TIMEx_MasterConfigSynchronization>
 800487a:	4603      	mov	r3, r0
 800487c:	2b00      	cmp	r3, #0
 800487e:	d001      	beq.n	8004884 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8004880:	f000 fa0e 	bl	8004ca0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8004884:	bf00      	nop
 8004886:	3710      	adds	r7, #16
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}
 800488c:	200022cc 	.word	0x200022cc
 8004890:	40001000 	.word	0x40001000

08004894 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b084      	sub	sp, #16
 8004898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800489a:	1d3b      	adds	r3, r7, #4
 800489c:	2200      	movs	r2, #0
 800489e:	601a      	str	r2, [r3, #0]
 80048a0:	605a      	str	r2, [r3, #4]
 80048a2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80048a4:	4b19      	ldr	r3, [pc, #100]	; (800490c <MX_TIM7_Init+0x78>)
 80048a6:	4a1a      	ldr	r2, [pc, #104]	; (8004910 <MX_TIM7_Init+0x7c>)
 80048a8:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 8500-1;
 80048aa:	4b18      	ldr	r3, [pc, #96]	; (800490c <MX_TIM7_Init+0x78>)
 80048ac:	f242 1233 	movw	r2, #8499	; 0x2133
 80048b0:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80048b2:	4b16      	ldr	r3, [pc, #88]	; (800490c <MX_TIM7_Init+0x78>)
 80048b4:	2200      	movs	r2, #0
 80048b6:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 80048b8:	4b14      	ldr	r3, [pc, #80]	; (800490c <MX_TIM7_Init+0x78>)
 80048ba:	2209      	movs	r2, #9
 80048bc:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80048be:	4b13      	ldr	r3, [pc, #76]	; (800490c <MX_TIM7_Init+0x78>)
 80048c0:	2280      	movs	r2, #128	; 0x80
 80048c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80048c4:	4811      	ldr	r0, [pc, #68]	; (800490c <MX_TIM7_Init+0x78>)
 80048c6:	f007 fcef 	bl	800c2a8 <HAL_TIM_Base_Init>
 80048ca:	4603      	mov	r3, r0
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d001      	beq.n	80048d4 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80048d0:	f000 f9e6 	bl	8004ca0 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim7, TIM_OPMODE_SINGLE) != HAL_OK)
 80048d4:	2108      	movs	r1, #8
 80048d6:	480d      	ldr	r0, [pc, #52]	; (800490c <MX_TIM7_Init+0x78>)
 80048d8:	f008 f85e 	bl	800c998 <HAL_TIM_OnePulse_Init>
 80048dc:	4603      	mov	r3, r0
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d001      	beq.n	80048e6 <MX_TIM7_Init+0x52>
  {
    Error_Handler();
 80048e2:	f000 f9dd 	bl	8004ca0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80048e6:	2320      	movs	r3, #32
 80048e8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80048ea:	2300      	movs	r3, #0
 80048ec:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80048ee:	1d3b      	adds	r3, r7, #4
 80048f0:	4619      	mov	r1, r3
 80048f2:	4806      	ldr	r0, [pc, #24]	; (800490c <MX_TIM7_Init+0x78>)
 80048f4:	f009 f92c 	bl	800db50 <HAL_TIMEx_MasterConfigSynchronization>
 80048f8:	4603      	mov	r3, r0
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d001      	beq.n	8004902 <MX_TIM7_Init+0x6e>
  {
    Error_Handler();
 80048fe:	f000 f9cf 	bl	8004ca0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8004902:	bf00      	nop
 8004904:	3710      	adds	r7, #16
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}
 800490a:	bf00      	nop
 800490c:	20002318 	.word	0x20002318
 8004910:	40001400 	.word	0x40001400

08004914 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b084      	sub	sp, #16
 8004918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800491a:	1d3b      	adds	r3, r7, #4
 800491c:	2200      	movs	r2, #0
 800491e:	601a      	str	r2, [r3, #0]
 8004920:	605a      	str	r2, [r3, #4]
 8004922:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8004924:	4b19      	ldr	r3, [pc, #100]	; (800498c <MX_TIM8_Init+0x78>)
 8004926:	4a1a      	ldr	r2, [pc, #104]	; (8004990 <MX_TIM8_Init+0x7c>)
 8004928:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800492a:	4b18      	ldr	r3, [pc, #96]	; (800498c <MX_TIM8_Init+0x78>)
 800492c:	2200      	movs	r2, #0
 800492e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004930:	4b16      	ldr	r3, [pc, #88]	; (800498c <MX_TIM8_Init+0x78>)
 8004932:	2200      	movs	r2, #0
 8004934:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8004936:	4b15      	ldr	r3, [pc, #84]	; (800498c <MX_TIM8_Init+0x78>)
 8004938:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800493c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800493e:	4b13      	ldr	r3, [pc, #76]	; (800498c <MX_TIM8_Init+0x78>)
 8004940:	2200      	movs	r2, #0
 8004942:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8004944:	4b11      	ldr	r3, [pc, #68]	; (800498c <MX_TIM8_Init+0x78>)
 8004946:	2200      	movs	r2, #0
 8004948:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800494a:	4b10      	ldr	r3, [pc, #64]	; (800498c <MX_TIM8_Init+0x78>)
 800494c:	2200      	movs	r2, #0
 800494e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OnePulse_Init(&htim8, TIM_OPMODE_SINGLE) != HAL_OK)
 8004950:	2108      	movs	r1, #8
 8004952:	480e      	ldr	r0, [pc, #56]	; (800498c <MX_TIM8_Init+0x78>)
 8004954:	f008 f820 	bl	800c998 <HAL_TIM_OnePulse_Init>
 8004958:	4603      	mov	r3, r0
 800495a:	2b00      	cmp	r3, #0
 800495c:	d001      	beq.n	8004962 <MX_TIM8_Init+0x4e>
  {
    Error_Handler();
 800495e:	f000 f99f 	bl	8004ca0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004962:	2300      	movs	r3, #0
 8004964:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004966:	2300      	movs	r3, #0
 8004968:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800496a:	2300      	movs	r3, #0
 800496c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800496e:	1d3b      	adds	r3, r7, #4
 8004970:	4619      	mov	r1, r3
 8004972:	4806      	ldr	r0, [pc, #24]	; (800498c <MX_TIM8_Init+0x78>)
 8004974:	f009 f8ec 	bl	800db50 <HAL_TIMEx_MasterConfigSynchronization>
 8004978:	4603      	mov	r3, r0
 800497a:	2b00      	cmp	r3, #0
 800497c:	d001      	beq.n	8004982 <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 800497e:	f000 f98f 	bl	8004ca0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8004982:	bf00      	nop
 8004984:	3710      	adds	r7, #16
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}
 800498a:	bf00      	nop
 800498c:	20002364 	.word	0x20002364
 8004990:	40013400 	.word	0x40013400

08004994 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8004998:	4b10      	ldr	r3, [pc, #64]	; (80049dc <MX_TIM16_Init+0x48>)
 800499a:	4a11      	ldr	r2, [pc, #68]	; (80049e0 <MX_TIM16_Init+0x4c>)
 800499c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 17000-1;
 800499e:	4b0f      	ldr	r3, [pc, #60]	; (80049dc <MX_TIM16_Init+0x48>)
 80049a0:	f244 2267 	movw	r2, #16999	; 0x4267
 80049a4:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80049a6:	4b0d      	ldr	r3, [pc, #52]	; (80049dc <MX_TIM16_Init+0x48>)
 80049a8:	2200      	movs	r2, #0
 80049aa:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 499;
 80049ac:	4b0b      	ldr	r3, [pc, #44]	; (80049dc <MX_TIM16_Init+0x48>)
 80049ae:	f240 12f3 	movw	r2, #499	; 0x1f3
 80049b2:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80049b4:	4b09      	ldr	r3, [pc, #36]	; (80049dc <MX_TIM16_Init+0x48>)
 80049b6:	2200      	movs	r2, #0
 80049b8:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80049ba:	4b08      	ldr	r3, [pc, #32]	; (80049dc <MX_TIM16_Init+0x48>)
 80049bc:	2200      	movs	r2, #0
 80049be:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80049c0:	4b06      	ldr	r3, [pc, #24]	; (80049dc <MX_TIM16_Init+0x48>)
 80049c2:	2280      	movs	r2, #128	; 0x80
 80049c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80049c6:	4805      	ldr	r0, [pc, #20]	; (80049dc <MX_TIM16_Init+0x48>)
 80049c8:	f007 fc6e 	bl	800c2a8 <HAL_TIM_Base_Init>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d001      	beq.n	80049d6 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 80049d2:	f000 f965 	bl	8004ca0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80049d6:	bf00      	nop
 80049d8:	bd80      	pop	{r7, pc}
 80049da:	bf00      	nop
 80049dc:	200023b0 	.word	0x200023b0
 80049e0:	40014400 	.word	0x40014400

080049e4 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80049e8:	4b14      	ldr	r3, [pc, #80]	; (8004a3c <MX_TIM17_Init+0x58>)
 80049ea:	4a15      	ldr	r2, [pc, #84]	; (8004a40 <MX_TIM17_Init+0x5c>)
 80049ec:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 17000-1;
 80049ee:	4b13      	ldr	r3, [pc, #76]	; (8004a3c <MX_TIM17_Init+0x58>)
 80049f0:	f244 2267 	movw	r2, #16999	; 0x4267
 80049f4:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80049f6:	4b11      	ldr	r3, [pc, #68]	; (8004a3c <MX_TIM17_Init+0x58>)
 80049f8:	2200      	movs	r2, #0
 80049fa:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 49;
 80049fc:	4b0f      	ldr	r3, [pc, #60]	; (8004a3c <MX_TIM17_Init+0x58>)
 80049fe:	2231      	movs	r2, #49	; 0x31
 8004a00:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a02:	4b0e      	ldr	r3, [pc, #56]	; (8004a3c <MX_TIM17_Init+0x58>)
 8004a04:	2200      	movs	r2, #0
 8004a06:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8004a08:	4b0c      	ldr	r3, [pc, #48]	; (8004a3c <MX_TIM17_Init+0x58>)
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004a0e:	4b0b      	ldr	r3, [pc, #44]	; (8004a3c <MX_TIM17_Init+0x58>)
 8004a10:	2280      	movs	r2, #128	; 0x80
 8004a12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8004a14:	4809      	ldr	r0, [pc, #36]	; (8004a3c <MX_TIM17_Init+0x58>)
 8004a16:	f007 fc47 	bl	800c2a8 <HAL_TIM_Base_Init>
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d001      	beq.n	8004a24 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8004a20:	f000 f93e 	bl	8004ca0 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim17, TIM_OPMODE_SINGLE) != HAL_OK)
 8004a24:	2108      	movs	r1, #8
 8004a26:	4805      	ldr	r0, [pc, #20]	; (8004a3c <MX_TIM17_Init+0x58>)
 8004a28:	f007 ffb6 	bl	800c998 <HAL_TIM_OnePulse_Init>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d001      	beq.n	8004a36 <MX_TIM17_Init+0x52>
  {
    Error_Handler();
 8004a32:	f000 f935 	bl	8004ca0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8004a36:	bf00      	nop
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	200023fc 	.word	0x200023fc
 8004a40:	40014800 	.word	0x40014800

08004a44 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004a48:	4b22      	ldr	r3, [pc, #136]	; (8004ad4 <MX_USART1_UART_Init+0x90>)
 8004a4a:	4a23      	ldr	r2, [pc, #140]	; (8004ad8 <MX_USART1_UART_Init+0x94>)
 8004a4c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004a4e:	4b21      	ldr	r3, [pc, #132]	; (8004ad4 <MX_USART1_UART_Init+0x90>)
 8004a50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004a54:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004a56:	4b1f      	ldr	r3, [pc, #124]	; (8004ad4 <MX_USART1_UART_Init+0x90>)
 8004a58:	2200      	movs	r2, #0
 8004a5a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004a5c:	4b1d      	ldr	r3, [pc, #116]	; (8004ad4 <MX_USART1_UART_Init+0x90>)
 8004a5e:	2200      	movs	r2, #0
 8004a60:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004a62:	4b1c      	ldr	r3, [pc, #112]	; (8004ad4 <MX_USART1_UART_Init+0x90>)
 8004a64:	2200      	movs	r2, #0
 8004a66:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004a68:	4b1a      	ldr	r3, [pc, #104]	; (8004ad4 <MX_USART1_UART_Init+0x90>)
 8004a6a:	220c      	movs	r2, #12
 8004a6c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004a6e:	4b19      	ldr	r3, [pc, #100]	; (8004ad4 <MX_USART1_UART_Init+0x90>)
 8004a70:	2200      	movs	r2, #0
 8004a72:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004a74:	4b17      	ldr	r3, [pc, #92]	; (8004ad4 <MX_USART1_UART_Init+0x90>)
 8004a76:	2200      	movs	r2, #0
 8004a78:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004a7a:	4b16      	ldr	r3, [pc, #88]	; (8004ad4 <MX_USART1_UART_Init+0x90>)
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004a80:	4b14      	ldr	r3, [pc, #80]	; (8004ad4 <MX_USART1_UART_Init+0x90>)
 8004a82:	2200      	movs	r2, #0
 8004a84:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004a86:	4b13      	ldr	r3, [pc, #76]	; (8004ad4 <MX_USART1_UART_Init+0x90>)
 8004a88:	2200      	movs	r2, #0
 8004a8a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004a8c:	4811      	ldr	r0, [pc, #68]	; (8004ad4 <MX_USART1_UART_Init+0x90>)
 8004a8e:	f009 f9d8 	bl	800de42 <HAL_UART_Init>
 8004a92:	4603      	mov	r3, r0
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d001      	beq.n	8004a9c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8004a98:	f000 f902 	bl	8004ca0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004a9c:	2100      	movs	r1, #0
 8004a9e:	480d      	ldr	r0, [pc, #52]	; (8004ad4 <MX_USART1_UART_Init+0x90>)
 8004aa0:	f00a fd1d 	bl	800f4de <HAL_UARTEx_SetTxFifoThreshold>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d001      	beq.n	8004aae <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8004aaa:	f000 f8f9 	bl	8004ca0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004aae:	2100      	movs	r1, #0
 8004ab0:	4808      	ldr	r0, [pc, #32]	; (8004ad4 <MX_USART1_UART_Init+0x90>)
 8004ab2:	f00a fd52 	bl	800f55a <HAL_UARTEx_SetRxFifoThreshold>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d001      	beq.n	8004ac0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8004abc:	f000 f8f0 	bl	8004ca0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004ac0:	4804      	ldr	r0, [pc, #16]	; (8004ad4 <MX_USART1_UART_Init+0x90>)
 8004ac2:	f00a fcd3 	bl	800f46c <HAL_UARTEx_DisableFifoMode>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d001      	beq.n	8004ad0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8004acc:	f000 f8e8 	bl	8004ca0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004ad0:	bf00      	nop
 8004ad2:	bd80      	pop	{r7, pc}
 8004ad4:	20002448 	.word	0x20002448
 8004ad8:	40013800 	.word	0x40013800

08004adc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b082      	sub	sp, #8
 8004ae0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004ae2:	4b16      	ldr	r3, [pc, #88]	; (8004b3c <MX_DMA_Init+0x60>)
 8004ae4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ae6:	4a15      	ldr	r2, [pc, #84]	; (8004b3c <MX_DMA_Init+0x60>)
 8004ae8:	f043 0304 	orr.w	r3, r3, #4
 8004aec:	6493      	str	r3, [r2, #72]	; 0x48
 8004aee:	4b13      	ldr	r3, [pc, #76]	; (8004b3c <MX_DMA_Init+0x60>)
 8004af0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004af2:	f003 0304 	and.w	r3, r3, #4
 8004af6:	607b      	str	r3, [r7, #4]
 8004af8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004afa:	4b10      	ldr	r3, [pc, #64]	; (8004b3c <MX_DMA_Init+0x60>)
 8004afc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004afe:	4a0f      	ldr	r2, [pc, #60]	; (8004b3c <MX_DMA_Init+0x60>)
 8004b00:	f043 0301 	orr.w	r3, r3, #1
 8004b04:	6493      	str	r3, [r2, #72]	; 0x48
 8004b06:	4b0d      	ldr	r3, [pc, #52]	; (8004b3c <MX_DMA_Init+0x60>)
 8004b08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b0a:	f003 0301 	and.w	r3, r3, #1
 8004b0e:	603b      	str	r3, [r7, #0]
 8004b10:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004b12:	2200      	movs	r2, #0
 8004b14:	2100      	movs	r1, #0
 8004b16:	200b      	movs	r0, #11
 8004b18:	f004 fbed 	bl	80092f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004b1c:	200b      	movs	r0, #11
 8004b1e:	f004 fc04 	bl	800932a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8004b22:	2200      	movs	r2, #0
 8004b24:	2100      	movs	r1, #0
 8004b26:	200d      	movs	r0, #13
 8004b28:	f004 fbe5 	bl	80092f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8004b2c:	200d      	movs	r0, #13
 8004b2e:	f004 fbfc 	bl	800932a <HAL_NVIC_EnableIRQ>

}
 8004b32:	bf00      	nop
 8004b34:	3708      	adds	r7, #8
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}
 8004b3a:	bf00      	nop
 8004b3c:	40021000 	.word	0x40021000

08004b40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b08a      	sub	sp, #40	; 0x28
 8004b44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b46:	f107 0314 	add.w	r3, r7, #20
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	601a      	str	r2, [r3, #0]
 8004b4e:	605a      	str	r2, [r3, #4]
 8004b50:	609a      	str	r2, [r3, #8]
 8004b52:	60da      	str	r2, [r3, #12]
 8004b54:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b56:	4b4f      	ldr	r3, [pc, #316]	; (8004c94 <MX_GPIO_Init+0x154>)
 8004b58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b5a:	4a4e      	ldr	r2, [pc, #312]	; (8004c94 <MX_GPIO_Init+0x154>)
 8004b5c:	f043 0304 	orr.w	r3, r3, #4
 8004b60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b62:	4b4c      	ldr	r3, [pc, #304]	; (8004c94 <MX_GPIO_Init+0x154>)
 8004b64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b66:	f003 0304 	and.w	r3, r3, #4
 8004b6a:	613b      	str	r3, [r7, #16]
 8004b6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004b6e:	4b49      	ldr	r3, [pc, #292]	; (8004c94 <MX_GPIO_Init+0x154>)
 8004b70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b72:	4a48      	ldr	r2, [pc, #288]	; (8004c94 <MX_GPIO_Init+0x154>)
 8004b74:	f043 0320 	orr.w	r3, r3, #32
 8004b78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b7a:	4b46      	ldr	r3, [pc, #280]	; (8004c94 <MX_GPIO_Init+0x154>)
 8004b7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b7e:	f003 0320 	and.w	r3, r3, #32
 8004b82:	60fb      	str	r3, [r7, #12]
 8004b84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b86:	4b43      	ldr	r3, [pc, #268]	; (8004c94 <MX_GPIO_Init+0x154>)
 8004b88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b8a:	4a42      	ldr	r2, [pc, #264]	; (8004c94 <MX_GPIO_Init+0x154>)
 8004b8c:	f043 0301 	orr.w	r3, r3, #1
 8004b90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b92:	4b40      	ldr	r3, [pc, #256]	; (8004c94 <MX_GPIO_Init+0x154>)
 8004b94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b96:	f003 0301 	and.w	r3, r3, #1
 8004b9a:	60bb      	str	r3, [r7, #8]
 8004b9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b9e:	4b3d      	ldr	r3, [pc, #244]	; (8004c94 <MX_GPIO_Init+0x154>)
 8004ba0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ba2:	4a3c      	ldr	r2, [pc, #240]	; (8004c94 <MX_GPIO_Init+0x154>)
 8004ba4:	f043 0302 	orr.w	r3, r3, #2
 8004ba8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004baa:	4b3a      	ldr	r3, [pc, #232]	; (8004c94 <MX_GPIO_Init+0x154>)
 8004bac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bae:	f003 0302 	and.w	r3, r3, #2
 8004bb2:	607b      	str	r3, [r7, #4]
 8004bb4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, USR_2_Pin|USR_3_Pin|USR_4_Pin|SPI2_SD_CS_Pin
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	f645 4107 	movw	r1, #23559	; 0x5c07
 8004bbc:	4836      	ldr	r0, [pc, #216]	; (8004c98 <MX_GPIO_Init+0x158>)
 8004bbe:	f005 fd2b 	bl	800a618 <HAL_GPIO_WritePin>
                          |SPI2_DC_Pin|SPI2_RST_Pin|SPI2_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_1_GPIO_Port, USR_1_Pin, GPIO_PIN_RESET);
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004bc8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004bcc:	f005 fd24 	bl	800a618 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : VERSION_BIT_1_Pin VERSION_BIT_2_Pin VERSION_BIT_3_Pin */
  GPIO_InitStruct.Pin = VERSION_BIT_1_Pin|VERSION_BIT_2_Pin|VERSION_BIT_3_Pin;
 8004bd0:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8004bd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004bde:	f107 0314 	add.w	r3, r7, #20
 8004be2:	4619      	mov	r1, r3
 8004be4:	482d      	ldr	r0, [pc, #180]	; (8004c9c <MX_GPIO_Init+0x15c>)
 8004be6:	f005 fb7d 	bl	800a2e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : HANDLE_INP_1_Pin HANDLE_INP_2_Pin STAND_INP_Pin */
  GPIO_InitStruct.Pin = HANDLE_INP_1_Pin|HANDLE_INP_2_Pin|STAND_INP_Pin;
 8004bea:	2370      	movs	r3, #112	; 0x70
 8004bec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bf6:	f107 0314 	add.w	r3, r7, #20
 8004bfa:	4619      	mov	r1, r3
 8004bfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004c00:	f005 fb70 	bl	800a2e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW_2_Pin */
  GPIO_InitStruct.Pin = SW_2_Pin;
 8004c04:	2380      	movs	r3, #128	; 0x80
 8004c06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004c08:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8004c0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW_2_GPIO_Port, &GPIO_InitStruct);
 8004c12:	f107 0314 	add.w	r3, r7, #20
 8004c16:	4619      	mov	r1, r3
 8004c18:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004c1c:	f005 fb62 	bl	800a2e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USR_2_Pin USR_3_Pin USR_4_Pin SPI2_SD_CS_Pin
                           SPI2_DC_Pin SPI2_RST_Pin SPI2_CS_Pin */
  GPIO_InitStruct.Pin = USR_2_Pin|USR_3_Pin|USR_4_Pin|SPI2_SD_CS_Pin
 8004c20:	f645 4307 	movw	r3, #23559	; 0x5c07
 8004c24:	617b      	str	r3, [r7, #20]
                          |SPI2_DC_Pin|SPI2_RST_Pin|SPI2_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c26:	2301      	movs	r3, #1
 8004c28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c32:	f107 0314 	add.w	r3, r7, #20
 8004c36:	4619      	mov	r1, r3
 8004c38:	4817      	ldr	r0, [pc, #92]	; (8004c98 <MX_GPIO_Init+0x158>)
 8004c3a:	f005 fb53 	bl	800a2e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USR_1_Pin */
  GPIO_InitStruct.Pin = USR_1_Pin;
 8004c3e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c44:	2301      	movs	r3, #1
 8004c46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_1_GPIO_Port, &GPIO_InitStruct);
 8004c50:	f107 0314 	add.w	r3, r7, #20
 8004c54:	4619      	mov	r1, r3
 8004c56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004c5a:	f005 fb43 	bl	800a2e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW_1_Pin SW_3_Pin */
  GPIO_InitStruct.Pin = SW_1_Pin|SW_3_Pin;
 8004c5e:	f44f 7390 	mov.w	r3, #288	; 0x120
 8004c62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004c64:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8004c68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c6e:	f107 0314 	add.w	r3, r7, #20
 8004c72:	4619      	mov	r1, r3
 8004c74:	4808      	ldr	r0, [pc, #32]	; (8004c98 <MX_GPIO_Init+0x158>)
 8004c76:	f005 fb35 	bl	800a2e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	2100      	movs	r1, #0
 8004c7e:	2017      	movs	r0, #23
 8004c80:	f004 fb39 	bl	80092f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004c84:	2017      	movs	r0, #23
 8004c86:	f004 fb50 	bl	800932a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8004c8a:	bf00      	nop
 8004c8c:	3728      	adds	r7, #40	; 0x28
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop
 8004c94:	40021000 	.word	0x40021000
 8004c98:	48000400 	.word	0x48000400
 8004c9c:	48000800 	.word	0x48000800

08004ca0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004ca4:	b672      	cpsid	i
}
 8004ca6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004ca8:	e7fe      	b.n	8004ca8 <Error_Handler+0x8>

08004caa <Moving_Average_Init>:
  * @brief  This function initializes filter's data structure.
	* @param  filter_struct : Data structure
  * @retval None.
  */
void Moving_Average_Init(FilterTypeDef* filter_struct, float window_length)
{
 8004caa:	b480      	push	{r7}
 8004cac:	b085      	sub	sp, #20
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	6078      	str	r0, [r7, #4]
 8004cb2:	ed87 0a00 	vstr	s0, [r7]
	filter_struct->WindowLength = window_length;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	683a      	ldr	r2, [r7, #0]
 8004cba:	601a      	str	r2, [r3, #0]

	filter_struct->Sum = 0;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	f8c3 2324 	str.w	r2, [r3, #804]	; 0x324
	filter_struct->WindowPointer = 0;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	f8c3 2328 	str.w	r2, [r3, #808]	; 0x328

	for(uint32_t i=0; i<filter_struct->WindowLength; i++)
 8004ccc:	2300      	movs	r3, #0
 8004cce:	60fb      	str	r3, [r7, #12]
 8004cd0:	e008      	b.n	8004ce4 <Moving_Average_Init+0x3a>
	{
		filter_struct->History[i] = 0;
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	4413      	add	r3, r2
 8004cda:	2200      	movs	r2, #0
 8004cdc:	605a      	str	r2, [r3, #4]
	for(uint32_t i=0; i<filter_struct->WindowLength; i++)
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	3301      	adds	r3, #1
 8004ce2:	60fb      	str	r3, [r7, #12]
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	ee07 3a90 	vmov	s15, r3
 8004cea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	edd3 7a00 	vldr	s15, [r3]
 8004cf4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004cf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cfc:	d4e9      	bmi.n	8004cd2 <Moving_Average_Init+0x28>
	}
}
 8004cfe:	bf00      	nop
 8004d00:	bf00      	nop
 8004d02:	3714      	adds	r7, #20
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr

08004d0c <Moving_Average_Compute>:
	* @param  raw_data : input raw sensor data.
	* @param  filter_struct : Data structure
  * @retval Filtered value.
  */
double Moving_Average_Compute(uint32_t raw_data, FilterTypeDef* filter_struct)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b082      	sub	sp, #8
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
 8004d14:	6039      	str	r1, [r7, #0]
	filter_struct->Sum += raw_data;
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	f8d3 2324 	ldr.w	r2, [r3, #804]	; 0x324
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	441a      	add	r2, r3
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	f8c3 2324 	str.w	r2, [r3, #804]	; 0x324
	filter_struct->Sum -= filter_struct->History[filter_struct->WindowPointer];
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	f8d3 2324 	ldr.w	r2, [r3, #804]	; 0x324
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	f8d3 3328 	ldr.w	r3, [r3, #808]	; 0x328
 8004d32:	6839      	ldr	r1, [r7, #0]
 8004d34:	009b      	lsls	r3, r3, #2
 8004d36:	440b      	add	r3, r1
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	1ad2      	subs	r2, r2, r3
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	f8c3 2324 	str.w	r2, [r3, #804]	; 0x324
	filter_struct->History[filter_struct->WindowPointer] = raw_data;
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	f8d3 3328 	ldr.w	r3, [r3, #808]	; 0x328
 8004d48:	683a      	ldr	r2, [r7, #0]
 8004d4a:	009b      	lsls	r3, r3, #2
 8004d4c:	4413      	add	r3, r2
 8004d4e:	687a      	ldr	r2, [r7, #4]
 8004d50:	605a      	str	r2, [r3, #4]
	if(filter_struct->WindowPointer < filter_struct->WindowLength - 1)
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	f8d3 3328 	ldr.w	r3, [r3, #808]	; 0x328
 8004d58:	ee07 3a90 	vmov	s15, r3
 8004d5c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	edd3 7a00 	vldr	s15, [r3]
 8004d66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004d6a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004d6e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004d72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d76:	d507      	bpl.n	8004d88 <Moving_Average_Compute+0x7c>
	{
		filter_struct->WindowPointer += 1;
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	f8d3 3328 	ldr.w	r3, [r3, #808]	; 0x328
 8004d7e:	1c5a      	adds	r2, r3, #1
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	f8c3 2328 	str.w	r2, [r3, #808]	; 0x328
 8004d86:	e003      	b.n	8004d90 <Moving_Average_Compute+0x84>
	}
	else
	{
		filter_struct->WindowPointer = 0;
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f8c3 2328 	str.w	r2, [r3, #808]	; 0x328
	}
	return filter_struct->Sum/filter_struct->WindowLength;
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	f8d3 3324 	ldr.w	r3, [r3, #804]	; 0x324
 8004d96:	ee07 3a90 	vmov	s15, r3
 8004d9a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	edd3 7a00 	vldr	s15, [r3]
 8004da4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004da8:	ee16 0a90 	vmov	r0, s13
 8004dac:	f7fb fbf4 	bl	8000598 <__aeabi_f2d>
 8004db0:	4602      	mov	r2, r0
 8004db2:	460b      	mov	r3, r1
 8004db4:	ec43 2b17 	vmov	d7, r2, r3
}
 8004db8:	eeb0 0a47 	vmov.f32	s0, s14
 8004dbc:	eef0 0a67 	vmov.f32	s1, s15
 8004dc0:	3708      	adds	r7, #8
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}

08004dc6 <PID_Init>:
#include "pid.h"

/* Initialize */
void PID_Init(PID_TypeDef *uPID)
{
 8004dc6:	b580      	push	{r7, lr}
 8004dc8:	b082      	sub	sp, #8
 8004dca:	af00      	add	r7, sp, #0
 8004dcc:	6078      	str	r0, [r7, #4]
	/* Set parameters */
	uPID->OutputSum = *uPID->MyOutput;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dd6:	6879      	ldr	r1, [r7, #4]
 8004dd8:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	uPID->LastInput = *uPID->MyInput;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de4:	6879      	ldr	r1, [r7, #4]
 8004de6:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70

	uPID->OutputSum = double_clamp(uPID->OutputSum, uPID->OutMin, uPID->OutMax);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	ed93 7b1a 	vldr	d7, [r3, #104]	; 0x68
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	ed93 6b1e 	vldr	d6, [r3, #120]	; 0x78
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	ed93 5b20 	vldr	d5, [r3, #128]	; 0x80
 8004dfc:	eeb0 2a45 	vmov.f32	s4, s10
 8004e00:	eef0 2a65 	vmov.f32	s5, s11
 8004e04:	eeb0 1a46 	vmov.f32	s2, s12
 8004e08:	eef0 1a66 	vmov.f32	s3, s13
 8004e0c:	eeb0 0a47 	vmov.f32	s0, s14
 8004e10:	eef0 0a67 	vmov.f32	s1, s15
 8004e14:	f000 f854 	bl	8004ec0 <double_clamp>
 8004e18:	eeb0 7a40 	vmov.f32	s14, s0
 8004e1c:	eef0 7a60 	vmov.f32	s15, s1
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	ed83 7b1a 	vstr	d7, [r3, #104]	; 0x68
}
 8004e26:	bf00      	nop
 8004e28:	3708      	adds	r7, #8
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
	...

08004e30 <PID>:

void PID(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDCD_TypeDef ControllerDirection)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b08a      	sub	sp, #40	; 0x28
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6278      	str	r0, [r7, #36]	; 0x24
 8004e38:	6239      	str	r1, [r7, #32]
 8004e3a:	61fa      	str	r2, [r7, #28]
 8004e3c:	61bb      	str	r3, [r7, #24]
 8004e3e:	ed87 0b04 	vstr	d0, [r7, #16]
 8004e42:	ed87 1b02 	vstr	d1, [r7, #8]
 8004e46:	ed87 2b00 	vstr	d2, [r7]
	/* Set parameters */
	uPID->MyOutput   = Output;
 8004e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e4c:	69fa      	ldr	r2, [r7, #28]
 8004e4e:	65da      	str	r2, [r3, #92]	; 0x5c
	uPID->MyInput    = Input;
 8004e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e52:	6a3a      	ldr	r2, [r7, #32]
 8004e54:	659a      	str	r2, [r3, #88]	; 0x58
	uPID->MySetpoint = Setpoint;
 8004e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e58:	69ba      	ldr	r2, [r7, #24]
 8004e5a:	661a      	str	r2, [r3, #96]	; 0x60
	uPID->InAuto     = (PIDMode_TypeDef)0;
 8004e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e5e:	2200      	movs	r2, #0
 8004e60:	701a      	strb	r2, [r3, #0]

	PID_SetOutputLimits(uPID, 0, DEFAULT_PWM_MAX);
 8004e62:	ed9f 1b13 	vldr	d1, [pc, #76]	; 8004eb0 <PID+0x80>
 8004e66:	ed9f 0b14 	vldr	d0, [pc, #80]	; 8004eb8 <PID+0x88>
 8004e6a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004e6c:	f000 f9f8 	bl	8005260 <PID_SetOutputLimits>
	uPID->SampleTime = DEFAULT_SAMPLE_TIME_MS;
 8004e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e72:	2264      	movs	r2, #100	; 0x64
 8004e74:	609a      	str	r2, [r3, #8]

	PID_SetControllerDirection(uPID, ControllerDirection);
 8004e76:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004e7a:	4619      	mov	r1, r3
 8004e7c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004e7e:	f000 faed 	bl	800545c <PID_SetControllerDirection>
	PID_SetTunings(uPID, Kp, Ki, Kd);
 8004e82:	ed97 2b00 	vldr	d2, [r7]
 8004e86:	ed97 1b02 	vldr	d1, [r7, #8]
 8004e8a:	ed97 0b04 	vldr	d0, [r7, #16]
 8004e8e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004e90:	f000 fa68 	bl	8005364 <PID_SetTunings>

	uPID->LastTime = HAL_GetTick() - uPID->SampleTime;
 8004e94:	f001 fe00 	bl	8006a98 <HAL_GetTick>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	1ad2      	subs	r2, r2, r3
 8004ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea2:	605a      	str	r2, [r3, #4]
}
 8004ea4:	bf00      	nop
 8004ea6:	3728      	adds	r7, #40	; 0x28
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}
 8004eac:	f3af 8000 	nop.w
 8004eb0:	00000000 	.word	0x00000000
 8004eb4:	40590000 	.word	0x40590000
	...

08004ec0 <double_clamp>:

/* Function to clamp d between the limits min and max */
double double_clamp(double d, double min, double max) {
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b088      	sub	sp, #32
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	ed87 0b04 	vstr	d0, [r7, #16]
 8004eca:	ed87 1b02 	vstr	d1, [r7, #8]
 8004ece:	ed87 2b00 	vstr	d2, [r7]
	  const double t = d < min ? min : d;
 8004ed2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ed6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004eda:	f7fb fe27 	bl	8000b2c <__aeabi_dcmplt>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d002      	beq.n	8004eea <double_clamp+0x2a>
 8004ee4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ee8:	e001      	b.n	8004eee <double_clamp+0x2e>
 8004eea:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004eee:	e9c7 2306 	strd	r2, r3, [r7, #24]
	  return t > max ? max : t;
 8004ef2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ef6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004efa:	f7fb fe35 	bl	8000b68 <__aeabi_dcmpgt>
 8004efe:	4603      	mov	r3, r0
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d002      	beq.n	8004f0a <double_clamp+0x4a>
 8004f04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f08:	e001      	b.n	8004f0e <double_clamp+0x4e>
 8004f0a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f0e:	ec43 2b17 	vmov	d7, r2, r3
}
 8004f12:	eeb0 0a47 	vmov.f32	s0, s14
 8004f16:	eef0 0a67 	vmov.f32	s1, s15
 8004f1a:	3720      	adds	r7, #32
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}

08004f20 <check_clamping>:

/* Function to check if clamping will occur */
uint8_t check_clamping(double d, double min, double max) {
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b086      	sub	sp, #24
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	ed87 0b04 	vstr	d0, [r7, #16]
 8004f2a:	ed87 1b02 	vstr	d1, [r7, #8]
 8004f2e:	ed87 2b00 	vstr	d2, [r7]
	  if(d > max || d < min){
 8004f32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f36:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004f3a:	f7fb fe15 	bl	8000b68 <__aeabi_dcmpgt>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d108      	bne.n	8004f56 <check_clamping+0x36>
 8004f44:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004f48:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004f4c:	f7fb fdee 	bl	8000b2c <__aeabi_dcmplt>
 8004f50:	4603      	mov	r3, r0
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d001      	beq.n	8004f5a <check_clamping+0x3a>
		  return 1;
 8004f56:	2301      	movs	r3, #1
 8004f58:	e000      	b.n	8004f5c <check_clamping+0x3c>
	  }
	  else{
		  return 0;
 8004f5a:	2300      	movs	r3, #0
	  }
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	3718      	adds	r7, #24
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bd80      	pop	{r7, pc}

08004f64 <PID_Compute>:

/* Compute  */
uint8_t PID_Compute(PID_TypeDef *uPID){
 8004f64:	b5b0      	push	{r4, r5, r7, lr}
 8004f66:	b08e      	sub	sp, #56	; 0x38
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
	double error;
	double dInput;
	double output;

	/* Check PID mode */
	if (!uPID->InAuto){
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	781b      	ldrb	r3, [r3, #0]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d101      	bne.n	8004f78 <PID_Compute+0x14>
		return 0;
 8004f74:	2300      	movs	r3, #0
 8004f76:	e14f      	b.n	8005218 <PID_Compute+0x2b4>
	}

	/* Calculate time */
	now        = HAL_GetTick();
 8004f78:	f001 fd8e 	bl	8006a98 <HAL_GetTick>
 8004f7c:	6378      	str	r0, [r7, #52]	; 0x34
	timeChange = (now - uPID->LastTime);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004f84:	1ad3      	subs	r3, r2, r3
 8004f86:	633b      	str	r3, [r7, #48]	; 0x30

	if ((timeChange >= uPID->SampleTime) || (uPID->updateOnEveryCall))
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	d204      	bcs.n	8004f9c <PID_Compute+0x38>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	68db      	ldr	r3, [r3, #12]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	f000 813d 	beq.w	8005216 <PID_Compute+0x2b2>
	{
		timeChange_in_seconds = timeChange/1000.0;
 8004f9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004f9e:	f7fb fad9 	bl	8000554 <__aeabi_ui2d>
 8004fa2:	f04f 0200 	mov.w	r2, #0
 8004fa6:	4b9e      	ldr	r3, [pc, #632]	; (8005220 <PID_Compute+0x2bc>)
 8004fa8:	f7fb fc78 	bl	800089c <__aeabi_ddiv>
 8004fac:	4602      	mov	r2, r0
 8004fae:	460b      	mov	r3, r1
 8004fb0:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		/* Compute all the working error variables */
		input   = *uPID->MyInput;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fbc:	e9c7 2308 	strd	r2, r3, [r7, #32]
		error   = *uPID->MySetpoint - input;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fc4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004fc8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004fcc:	f7fb f984 	bl	80002d8 <__aeabi_dsub>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	460b      	mov	r3, r1
 8004fd4:	e9c7 2306 	strd	r2, r3, [r7, #24]
		dInput  = (input - uPID->LastInput);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8004fde:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004fe2:	f7fb f979 	bl	80002d8 <__aeabi_dsub>
 8004fe6:	4602      	mov	r2, r0
 8004fe8:	460b      	mov	r3, r1
 8004fea:	e9c7 2304 	strd	r2, r3, [r7, #16]

		/* Calculate Proportional on Error */
		uPID->DispKp_part = uPID->Kp * error;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8004ff4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ff8:	f7fb fb26 	bl	8000648 <__aeabi_dmul>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	460b      	mov	r3, r1
 8005000:	6879      	ldr	r1, [r7, #4]
 8005002:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
		output = uPID->DispKp_part;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 800500c:	e9c7 2302 	strd	r2, r3, [r7, #8]

		/* Calculate Derivative term and add to output sum */
		uPID->DispKd_part = - (uPID->Kd / timeChange_in_seconds) * dInput;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8005016:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800501a:	f7fb fc3f 	bl	800089c <__aeabi_ddiv>
 800501e:	4602      	mov	r2, r0
 8005020:	460b      	mov	r3, r1
 8005022:	4614      	mov	r4, r2
 8005024:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8005028:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800502c:	4620      	mov	r0, r4
 800502e:	4629      	mov	r1, r5
 8005030:	f7fb fb0a 	bl	8000648 <__aeabi_dmul>
 8005034:	4602      	mov	r2, r0
 8005036:	460b      	mov	r3, r1
 8005038:	6879      	ldr	r1, [r7, #4]
 800503a:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
		output += uPID->DispKd_part;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8005044:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005048:	f7fb f948 	bl	80002dc <__adddf3>
 800504c:	4602      	mov	r2, r0
 800504e:	460b      	mov	r3, r1
 8005050:	e9c7 2302 	strd	r2, r3, [r7, #8]

		/* Conditional integration as anti-windup (clamping) */
		if(check_clamping(output + uPID->Ki * error  * timeChange_in_seconds, uPID->OutMin, uPID->OutMax) && (error*(output + uPID->OutputSum) > 0)){
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 800505a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800505e:	f7fb faf3 	bl	8000648 <__aeabi_dmul>
 8005062:	4602      	mov	r2, r0
 8005064:	460b      	mov	r3, r1
 8005066:	4610      	mov	r0, r2
 8005068:	4619      	mov	r1, r3
 800506a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800506e:	f7fb faeb 	bl	8000648 <__aeabi_dmul>
 8005072:	4602      	mov	r2, r0
 8005074:	460b      	mov	r3, r1
 8005076:	4610      	mov	r0, r2
 8005078:	4619      	mov	r1, r3
 800507a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800507e:	f7fb f92d 	bl	80002dc <__adddf3>
 8005082:	4602      	mov	r2, r0
 8005084:	460b      	mov	r3, r1
 8005086:	ec43 2b15 	vmov	d5, r2, r3
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	ed93 7b1e 	vldr	d7, [r3, #120]	; 0x78
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	ed93 6b20 	vldr	d6, [r3, #128]	; 0x80
 8005096:	eeb0 2a46 	vmov.f32	s4, s12
 800509a:	eef0 2a66 	vmov.f32	s5, s13
 800509e:	eeb0 1a47 	vmov.f32	s2, s14
 80050a2:	eef0 1a67 	vmov.f32	s3, s15
 80050a6:	eeb0 0a45 	vmov.f32	s0, s10
 80050aa:	eef0 0a65 	vmov.f32	s1, s11
 80050ae:	f7ff ff37 	bl	8004f20 <check_clamping>
 80050b2:	4603      	mov	r3, r0
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d02a      	beq.n	800510e <PID_Compute+0x1aa>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 80050be:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80050c2:	f7fb f90b 	bl	80002dc <__adddf3>
 80050c6:	4602      	mov	r2, r0
 80050c8:	460b      	mov	r3, r1
 80050ca:	4610      	mov	r0, r2
 80050cc:	4619      	mov	r1, r3
 80050ce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80050d2:	f7fb fab9 	bl	8000648 <__aeabi_dmul>
 80050d6:	4602      	mov	r2, r0
 80050d8:	460b      	mov	r3, r1
 80050da:	4610      	mov	r0, r2
 80050dc:	4619      	mov	r1, r3
 80050de:	f04f 0200 	mov.w	r2, #0
 80050e2:	f04f 0300 	mov.w	r3, #0
 80050e6:	f7fb fd3f 	bl	8000b68 <__aeabi_dcmpgt>
 80050ea:	4603      	mov	r3, r0
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d00e      	beq.n	800510e <PID_Compute+0x1aa>
		//if((error > proportional_band_max) || (error < proportional_band_min)){
			uPID->OutputSum     += 0;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 80050f6:	f04f 0200 	mov.w	r2, #0
 80050fa:	f04f 0300 	mov.w	r3, #0
 80050fe:	f7fb f8ed 	bl	80002dc <__adddf3>
 8005102:	4602      	mov	r2, r0
 8005104:	460b      	mov	r3, r1
 8005106:	6879      	ldr	r1, [r7, #4]
 8005108:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
 800510c:	e01c      	b.n	8005148 <PID_Compute+0x1e4>
		}
		else{
			uPID->OutputSum     += (uPID->Ki * error * timeChange_in_seconds);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	e9d3 451a 	ldrd	r4, r5, [r3, #104]	; 0x68
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 800511a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800511e:	f7fb fa93 	bl	8000648 <__aeabi_dmul>
 8005122:	4602      	mov	r2, r0
 8005124:	460b      	mov	r3, r1
 8005126:	4610      	mov	r0, r2
 8005128:	4619      	mov	r1, r3
 800512a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800512e:	f7fb fa8b 	bl	8000648 <__aeabi_dmul>
 8005132:	4602      	mov	r2, r0
 8005134:	460b      	mov	r3, r1
 8005136:	4620      	mov	r0, r4
 8005138:	4629      	mov	r1, r5
 800513a:	f7fb f8cf 	bl	80002dc <__adddf3>
 800513e:	4602      	mov	r2, r0
 8005140:	460b      	mov	r3, r1
 8005142:	6879      	ldr	r1, [r7, #4]
 8005144:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
		}

		/* Clamp Integral part */
		uPID->OutputSum = double_clamp(uPID->OutputSum, uPID->IMin, uPID->IMax);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	ed93 7b1a 	vldr	d7, [r3, #104]	; 0x68
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	ed93 6b22 	vldr	d6, [r3, #136]	; 0x88
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	ed93 5b24 	vldr	d5, [r3, #144]	; 0x90
 800515a:	eeb0 2a45 	vmov.f32	s4, s10
 800515e:	eef0 2a65 	vmov.f32	s5, s11
 8005162:	eeb0 1a46 	vmov.f32	s2, s12
 8005166:	eef0 1a66 	vmov.f32	s3, s13
 800516a:	eeb0 0a47 	vmov.f32	s0, s14
 800516e:	eef0 0a67 	vmov.f32	s1, s15
 8005172:	f7ff fea5 	bl	8004ec0 <double_clamp>
 8005176:	eeb0 7a40 	vmov.f32	s14, s0
 800517a:	eef0 7a60 	vmov.f32	s15, s1
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	ed83 7b1a 	vstr	d7, [r3, #104]	; 0x68

		/* If Setpoint is set to 0, zero integral part */
		if(*uPID->MySetpoint == 0){
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005188:	e9d3 0100 	ldrd	r0, r1, [r3]
 800518c:	f04f 0200 	mov.w	r2, #0
 8005190:	f04f 0300 	mov.w	r3, #0
 8005194:	f7fb fcc0 	bl	8000b18 <__aeabi_dcmpeq>
 8005198:	4603      	mov	r3, r0
 800519a:	2b00      	cmp	r3, #0
 800519c:	d006      	beq.n	80051ac <PID_Compute+0x248>
			uPID->OutputSum = 0;
 800519e:	6879      	ldr	r1, [r7, #4]
 80051a0:	f04f 0200 	mov.w	r2, #0
 80051a4:	f04f 0300 	mov.w	r3, #0
 80051a8:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
		}
		uPID->DispKi_part = uPID->OutputSum;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80051b2:	6879      	ldr	r1, [r7, #4]
 80051b4:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48

		/* Final summation */
		output += uPID->OutputSum;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80051be:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80051c2:	f7fb f88b 	bl	80002dc <__adddf3>
 80051c6:	4602      	mov	r2, r0
 80051c8:	460b      	mov	r3, r1
 80051ca:	e9c7 2302 	strd	r2, r3, [r7, #8]

		/* Clamp output */
		output = double_clamp(output, uPID->OutMin, uPID->OutMax);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	ed93 7b1e 	vldr	d7, [r3, #120]	; 0x78
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	ed93 6b20 	vldr	d6, [r3, #128]	; 0x80
 80051da:	eeb0 2a46 	vmov.f32	s4, s12
 80051de:	eef0 2a66 	vmov.f32	s5, s13
 80051e2:	eeb0 1a47 	vmov.f32	s2, s14
 80051e6:	eef0 1a67 	vmov.f32	s3, s15
 80051ea:	ed97 0b02 	vldr	d0, [r7, #8]
 80051ee:	f7ff fe67 	bl	8004ec0 <double_clamp>
 80051f2:	ed87 0b02 	vstr	d0, [r7, #8]

		*uPID->MyOutput = output;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80051fa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80051fe:	e9c1 2300 	strd	r2, r3, [r1]

		/* Remember some variables for next time */
		uPID->LastInput = input;
 8005202:	6879      	ldr	r1, [r7, #4]
 8005204:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005208:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
		uPID->LastTime = now;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005210:	605a      	str	r2, [r3, #4]

		return 1;
 8005212:	2301      	movs	r3, #1
 8005214:	e000      	b.n	8005218 <PID_Compute+0x2b4>
	}
	else{
		return 0;
 8005216:	2300      	movs	r3, #0
	}
}
 8005218:	4618      	mov	r0, r3
 800521a:	3738      	adds	r7, #56	; 0x38
 800521c:	46bd      	mov	sp, r7
 800521e:	bdb0      	pop	{r4, r5, r7, pc}
 8005220:	408f4000 	.word	0x408f4000

08005224 <PID_SetMode>:

void PID_SetMode(PID_TypeDef *uPID, PIDMode_TypeDef Mode){
 8005224:	b580      	push	{r7, lr}
 8005226:	b084      	sub	sp, #16
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	460b      	mov	r3, r1
 800522e:	70fb      	strb	r3, [r7, #3]
	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 8005230:	78fb      	ldrb	r3, [r7, #3]
 8005232:	2b01      	cmp	r3, #1
 8005234:	bf0c      	ite	eq
 8005236:	2301      	moveq	r3, #1
 8005238:	2300      	movne	r3, #0
 800523a:	b2db      	uxtb	r3, r3
 800523c:	73fb      	strb	r3, [r7, #15]

	/* Initialize the PID */
	if (newAuto && !uPID->InAuto){
 800523e:	7bfb      	ldrb	r3, [r7, #15]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d006      	beq.n	8005252 <PID_SetMode+0x2e>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	781b      	ldrb	r3, [r3, #0]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d102      	bne.n	8005252 <PID_SetMode+0x2e>
		PID_Init(uPID);
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	f7ff fdba 	bl	8004dc6 <PID_Init>
	}
	uPID->InAuto = (PIDMode_TypeDef)newAuto;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	7bfa      	ldrb	r2, [r7, #15]
 8005256:	701a      	strb	r2, [r3, #0]
}
 8005258:	bf00      	nop
 800525a:	3710      	adds	r7, #16
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}

08005260 <PID_SetOutputLimits>:
PIDMode_TypeDef PID_GetMode(PID_TypeDef *uPID){
	return uPID->InAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* PID Limits */
void PID_SetOutputLimits(PID_TypeDef *uPID, double Min, double Max){
 8005260:	b590      	push	{r4, r7, lr}
 8005262:	b087      	sub	sp, #28
 8005264:	af00      	add	r7, sp, #0
 8005266:	6178      	str	r0, [r7, #20]
 8005268:	ed87 0b02 	vstr	d0, [r7, #8]
 800526c:	ed87 1b00 	vstr	d1, [r7]
	/* Check value */
	if (Min >= Max){
 8005270:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005274:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005278:	f7fb fc6c 	bl	8000b54 <__aeabi_dcmpge>
 800527c:	4603      	mov	r3, r0
 800527e:	2b00      	cmp	r3, #0
 8005280:	d14c      	bne.n	800531c <PID_SetOutputLimits+0xbc>
		return;
	}

	uPID->OutMin = Min;
 8005282:	6979      	ldr	r1, [r7, #20]
 8005284:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005288:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
	uPID->OutMax = Max;
 800528c:	6979      	ldr	r1, [r7, #20]
 800528e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005292:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80

	if (uPID->InAuto){
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	781b      	ldrb	r3, [r3, #0]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d03f      	beq.n	800531e <PID_SetOutputLimits+0xbe>
		/* Check value */
		*uPID->MyOutput = double_clamp(*uPID->MyOutput, uPID->OutMin, uPID->OutMax);
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052a2:	ed93 7b00 	vldr	d7, [r3]
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	ed93 6b1e 	vldr	d6, [r3, #120]	; 0x78
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	ed93 5b20 	vldr	d5, [r3, #128]	; 0x80
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
 80052b6:	eeb0 2a45 	vmov.f32	s4, s10
 80052ba:	eef0 2a65 	vmov.f32	s5, s11
 80052be:	eeb0 1a46 	vmov.f32	s2, s12
 80052c2:	eef0 1a66 	vmov.f32	s3, s13
 80052c6:	eeb0 0a47 	vmov.f32	s0, s14
 80052ca:	eef0 0a67 	vmov.f32	s1, s15
 80052ce:	f7ff fdf7 	bl	8004ec0 <double_clamp>
 80052d2:	eeb0 7a40 	vmov.f32	s14, s0
 80052d6:	eef0 7a60 	vmov.f32	s15, s1
 80052da:	ed84 7b00 	vstr	d7, [r4]

		/* Check out value */
		uPID->OutputSum = double_clamp(uPID->OutputSum, uPID->OutMin, uPID->OutMax);
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	ed93 7b1a 	vldr	d7, [r3, #104]	; 0x68
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	ed93 6b1e 	vldr	d6, [r3, #120]	; 0x78
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	ed93 5b20 	vldr	d5, [r3, #128]	; 0x80
 80052f0:	eeb0 2a45 	vmov.f32	s4, s10
 80052f4:	eef0 2a65 	vmov.f32	s5, s11
 80052f8:	eeb0 1a46 	vmov.f32	s2, s12
 80052fc:	eef0 1a66 	vmov.f32	s3, s13
 8005300:	eeb0 0a47 	vmov.f32	s0, s14
 8005304:	eef0 0a67 	vmov.f32	s1, s15
 8005308:	f7ff fdda 	bl	8004ec0 <double_clamp>
 800530c:	eeb0 7a40 	vmov.f32	s14, s0
 8005310:	eef0 7a60 	vmov.f32	s15, s1
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	ed83 7b1a 	vstr	d7, [r3, #104]	; 0x68
 800531a:	e000      	b.n	800531e <PID_SetOutputLimits+0xbe>
		return;
 800531c:	bf00      	nop
	}
}
 800531e:	371c      	adds	r7, #28
 8005320:	46bd      	mov	sp, r7
 8005322:	bd90      	pop	{r4, r7, pc}

08005324 <PID_SetILimits>:

/* PID I-windup Limits */
void PID_SetILimits(PID_TypeDef *uPID, double Min, double Max){
 8005324:	b580      	push	{r7, lr}
 8005326:	b086      	sub	sp, #24
 8005328:	af00      	add	r7, sp, #0
 800532a:	6178      	str	r0, [r7, #20]
 800532c:	ed87 0b02 	vstr	d0, [r7, #8]
 8005330:	ed87 1b00 	vstr	d1, [r7]
	/* Check value */
	if (Min >= Max){
 8005334:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005338:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800533c:	f7fb fc0a 	bl	8000b54 <__aeabi_dcmpge>
 8005340:	4603      	mov	r3, r0
 8005342:	2b00      	cmp	r3, #0
 8005344:	d10a      	bne.n	800535c <PID_SetILimits+0x38>
		return;
	}

	uPID->IMin = Min;
 8005346:	6979      	ldr	r1, [r7, #20]
 8005348:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800534c:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
	uPID->IMax = Max;
 8005350:	6979      	ldr	r1, [r7, #20]
 8005352:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005356:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
 800535a:	e000      	b.n	800535e <PID_SetILimits+0x3a>
		return;
 800535c:	bf00      	nop
}
 800535e:	3718      	adds	r7, #24
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}

08005364 <PID_SetTunings>:

/* PID Tunings */
void PID_SetTunings(PID_TypeDef *uPID, double Kp, double Ki, double Kd){
 8005364:	b580      	push	{r7, lr}
 8005366:	b088      	sub	sp, #32
 8005368:	af00      	add	r7, sp, #0
 800536a:	61f8      	str	r0, [r7, #28]
 800536c:	ed87 0b04 	vstr	d0, [r7, #16]
 8005370:	ed87 1b02 	vstr	d1, [r7, #8]
 8005374:	ed87 2b00 	vstr	d2, [r7]
	/* Check value */
	if (Kp < 0 || Ki < 0 || Kd < 0){
 8005378:	f04f 0200 	mov.w	r2, #0
 800537c:	f04f 0300 	mov.w	r3, #0
 8005380:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005384:	f7fb fbd2 	bl	8000b2c <__aeabi_dcmplt>
 8005388:	4603      	mov	r3, r0
 800538a:	2b00      	cmp	r3, #0
 800538c:	d162      	bne.n	8005454 <PID_SetTunings+0xf0>
 800538e:	f04f 0200 	mov.w	r2, #0
 8005392:	f04f 0300 	mov.w	r3, #0
 8005396:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800539a:	f7fb fbc7 	bl	8000b2c <__aeabi_dcmplt>
 800539e:	4603      	mov	r3, r0
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d157      	bne.n	8005454 <PID_SetTunings+0xf0>
 80053a4:	f04f 0200 	mov.w	r2, #0
 80053a8:	f04f 0300 	mov.w	r3, #0
 80053ac:	e9d7 0100 	ldrd	r0, r1, [r7]
 80053b0:	f7fb fbbc 	bl	8000b2c <__aeabi_dcmplt>
 80053b4:	4603      	mov	r3, r0
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d14c      	bne.n	8005454 <PID_SetTunings+0xf0>
		return;
	}

	uPID->DispKp = Kp;
 80053ba:	69f9      	ldr	r1, [r7, #28]
 80053bc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80053c0:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uPID->DispKi = Ki;
 80053c4:	69f9      	ldr	r1, [r7, #28]
 80053c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80053ca:	e9c1 2306 	strd	r2, r3, [r1, #24]
	uPID->DispKd = Kd;
 80053ce:	69f9      	ldr	r1, [r7, #28]
 80053d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80053d4:	e9c1 2308 	strd	r2, r3, [r1, #32]

	uPID->Kp = Kp;
 80053d8:	69f9      	ldr	r1, [r7, #28]
 80053da:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80053de:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	uPID->Ki = Ki;
 80053e2:	69f9      	ldr	r1, [r7, #28]
 80053e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80053e8:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	uPID->Kd = Kd;
 80053ec:	69f9      	ldr	r1, [r7, #28]
 80053ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80053f2:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	/* Check direction */
	if (uPID->ControllerDirection == _PID_CD_REVERSE){
 80053f6:	69fb      	ldr	r3, [r7, #28]
 80053f8:	785b      	ldrb	r3, [r3, #1]
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	d12b      	bne.n	8005456 <PID_SetTunings+0xf2>

		uPID->Kp = (0 - uPID->Kp);
 80053fe:	69fb      	ldr	r3, [r7, #28]
 8005400:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8005404:	f04f 0000 	mov.w	r0, #0
 8005408:	f04f 0100 	mov.w	r1, #0
 800540c:	f7fa ff64 	bl	80002d8 <__aeabi_dsub>
 8005410:	4602      	mov	r2, r0
 8005412:	460b      	mov	r3, r1
 8005414:	69f9      	ldr	r1, [r7, #28]
 8005416:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		uPID->Ki = (0 - uPID->Ki);
 800541a:	69fb      	ldr	r3, [r7, #28]
 800541c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8005420:	f04f 0000 	mov.w	r0, #0
 8005424:	f04f 0100 	mov.w	r1, #0
 8005428:	f7fa ff56 	bl	80002d8 <__aeabi_dsub>
 800542c:	4602      	mov	r2, r0
 800542e:	460b      	mov	r3, r1
 8005430:	69f9      	ldr	r1, [r7, #28]
 8005432:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd = (0 - uPID->Kd);
 8005436:	69fb      	ldr	r3, [r7, #28]
 8005438:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800543c:	f04f 0000 	mov.w	r0, #0
 8005440:	f04f 0100 	mov.w	r1, #0
 8005444:	f7fa ff48 	bl	80002d8 <__aeabi_dsub>
 8005448:	4602      	mov	r2, r0
 800544a:	460b      	mov	r3, r1
 800544c:	69f9      	ldr	r1, [r7, #28]
 800544e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 8005452:	e000      	b.n	8005456 <PID_SetTunings+0xf2>
		return;
 8005454:	bf00      	nop
	}
}
 8005456:	3720      	adds	r7, #32
 8005458:	46bd      	mov	sp, r7
 800545a:	bd80      	pop	{r7, pc}

0800545c <PID_SetControllerDirection>:

/* PID Direction */
void PID_SetControllerDirection(PID_TypeDef *uPID, PIDCD_TypeDef Direction){
 800545c:	b580      	push	{r7, lr}
 800545e:	b082      	sub	sp, #8
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
 8005464:	460b      	mov	r3, r1
 8005466:	70fb      	strb	r3, [r7, #3]
	/* Check parameters */
	if ((uPID->InAuto) && (Direction !=uPID->ControllerDirection)){
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	781b      	ldrb	r3, [r3, #0]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d02e      	beq.n	80054ce <PID_SetControllerDirection+0x72>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	785b      	ldrb	r3, [r3, #1]
 8005474:	78fa      	ldrb	r2, [r7, #3]
 8005476:	429a      	cmp	r2, r3
 8005478:	d029      	beq.n	80054ce <PID_SetControllerDirection+0x72>
		uPID->Kp = (0 - uPID->Kp);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8005480:	f04f 0000 	mov.w	r0, #0
 8005484:	f04f 0100 	mov.w	r1, #0
 8005488:	f7fa ff26 	bl	80002d8 <__aeabi_dsub>
 800548c:	4602      	mov	r2, r0
 800548e:	460b      	mov	r3, r1
 8005490:	6879      	ldr	r1, [r7, #4]
 8005492:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		uPID->Ki = (0 - uPID->Ki);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800549c:	f04f 0000 	mov.w	r0, #0
 80054a0:	f04f 0100 	mov.w	r1, #0
 80054a4:	f7fa ff18 	bl	80002d8 <__aeabi_dsub>
 80054a8:	4602      	mov	r2, r0
 80054aa:	460b      	mov	r3, r1
 80054ac:	6879      	ldr	r1, [r7, #4]
 80054ae:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd = (0 - uPID->Kd);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80054b8:	f04f 0000 	mov.w	r0, #0
 80054bc:	f04f 0100 	mov.w	r1, #0
 80054c0:	f7fa ff0a 	bl	80002d8 <__aeabi_dsub>
 80054c4:	4602      	mov	r2, r0
 80054c6:	460b      	mov	r3, r1
 80054c8:	6879      	ldr	r1, [r7, #4]
 80054ca:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	}

	uPID->ControllerDirection = Direction;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	78fa      	ldrb	r2, [r7, #3]
 80054d2:	705a      	strb	r2, [r3, #1]
}
 80054d4:	bf00      	nop
 80054d6:	3708      	adds	r7, #8
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd80      	pop	{r7, pc}

080054dc <PID_SetSampleTime>:
PIDCD_TypeDef PID_GetDirection(PID_TypeDef *uPID){
	return uPID->ControllerDirection;
}

/* PID Sampling */
void PID_SetSampleTime(PID_TypeDef *uPID, int32_t NewSampleTime, int32_t updateOnCall){
 80054dc:	b5b0      	push	{r4, r5, r7, lr}
 80054de:	b086      	sub	sp, #24
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	60f8      	str	r0, [r7, #12]
 80054e4:	60b9      	str	r1, [r7, #8]
 80054e6:	607a      	str	r2, [r7, #4]
	if(updateOnCall > 0){
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	dd01      	ble.n	80054f2 <PID_SetSampleTime+0x16>
		updateOnCall = 1;
 80054ee:	2301      	movs	r3, #1
 80054f0:	607b      	str	r3, [r7, #4]
	}
	uPID->updateOnEveryCall = updateOnCall;
 80054f2:	687a      	ldr	r2, [r7, #4]
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	60da      	str	r2, [r3, #12]
	double ratio;

	/* Check value */
	if (NewSampleTime > 0){
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	dd2e      	ble.n	800555c <PID_SetSampleTime+0x80>
		ratio = (double)NewSampleTime / (double)uPID->SampleTime;
 80054fe:	68b8      	ldr	r0, [r7, #8]
 8005500:	f7fb f838 	bl	8000574 <__aeabi_i2d>
 8005504:	4604      	mov	r4, r0
 8005506:	460d      	mov	r5, r1
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	4618      	mov	r0, r3
 800550e:	f7fb f821 	bl	8000554 <__aeabi_ui2d>
 8005512:	4602      	mov	r2, r0
 8005514:	460b      	mov	r3, r1
 8005516:	4620      	mov	r0, r4
 8005518:	4629      	mov	r1, r5
 800551a:	f7fb f9bf 	bl	800089c <__aeabi_ddiv>
 800551e:	4602      	mov	r2, r0
 8005520:	460b      	mov	r3, r1
 8005522:	e9c7 2304 	strd	r2, r3, [r7, #16]

		uPID->Ki *= ratio;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 800552c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005530:	f7fb f88a 	bl	8000648 <__aeabi_dmul>
 8005534:	4602      	mov	r2, r0
 8005536:	460b      	mov	r3, r1
 8005538:	68f9      	ldr	r1, [r7, #12]
 800553a:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd /= ratio;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8005544:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005548:	f7fb f9a8 	bl	800089c <__aeabi_ddiv>
 800554c:	4602      	mov	r2, r0
 800554e:	460b      	mov	r3, r1
 8005550:	68f9      	ldr	r1, [r7, #12]
 8005552:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		uPID->SampleTime = (uint32_t)NewSampleTime;
 8005556:	68ba      	ldr	r2, [r7, #8]
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	609a      	str	r2, [r3, #8]
	}
}
 800555c:	bf00      	nop
 800555e:	3718      	adds	r7, #24
 8005560:	46bd      	mov	sp, r7
 8005562:	bdb0      	pop	{r4, r5, r7, pc}

08005564 <PID_GetPpart>:
double PID_GetKd(PID_TypeDef *uPID){
	return uPID->DispKd;
}

/* Get current contributions*/
double PID_GetPpart(PID_TypeDef *uPID){
 8005564:	b480      	push	{r7}
 8005566:	b083      	sub	sp, #12
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
	return uPID->DispKp_part;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8005572:	ec43 2b17 	vmov	d7, r2, r3
}
 8005576:	eeb0 0a47 	vmov.f32	s0, s14
 800557a:	eef0 0a67 	vmov.f32	s1, s15
 800557e:	370c      	adds	r7, #12
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr

08005588 <PID_GetIpart>:
double PID_GetIpart(PID_TypeDef *uPID){
 8005588:	b480      	push	{r7}
 800558a:	b083      	sub	sp, #12
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
	return uPID->DispKi_part;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8005596:	ec43 2b17 	vmov	d7, r2, r3
}
 800559a:	eeb0 0a47 	vmov.f32	s0, s14
 800559e:	eef0 0a67 	vmov.f32	s1, s15
 80055a2:	370c      	adds	r7, #12
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr

080055ac <PID_GetDpart>:
double PID_GetDpart(PID_TypeDef *uPID){
 80055ac:	b480      	push	{r7}
 80055ae:	b083      	sub	sp, #12
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
	return uPID->DispKd_part;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 80055ba:	ec43 2b17 	vmov	d7, r2, r3
}
 80055be:	eeb0 0a47 	vmov.f32	s0, s14
 80055c2:	eef0 0a67 	vmov.f32	s1, s15
 80055c6:	370c      	adds	r7, #12
 80055c8:	46bd      	mov	sp, r7
 80055ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ce:	4770      	bx	lr

080055d0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b082      	sub	sp, #8
 80055d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80055d6:	4b0f      	ldr	r3, [pc, #60]	; (8005614 <HAL_MspInit+0x44>)
 80055d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055da:	4a0e      	ldr	r2, [pc, #56]	; (8005614 <HAL_MspInit+0x44>)
 80055dc:	f043 0301 	orr.w	r3, r3, #1
 80055e0:	6613      	str	r3, [r2, #96]	; 0x60
 80055e2:	4b0c      	ldr	r3, [pc, #48]	; (8005614 <HAL_MspInit+0x44>)
 80055e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055e6:	f003 0301 	and.w	r3, r3, #1
 80055ea:	607b      	str	r3, [r7, #4]
 80055ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80055ee:	4b09      	ldr	r3, [pc, #36]	; (8005614 <HAL_MspInit+0x44>)
 80055f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055f2:	4a08      	ldr	r2, [pc, #32]	; (8005614 <HAL_MspInit+0x44>)
 80055f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055f8:	6593      	str	r3, [r2, #88]	; 0x58
 80055fa:	4b06      	ldr	r3, [pc, #24]	; (8005614 <HAL_MspInit+0x44>)
 80055fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005602:	603b      	str	r3, [r7, #0]
 8005604:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8005606:	f005 fa0d 	bl	800aa24 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800560a:	bf00      	nop
 800560c:	3708      	adds	r7, #8
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}
 8005612:	bf00      	nop
 8005614:	40021000 	.word	0x40021000

08005618 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b09e      	sub	sp, #120	; 0x78
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005620:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8005624:	2200      	movs	r2, #0
 8005626:	601a      	str	r2, [r3, #0]
 8005628:	605a      	str	r2, [r3, #4]
 800562a:	609a      	str	r2, [r3, #8]
 800562c:	60da      	str	r2, [r3, #12]
 800562e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005630:	f107 0320 	add.w	r3, r7, #32
 8005634:	2244      	movs	r2, #68	; 0x44
 8005636:	2100      	movs	r1, #0
 8005638:	4618      	mov	r0, r3
 800563a:	f00c fea8 	bl	801238e <memset>
  if(hadc->Instance==ADC1)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005646:	d171      	bne.n	800572c <HAL_ADC_MspInit+0x114>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8005648:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800564c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800564e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8005652:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005654:	f107 0320 	add.w	r3, r7, #32
 8005658:	4618      	mov	r0, r3
 800565a:	f005 ff21 	bl	800b4a0 <HAL_RCCEx_PeriphCLKConfig>
 800565e:	4603      	mov	r3, r0
 8005660:	2b00      	cmp	r3, #0
 8005662:	d001      	beq.n	8005668 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8005664:	f7ff fb1c 	bl	8004ca0 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8005668:	4b64      	ldr	r3, [pc, #400]	; (80057fc <HAL_ADC_MspInit+0x1e4>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	3301      	adds	r3, #1
 800566e:	4a63      	ldr	r2, [pc, #396]	; (80057fc <HAL_ADC_MspInit+0x1e4>)
 8005670:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8005672:	4b62      	ldr	r3, [pc, #392]	; (80057fc <HAL_ADC_MspInit+0x1e4>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	2b01      	cmp	r3, #1
 8005678:	d10b      	bne.n	8005692 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800567a:	4b61      	ldr	r3, [pc, #388]	; (8005800 <HAL_ADC_MspInit+0x1e8>)
 800567c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800567e:	4a60      	ldr	r2, [pc, #384]	; (8005800 <HAL_ADC_MspInit+0x1e8>)
 8005680:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005684:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005686:	4b5e      	ldr	r3, [pc, #376]	; (8005800 <HAL_ADC_MspInit+0x1e8>)
 8005688:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800568a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800568e:	61fb      	str	r3, [r7, #28]
 8005690:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005692:	4b5b      	ldr	r3, [pc, #364]	; (8005800 <HAL_ADC_MspInit+0x1e8>)
 8005694:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005696:	4a5a      	ldr	r2, [pc, #360]	; (8005800 <HAL_ADC_MspInit+0x1e8>)
 8005698:	f043 0301 	orr.w	r3, r3, #1
 800569c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800569e:	4b58      	ldr	r3, [pc, #352]	; (8005800 <HAL_ADC_MspInit+0x1e8>)
 80056a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056a2:	f003 0301 	and.w	r3, r3, #1
 80056a6:	61bb      	str	r3, [r7, #24]
 80056a8:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = VBUS_Pin|THERMOCOUPLE_Pin;
 80056aa:	230c      	movs	r3, #12
 80056ac:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80056ae:	2303      	movs	r3, #3
 80056b0:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056b2:	2300      	movs	r3, #0
 80056b4:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056b6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80056ba:	4619      	mov	r1, r3
 80056bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056c0:	f004 fe10 	bl	800a2e4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel3;
 80056c4:	4b4f      	ldr	r3, [pc, #316]	; (8005804 <HAL_ADC_MspInit+0x1ec>)
 80056c6:	4a50      	ldr	r2, [pc, #320]	; (8005808 <HAL_ADC_MspInit+0x1f0>)
 80056c8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80056ca:	4b4e      	ldr	r3, [pc, #312]	; (8005804 <HAL_ADC_MspInit+0x1ec>)
 80056cc:	2205      	movs	r2, #5
 80056ce:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80056d0:	4b4c      	ldr	r3, [pc, #304]	; (8005804 <HAL_ADC_MspInit+0x1ec>)
 80056d2:	2200      	movs	r2, #0
 80056d4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80056d6:	4b4b      	ldr	r3, [pc, #300]	; (8005804 <HAL_ADC_MspInit+0x1ec>)
 80056d8:	2200      	movs	r2, #0
 80056da:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80056dc:	4b49      	ldr	r3, [pc, #292]	; (8005804 <HAL_ADC_MspInit+0x1ec>)
 80056de:	2280      	movs	r2, #128	; 0x80
 80056e0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80056e2:	4b48      	ldr	r3, [pc, #288]	; (8005804 <HAL_ADC_MspInit+0x1ec>)
 80056e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80056e8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80056ea:	4b46      	ldr	r3, [pc, #280]	; (8005804 <HAL_ADC_MspInit+0x1ec>)
 80056ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80056f0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80056f2:	4b44      	ldr	r3, [pc, #272]	; (8005804 <HAL_ADC_MspInit+0x1ec>)
 80056f4:	2220      	movs	r2, #32
 80056f6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80056f8:	4b42      	ldr	r3, [pc, #264]	; (8005804 <HAL_ADC_MspInit+0x1ec>)
 80056fa:	2200      	movs	r2, #0
 80056fc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80056fe:	4841      	ldr	r0, [pc, #260]	; (8005804 <HAL_ADC_MspInit+0x1ec>)
 8005700:	f004 f834 	bl	800976c <HAL_DMA_Init>
 8005704:	4603      	mov	r3, r0
 8005706:	2b00      	cmp	r3, #0
 8005708:	d001      	beq.n	800570e <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 800570a:	f7ff fac9 	bl	8004ca0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4a3c      	ldr	r2, [pc, #240]	; (8005804 <HAL_ADC_MspInit+0x1ec>)
 8005712:	655a      	str	r2, [r3, #84]	; 0x54
 8005714:	4a3b      	ldr	r2, [pc, #236]	; (8005804 <HAL_ADC_MspInit+0x1ec>)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 10, 0);
 800571a:	2200      	movs	r2, #0
 800571c:	210a      	movs	r1, #10
 800571e:	2012      	movs	r0, #18
 8005720:	f003 fde9 	bl	80092f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8005724:	2012      	movs	r0, #18
 8005726:	f003 fe00 	bl	800932a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800572a:	e062      	b.n	80057f2 <HAL_ADC_MspInit+0x1da>
  else if(hadc->Instance==ADC2)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a36      	ldr	r2, [pc, #216]	; (800580c <HAL_ADC_MspInit+0x1f4>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d15d      	bne.n	80057f2 <HAL_ADC_MspInit+0x1da>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8005736:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800573a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800573c:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8005740:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005742:	f107 0320 	add.w	r3, r7, #32
 8005746:	4618      	mov	r0, r3
 8005748:	f005 feaa 	bl	800b4a0 <HAL_RCCEx_PeriphCLKConfig>
 800574c:	4603      	mov	r3, r0
 800574e:	2b00      	cmp	r3, #0
 8005750:	d001      	beq.n	8005756 <HAL_ADC_MspInit+0x13e>
      Error_Handler();
 8005752:	f7ff faa5 	bl	8004ca0 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8005756:	4b29      	ldr	r3, [pc, #164]	; (80057fc <HAL_ADC_MspInit+0x1e4>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	3301      	adds	r3, #1
 800575c:	4a27      	ldr	r2, [pc, #156]	; (80057fc <HAL_ADC_MspInit+0x1e4>)
 800575e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8005760:	4b26      	ldr	r3, [pc, #152]	; (80057fc <HAL_ADC_MspInit+0x1e4>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	2b01      	cmp	r3, #1
 8005766:	d10b      	bne.n	8005780 <HAL_ADC_MspInit+0x168>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8005768:	4b25      	ldr	r3, [pc, #148]	; (8005800 <HAL_ADC_MspInit+0x1e8>)
 800576a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800576c:	4a24      	ldr	r2, [pc, #144]	; (8005800 <HAL_ADC_MspInit+0x1e8>)
 800576e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005772:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005774:	4b22      	ldr	r3, [pc, #136]	; (8005800 <HAL_ADC_MspInit+0x1e8>)
 8005776:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005778:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800577c:	617b      	str	r3, [r7, #20]
 800577e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8005780:	4b1f      	ldr	r3, [pc, #124]	; (8005800 <HAL_ADC_MspInit+0x1e8>)
 8005782:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005784:	4a1e      	ldr	r2, [pc, #120]	; (8005800 <HAL_ADC_MspInit+0x1e8>)
 8005786:	f043 0320 	orr.w	r3, r3, #32
 800578a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800578c:	4b1c      	ldr	r3, [pc, #112]	; (8005800 <HAL_ADC_MspInit+0x1e8>)
 800578e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005790:	f003 0320 	and.w	r3, r3, #32
 8005794:	613b      	str	r3, [r7, #16]
 8005796:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005798:	4b19      	ldr	r3, [pc, #100]	; (8005800 <HAL_ADC_MspInit+0x1e8>)
 800579a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800579c:	4a18      	ldr	r2, [pc, #96]	; (8005800 <HAL_ADC_MspInit+0x1e8>)
 800579e:	f043 0301 	orr.w	r3, r3, #1
 80057a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80057a4:	4b16      	ldr	r3, [pc, #88]	; (8005800 <HAL_ADC_MspInit+0x1e8>)
 80057a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057a8:	f003 0301 	and.w	r3, r3, #1
 80057ac:	60fb      	str	r3, [r7, #12]
 80057ae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CURRENT_Pin;
 80057b0:	2302      	movs	r3, #2
 80057b2:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80057b4:	2303      	movs	r3, #3
 80057b6:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057b8:	2300      	movs	r3, #0
 80057ba:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(CURRENT_GPIO_Port, &GPIO_InitStruct);
 80057bc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80057c0:	4619      	mov	r1, r3
 80057c2:	4813      	ldr	r0, [pc, #76]	; (8005810 <HAL_ADC_MspInit+0x1f8>)
 80057c4:	f004 fd8e 	bl	800a2e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I_LEAK_Pin;
 80057c8:	2302      	movs	r3, #2
 80057ca:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80057cc:	2303      	movs	r3, #3
 80057ce:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057d0:	2300      	movs	r3, #0
 80057d2:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(I_LEAK_GPIO_Port, &GPIO_InitStruct);
 80057d4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80057d8:	4619      	mov	r1, r3
 80057da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80057de:	f004 fd81 	bl	800a2e4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 10, 0);
 80057e2:	2200      	movs	r2, #0
 80057e4:	210a      	movs	r1, #10
 80057e6:	2012      	movs	r0, #18
 80057e8:	f003 fd85 	bl	80092f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80057ec:	2012      	movs	r0, #18
 80057ee:	f003 fd9c 	bl	800932a <HAL_NVIC_EnableIRQ>
}
 80057f2:	bf00      	nop
 80057f4:	3778      	adds	r7, #120	; 0x78
 80057f6:	46bd      	mov	sp, r7
 80057f8:	bd80      	pop	{r7, pc}
 80057fa:	bf00      	nop
 80057fc:	20002578 	.word	0x20002578
 8005800:	40021000 	.word	0x40021000
 8005804:	2000204c 	.word	0x2000204c
 8005808:	40020030 	.word	0x40020030
 800580c:	50000100 	.word	0x50000100
 8005810:	48001400 	.word	0x48001400

08005814 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8005814:	b480      	push	{r7}
 8005816:	b085      	sub	sp, #20
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a0a      	ldr	r2, [pc, #40]	; (800584c <HAL_CRC_MspInit+0x38>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d10b      	bne.n	800583e <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8005826:	4b0a      	ldr	r3, [pc, #40]	; (8005850 <HAL_CRC_MspInit+0x3c>)
 8005828:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800582a:	4a09      	ldr	r2, [pc, #36]	; (8005850 <HAL_CRC_MspInit+0x3c>)
 800582c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005830:	6493      	str	r3, [r2, #72]	; 0x48
 8005832:	4b07      	ldr	r3, [pc, #28]	; (8005850 <HAL_CRC_MspInit+0x3c>)
 8005834:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005836:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800583a:	60fb      	str	r3, [r7, #12]
 800583c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800583e:	bf00      	nop
 8005840:	3714      	adds	r7, #20
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr
 800584a:	bf00      	nop
 800584c:	40023000 	.word	0x40023000
 8005850:	40021000 	.word	0x40021000

08005854 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b09c      	sub	sp, #112	; 0x70
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800585c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005860:	2200      	movs	r2, #0
 8005862:	601a      	str	r2, [r3, #0]
 8005864:	605a      	str	r2, [r3, #4]
 8005866:	609a      	str	r2, [r3, #8]
 8005868:	60da      	str	r2, [r3, #12]
 800586a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800586c:	f107 0318 	add.w	r3, r7, #24
 8005870:	2244      	movs	r2, #68	; 0x44
 8005872:	2100      	movs	r1, #0
 8005874:	4618      	mov	r0, r3
 8005876:	f00c fd8a 	bl	801238e <memset>
  if(hi2c->Instance==I2C1)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a2e      	ldr	r2, [pc, #184]	; (8005938 <HAL_I2C_MspInit+0xe4>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d154      	bne.n	800592e <HAL_I2C_MspInit+0xda>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8005884:	2340      	movs	r3, #64	; 0x40
 8005886:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8005888:	2300      	movs	r3, #0
 800588a:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800588c:	f107 0318 	add.w	r3, r7, #24
 8005890:	4618      	mov	r0, r3
 8005892:	f005 fe05 	bl	800b4a0 <HAL_RCCEx_PeriphCLKConfig>
 8005896:	4603      	mov	r3, r0
 8005898:	2b00      	cmp	r3, #0
 800589a:	d001      	beq.n	80058a0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800589c:	f7ff fa00 	bl	8004ca0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80058a0:	4b26      	ldr	r3, [pc, #152]	; (800593c <HAL_I2C_MspInit+0xe8>)
 80058a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058a4:	4a25      	ldr	r2, [pc, #148]	; (800593c <HAL_I2C_MspInit+0xe8>)
 80058a6:	f043 0301 	orr.w	r3, r3, #1
 80058aa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80058ac:	4b23      	ldr	r3, [pc, #140]	; (800593c <HAL_I2C_MspInit+0xe8>)
 80058ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058b0:	f003 0301 	and.w	r3, r3, #1
 80058b4:	617b      	str	r3, [r7, #20]
 80058b6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80058b8:	4b20      	ldr	r3, [pc, #128]	; (800593c <HAL_I2C_MspInit+0xe8>)
 80058ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058bc:	4a1f      	ldr	r2, [pc, #124]	; (800593c <HAL_I2C_MspInit+0xe8>)
 80058be:	f043 0302 	orr.w	r3, r3, #2
 80058c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80058c4:	4b1d      	ldr	r3, [pc, #116]	; (800593c <HAL_I2C_MspInit+0xe8>)
 80058c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058c8:	f003 0302 	and.w	r3, r3, #2
 80058cc:	613b      	str	r3, [r7, #16]
 80058ce:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80058d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80058d4:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80058d6:	2312      	movs	r3, #18
 80058d8:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058da:	2300      	movs	r3, #0
 80058dc:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058de:	2300      	movs	r3, #0
 80058e0:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80058e2:	2304      	movs	r3, #4
 80058e4:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058e6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80058ea:	4619      	mov	r1, r3
 80058ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80058f0:	f004 fcf8 	bl	800a2e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80058f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80058f8:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80058fa:	2312      	movs	r3, #18
 80058fc:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058fe:	2300      	movs	r3, #0
 8005900:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005902:	2300      	movs	r3, #0
 8005904:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005906:	2304      	movs	r3, #4
 8005908:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800590a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800590e:	4619      	mov	r1, r3
 8005910:	480b      	ldr	r0, [pc, #44]	; (8005940 <HAL_I2C_MspInit+0xec>)
 8005912:	f004 fce7 	bl	800a2e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005916:	4b09      	ldr	r3, [pc, #36]	; (800593c <HAL_I2C_MspInit+0xe8>)
 8005918:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800591a:	4a08      	ldr	r2, [pc, #32]	; (800593c <HAL_I2C_MspInit+0xe8>)
 800591c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005920:	6593      	str	r3, [r2, #88]	; 0x58
 8005922:	4b06      	ldr	r3, [pc, #24]	; (800593c <HAL_I2C_MspInit+0xe8>)
 8005924:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005926:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800592a:	60fb      	str	r3, [r7, #12]
 800592c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800592e:	bf00      	nop
 8005930:	3770      	adds	r7, #112	; 0x70
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}
 8005936:	bf00      	nop
 8005938:	40005400 	.word	0x40005400
 800593c:	40021000 	.word	0x40021000
 8005940:	48000400 	.word	0x48000400

08005944 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b08a      	sub	sp, #40	; 0x28
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800594c:	f107 0314 	add.w	r3, r7, #20
 8005950:	2200      	movs	r2, #0
 8005952:	601a      	str	r2, [r3, #0]
 8005954:	605a      	str	r2, [r3, #4]
 8005956:	609a      	str	r2, [r3, #8]
 8005958:	60da      	str	r2, [r3, #12]
 800595a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a2c      	ldr	r2, [pc, #176]	; (8005a14 <HAL_SPI_MspInit+0xd0>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d151      	bne.n	8005a0a <HAL_SPI_MspInit+0xc6>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005966:	4b2c      	ldr	r3, [pc, #176]	; (8005a18 <HAL_SPI_MspInit+0xd4>)
 8005968:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800596a:	4a2b      	ldr	r2, [pc, #172]	; (8005a18 <HAL_SPI_MspInit+0xd4>)
 800596c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005970:	6593      	str	r3, [r2, #88]	; 0x58
 8005972:	4b29      	ldr	r3, [pc, #164]	; (8005a18 <HAL_SPI_MspInit+0xd4>)
 8005974:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005976:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800597a:	613b      	str	r3, [r7, #16]
 800597c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800597e:	4b26      	ldr	r3, [pc, #152]	; (8005a18 <HAL_SPI_MspInit+0xd4>)
 8005980:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005982:	4a25      	ldr	r2, [pc, #148]	; (8005a18 <HAL_SPI_MspInit+0xd4>)
 8005984:	f043 0302 	orr.w	r3, r3, #2
 8005988:	64d3      	str	r3, [r2, #76]	; 0x4c
 800598a:	4b23      	ldr	r3, [pc, #140]	; (8005a18 <HAL_SPI_MspInit+0xd4>)
 800598c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800598e:	f003 0302 	and.w	r3, r3, #2
 8005992:	60fb      	str	r3, [r7, #12]
 8005994:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8005996:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800599a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800599c:	2302      	movs	r3, #2
 800599e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059a0:	2300      	movs	r3, #0
 80059a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80059a4:	2300      	movs	r3, #0
 80059a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80059a8:	2305      	movs	r3, #5
 80059aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80059ac:	f107 0314 	add.w	r3, r7, #20
 80059b0:	4619      	mov	r1, r3
 80059b2:	481a      	ldr	r0, [pc, #104]	; (8005a1c <HAL_SPI_MspInit+0xd8>)
 80059b4:	f004 fc96 	bl	800a2e4 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel1;
 80059b8:	4b19      	ldr	r3, [pc, #100]	; (8005a20 <HAL_SPI_MspInit+0xdc>)
 80059ba:	4a1a      	ldr	r2, [pc, #104]	; (8005a24 <HAL_SPI_MspInit+0xe0>)
 80059bc:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 80059be:	4b18      	ldr	r3, [pc, #96]	; (8005a20 <HAL_SPI_MspInit+0xdc>)
 80059c0:	220d      	movs	r2, #13
 80059c2:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80059c4:	4b16      	ldr	r3, [pc, #88]	; (8005a20 <HAL_SPI_MspInit+0xdc>)
 80059c6:	2210      	movs	r2, #16
 80059c8:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80059ca:	4b15      	ldr	r3, [pc, #84]	; (8005a20 <HAL_SPI_MspInit+0xdc>)
 80059cc:	2200      	movs	r2, #0
 80059ce:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80059d0:	4b13      	ldr	r3, [pc, #76]	; (8005a20 <HAL_SPI_MspInit+0xdc>)
 80059d2:	2280      	movs	r2, #128	; 0x80
 80059d4:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80059d6:	4b12      	ldr	r3, [pc, #72]	; (8005a20 <HAL_SPI_MspInit+0xdc>)
 80059d8:	2200      	movs	r2, #0
 80059da:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80059dc:	4b10      	ldr	r3, [pc, #64]	; (8005a20 <HAL_SPI_MspInit+0xdc>)
 80059de:	2200      	movs	r2, #0
 80059e0:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80059e2:	4b0f      	ldr	r3, [pc, #60]	; (8005a20 <HAL_SPI_MspInit+0xdc>)
 80059e4:	2200      	movs	r2, #0
 80059e6:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80059e8:	4b0d      	ldr	r3, [pc, #52]	; (8005a20 <HAL_SPI_MspInit+0xdc>)
 80059ea:	2200      	movs	r2, #0
 80059ec:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80059ee:	480c      	ldr	r0, [pc, #48]	; (8005a20 <HAL_SPI_MspInit+0xdc>)
 80059f0:	f003 febc 	bl	800976c <HAL_DMA_Init>
 80059f4:	4603      	mov	r3, r0
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d001      	beq.n	80059fe <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 80059fa:	f7ff f951 	bl	8004ca0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	4a07      	ldr	r2, [pc, #28]	; (8005a20 <HAL_SPI_MspInit+0xdc>)
 8005a02:	655a      	str	r2, [r3, #84]	; 0x54
 8005a04:	4a06      	ldr	r2, [pc, #24]	; (8005a20 <HAL_SPI_MspInit+0xdc>)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8005a0a:	bf00      	nop
 8005a0c:	3728      	adds	r7, #40	; 0x28
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}
 8005a12:	bf00      	nop
 8005a14:	40003800 	.word	0x40003800
 8005a18:	40021000 	.word	0x40021000
 8005a1c:	48000400 	.word	0x48000400
 8005a20:	20002188 	.word	0x20002188
 8005a24:	40020008 	.word	0x40020008

08005a28 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b084      	sub	sp, #16
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a22      	ldr	r2, [pc, #136]	; (8005ac0 <HAL_TIM_PWM_MspInit+0x98>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d12c      	bne.n	8005a94 <HAL_TIM_PWM_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005a3a:	4b22      	ldr	r3, [pc, #136]	; (8005ac4 <HAL_TIM_PWM_MspInit+0x9c>)
 8005a3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a3e:	4a21      	ldr	r2, [pc, #132]	; (8005ac4 <HAL_TIM_PWM_MspInit+0x9c>)
 8005a40:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005a44:	6613      	str	r3, [r2, #96]	; 0x60
 8005a46:	4b1f      	ldr	r3, [pc, #124]	; (8005ac4 <HAL_TIM_PWM_MspInit+0x9c>)
 8005a48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a4e:	60fb      	str	r3, [r7, #12]
 8005a50:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8005a52:	2200      	movs	r2, #0
 8005a54:	2100      	movs	r1, #0
 8005a56:	2018      	movs	r0, #24
 8005a58:	f003 fc4d 	bl	80092f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8005a5c:	2018      	movs	r0, #24
 8005a5e:	f003 fc64 	bl	800932a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8005a62:	2200      	movs	r2, #0
 8005a64:	2100      	movs	r1, #0
 8005a66:	2019      	movs	r0, #25
 8005a68:	f003 fc45 	bl	80092f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8005a6c:	2019      	movs	r0, #25
 8005a6e:	f003 fc5c 	bl	800932a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8005a72:	2200      	movs	r2, #0
 8005a74:	2100      	movs	r1, #0
 8005a76:	201a      	movs	r0, #26
 8005a78:	f003 fc3d 	bl	80092f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8005a7c:	201a      	movs	r0, #26
 8005a7e:	f003 fc54 	bl	800932a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8005a82:	2200      	movs	r2, #0
 8005a84:	2100      	movs	r1, #0
 8005a86:	201b      	movs	r0, #27
 8005a88:	f003 fc35 	bl	80092f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8005a8c:	201b      	movs	r0, #27
 8005a8e:	f003 fc4c 	bl	800932a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8005a92:	e010      	b.n	8005ab6 <HAL_TIM_PWM_MspInit+0x8e>
  else if(htim_pwm->Instance==TIM4)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a0b      	ldr	r2, [pc, #44]	; (8005ac8 <HAL_TIM_PWM_MspInit+0xa0>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d10b      	bne.n	8005ab6 <HAL_TIM_PWM_MspInit+0x8e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005a9e:	4b09      	ldr	r3, [pc, #36]	; (8005ac4 <HAL_TIM_PWM_MspInit+0x9c>)
 8005aa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005aa2:	4a08      	ldr	r2, [pc, #32]	; (8005ac4 <HAL_TIM_PWM_MspInit+0x9c>)
 8005aa4:	f043 0304 	orr.w	r3, r3, #4
 8005aa8:	6593      	str	r3, [r2, #88]	; 0x58
 8005aaa:	4b06      	ldr	r3, [pc, #24]	; (8005ac4 <HAL_TIM_PWM_MspInit+0x9c>)
 8005aac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005aae:	f003 0304 	and.w	r3, r3, #4
 8005ab2:	60bb      	str	r3, [r7, #8]
 8005ab4:	68bb      	ldr	r3, [r7, #8]
}
 8005ab6:	bf00      	nop
 8005ab8:	3710      	adds	r7, #16
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}
 8005abe:	bf00      	nop
 8005ac0:	40012c00 	.word	0x40012c00
 8005ac4:	40021000 	.word	0x40021000
 8005ac8:	40000800 	.word	0x40000800

08005acc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b08a      	sub	sp, #40	; 0x28
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ad4:	f107 0314 	add.w	r3, r7, #20
 8005ad8:	2200      	movs	r2, #0
 8005ada:	601a      	str	r2, [r3, #0]
 8005adc:	605a      	str	r2, [r3, #4]
 8005ade:	609a      	str	r2, [r3, #8]
 8005ae0:	60da      	str	r2, [r3, #12]
 8005ae2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005aec:	d144      	bne.n	8005b78 <HAL_TIM_Encoder_MspInit+0xac>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005aee:	4b24      	ldr	r3, [pc, #144]	; (8005b80 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005af0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005af2:	4a23      	ldr	r2, [pc, #140]	; (8005b80 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005af4:	f043 0301 	orr.w	r3, r3, #1
 8005af8:	6593      	str	r3, [r2, #88]	; 0x58
 8005afa:	4b21      	ldr	r3, [pc, #132]	; (8005b80 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005afc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005afe:	f003 0301 	and.w	r3, r3, #1
 8005b02:	613b      	str	r3, [r7, #16]
 8005b04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005b06:	4b1e      	ldr	r3, [pc, #120]	; (8005b80 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005b08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b0a:	4a1d      	ldr	r2, [pc, #116]	; (8005b80 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005b0c:	f043 0301 	orr.w	r3, r3, #1
 8005b10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005b12:	4b1b      	ldr	r3, [pc, #108]	; (8005b80 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005b14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b16:	f003 0301 	and.w	r3, r3, #1
 8005b1a:	60fb      	str	r3, [r7, #12]
 8005b1c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005b1e:	4b18      	ldr	r3, [pc, #96]	; (8005b80 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005b20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b22:	4a17      	ldr	r2, [pc, #92]	; (8005b80 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005b24:	f043 0302 	orr.w	r3, r3, #2
 8005b28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005b2a:	4b15      	ldr	r3, [pc, #84]	; (8005b80 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005b2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b2e:	f003 0302 	and.w	r3, r3, #2
 8005b32:	60bb      	str	r3, [r7, #8]
 8005b34:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENC_A_Pin;
 8005b36:	2301      	movs	r3, #1
 8005b38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b3a:	2302      	movs	r3, #2
 8005b3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b42:	2300      	movs	r3, #0
 8005b44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005b46:	2301      	movs	r3, #1
 8005b48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ENC_A_GPIO_Port, &GPIO_InitStruct);
 8005b4a:	f107 0314 	add.w	r3, r7, #20
 8005b4e:	4619      	mov	r1, r3
 8005b50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005b54:	f004 fbc6 	bl	800a2e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENC_B_Pin;
 8005b58:	2308      	movs	r3, #8
 8005b5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b5c:	2302      	movs	r3, #2
 8005b5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b60:	2300      	movs	r3, #0
 8005b62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b64:	2300      	movs	r3, #0
 8005b66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ENC_B_GPIO_Port, &GPIO_InitStruct);
 8005b6c:	f107 0314 	add.w	r3, r7, #20
 8005b70:	4619      	mov	r1, r3
 8005b72:	4804      	ldr	r0, [pc, #16]	; (8005b84 <HAL_TIM_Encoder_MspInit+0xb8>)
 8005b74:	f004 fbb6 	bl	800a2e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8005b78:	bf00      	nop
 8005b7a:	3728      	adds	r7, #40	; 0x28
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}
 8005b80:	40021000 	.word	0x40021000
 8005b84:	48000400 	.word	0x48000400

08005b88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b086      	sub	sp, #24
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4a34      	ldr	r2, [pc, #208]	; (8005c68 <HAL_TIM_Base_MspInit+0xe0>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d114      	bne.n	8005bc4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005b9a:	4b34      	ldr	r3, [pc, #208]	; (8005c6c <HAL_TIM_Base_MspInit+0xe4>)
 8005b9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b9e:	4a33      	ldr	r2, [pc, #204]	; (8005c6c <HAL_TIM_Base_MspInit+0xe4>)
 8005ba0:	f043 0310 	orr.w	r3, r3, #16
 8005ba4:	6593      	str	r3, [r2, #88]	; 0x58
 8005ba6:	4b31      	ldr	r3, [pc, #196]	; (8005c6c <HAL_TIM_Base_MspInit+0xe4>)
 8005ba8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005baa:	f003 0310 	and.w	r3, r3, #16
 8005bae:	617b      	str	r3, [r7, #20]
 8005bb0:	697b      	ldr	r3, [r7, #20]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	2100      	movs	r1, #0
 8005bb6:	2036      	movs	r0, #54	; 0x36
 8005bb8:	f003 fb9d 	bl	80092f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005bbc:	2036      	movs	r0, #54	; 0x36
 8005bbe:	f003 fbb4 	bl	800932a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8005bc2:	e04c      	b.n	8005c5e <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM7)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a29      	ldr	r2, [pc, #164]	; (8005c70 <HAL_TIM_Base_MspInit+0xe8>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d114      	bne.n	8005bf8 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005bce:	4b27      	ldr	r3, [pc, #156]	; (8005c6c <HAL_TIM_Base_MspInit+0xe4>)
 8005bd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bd2:	4a26      	ldr	r2, [pc, #152]	; (8005c6c <HAL_TIM_Base_MspInit+0xe4>)
 8005bd4:	f043 0320 	orr.w	r3, r3, #32
 8005bd8:	6593      	str	r3, [r2, #88]	; 0x58
 8005bda:	4b24      	ldr	r3, [pc, #144]	; (8005c6c <HAL_TIM_Base_MspInit+0xe4>)
 8005bdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bde:	f003 0320 	and.w	r3, r3, #32
 8005be2:	613b      	str	r3, [r7, #16]
 8005be4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8005be6:	2200      	movs	r2, #0
 8005be8:	2100      	movs	r1, #0
 8005bea:	2037      	movs	r0, #55	; 0x37
 8005bec:	f003 fb83 	bl	80092f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005bf0:	2037      	movs	r0, #55	; 0x37
 8005bf2:	f003 fb9a 	bl	800932a <HAL_NVIC_EnableIRQ>
}
 8005bf6:	e032      	b.n	8005c5e <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM16)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a1d      	ldr	r2, [pc, #116]	; (8005c74 <HAL_TIM_Base_MspInit+0xec>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d114      	bne.n	8005c2c <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8005c02:	4b1a      	ldr	r3, [pc, #104]	; (8005c6c <HAL_TIM_Base_MspInit+0xe4>)
 8005c04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c06:	4a19      	ldr	r2, [pc, #100]	; (8005c6c <HAL_TIM_Base_MspInit+0xe4>)
 8005c08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c0c:	6613      	str	r3, [r2, #96]	; 0x60
 8005c0e:	4b17      	ldr	r3, [pc, #92]	; (8005c6c <HAL_TIM_Base_MspInit+0xe4>)
 8005c10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c16:	60fb      	str	r3, [r7, #12]
 8005c18:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	2100      	movs	r1, #0
 8005c1e:	2019      	movs	r0, #25
 8005c20:	f003 fb69 	bl	80092f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8005c24:	2019      	movs	r0, #25
 8005c26:	f003 fb80 	bl	800932a <HAL_NVIC_EnableIRQ>
}
 8005c2a:	e018      	b.n	8005c5e <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM17)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a11      	ldr	r2, [pc, #68]	; (8005c78 <HAL_TIM_Base_MspInit+0xf0>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d113      	bne.n	8005c5e <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8005c36:	4b0d      	ldr	r3, [pc, #52]	; (8005c6c <HAL_TIM_Base_MspInit+0xe4>)
 8005c38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c3a:	4a0c      	ldr	r2, [pc, #48]	; (8005c6c <HAL_TIM_Base_MspInit+0xe4>)
 8005c3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005c40:	6613      	str	r3, [r2, #96]	; 0x60
 8005c42:	4b0a      	ldr	r3, [pc, #40]	; (8005c6c <HAL_TIM_Base_MspInit+0xe4>)
 8005c44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c4a:	60bb      	str	r3, [r7, #8]
 8005c4c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8005c4e:	2200      	movs	r2, #0
 8005c50:	2100      	movs	r1, #0
 8005c52:	201a      	movs	r0, #26
 8005c54:	f003 fb4f 	bl	80092f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8005c58:	201a      	movs	r0, #26
 8005c5a:	f003 fb66 	bl	800932a <HAL_NVIC_EnableIRQ>
}
 8005c5e:	bf00      	nop
 8005c60:	3718      	adds	r7, #24
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}
 8005c66:	bf00      	nop
 8005c68:	40001000 	.word	0x40001000
 8005c6c:	40021000 	.word	0x40021000
 8005c70:	40001400 	.word	0x40001400
 8005c74:	40014400 	.word	0x40014400
 8005c78:	40014800 	.word	0x40014800

08005c7c <HAL_TIM_OnePulse_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_onepulse: TIM_OnePulse handle pointer
* @retval None
*/
void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef* htim_onepulse)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b085      	sub	sp, #20
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
  if(htim_onepulse->Instance==TIM8)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a0a      	ldr	r2, [pc, #40]	; (8005cb4 <HAL_TIM_OnePulse_MspInit+0x38>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d10b      	bne.n	8005ca6 <HAL_TIM_OnePulse_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8005c8e:	4b0a      	ldr	r3, [pc, #40]	; (8005cb8 <HAL_TIM_OnePulse_MspInit+0x3c>)
 8005c90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c92:	4a09      	ldr	r2, [pc, #36]	; (8005cb8 <HAL_TIM_OnePulse_MspInit+0x3c>)
 8005c94:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005c98:	6613      	str	r3, [r2, #96]	; 0x60
 8005c9a:	4b07      	ldr	r3, [pc, #28]	; (8005cb8 <HAL_TIM_OnePulse_MspInit+0x3c>)
 8005c9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c9e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005ca2:	60fb      	str	r3, [r7, #12]
 8005ca4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8005ca6:	bf00      	nop
 8005ca8:	3714      	adds	r7, #20
 8005caa:	46bd      	mov	sp, r7
 8005cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb0:	4770      	bx	lr
 8005cb2:	bf00      	nop
 8005cb4:	40013400 	.word	0x40013400
 8005cb8:	40021000 	.word	0x40021000

08005cbc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b08a      	sub	sp, #40	; 0x28
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cc4:	f107 0314 	add.w	r3, r7, #20
 8005cc8:	2200      	movs	r2, #0
 8005cca:	601a      	str	r2, [r3, #0]
 8005ccc:	605a      	str	r2, [r3, #4]
 8005cce:	609a      	str	r2, [r3, #8]
 8005cd0:	60da      	str	r2, [r3, #12]
 8005cd2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4a22      	ldr	r2, [pc, #136]	; (8005d64 <HAL_TIM_MspPostInit+0xa8>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d11c      	bne.n	8005d18 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8005cde:	4b22      	ldr	r3, [pc, #136]	; (8005d68 <HAL_TIM_MspPostInit+0xac>)
 8005ce0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ce2:	4a21      	ldr	r2, [pc, #132]	; (8005d68 <HAL_TIM_MspPostInit+0xac>)
 8005ce4:	f043 0320 	orr.w	r3, r3, #32
 8005ce8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005cea:	4b1f      	ldr	r3, [pc, #124]	; (8005d68 <HAL_TIM_MspPostInit+0xac>)
 8005cec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cee:	f003 0320 	and.w	r3, r3, #32
 8005cf2:	613b      	str	r3, [r7, #16]
 8005cf4:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PF0-OSC_IN     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = HEATER_Pin;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cfa:	2302      	movs	r3, #2
 8005cfc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cfe:	2300      	movs	r3, #0
 8005d00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d02:	2300      	movs	r3, #0
 8005d04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8005d06:	2306      	movs	r3, #6
 8005d08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(HEATER_GPIO_Port, &GPIO_InitStruct);
 8005d0a:	f107 0314 	add.w	r3, r7, #20
 8005d0e:	4619      	mov	r1, r3
 8005d10:	4816      	ldr	r0, [pc, #88]	; (8005d6c <HAL_TIM_MspPostInit+0xb0>)
 8005d12:	f004 fae7 	bl	800a2e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8005d16:	e020      	b.n	8005d5a <HAL_TIM_MspPostInit+0x9e>
  else if(htim->Instance==TIM4)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a14      	ldr	r2, [pc, #80]	; (8005d70 <HAL_TIM_MspPostInit+0xb4>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d11b      	bne.n	8005d5a <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d22:	4b11      	ldr	r3, [pc, #68]	; (8005d68 <HAL_TIM_MspPostInit+0xac>)
 8005d24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d26:	4a10      	ldr	r2, [pc, #64]	; (8005d68 <HAL_TIM_MspPostInit+0xac>)
 8005d28:	f043 0302 	orr.w	r3, r3, #2
 8005d2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005d2e:	4b0e      	ldr	r3, [pc, #56]	; (8005d68 <HAL_TIM_MspPostInit+0xac>)
 8005d30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d32:	f003 0302 	and.w	r3, r3, #2
 8005d36:	60fb      	str	r3, [r7, #12]
 8005d38:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BUZZER_Pin;
 8005d3a:	2380      	movs	r3, #128	; 0x80
 8005d3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d3e:	2302      	movs	r3, #2
 8005d40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d42:	2300      	movs	r3, #0
 8005d44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d46:	2300      	movs	r3, #0
 8005d48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005d4a:	2302      	movs	r3, #2
 8005d4c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8005d4e:	f107 0314 	add.w	r3, r7, #20
 8005d52:	4619      	mov	r1, r3
 8005d54:	4807      	ldr	r0, [pc, #28]	; (8005d74 <HAL_TIM_MspPostInit+0xb8>)
 8005d56:	f004 fac5 	bl	800a2e4 <HAL_GPIO_Init>
}
 8005d5a:	bf00      	nop
 8005d5c:	3728      	adds	r7, #40	; 0x28
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bd80      	pop	{r7, pc}
 8005d62:	bf00      	nop
 8005d64:	40012c00 	.word	0x40012c00
 8005d68:	40021000 	.word	0x40021000
 8005d6c:	48001400 	.word	0x48001400
 8005d70:	40000800 	.word	0x40000800
 8005d74:	48000400 	.word	0x48000400

08005d78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b09a      	sub	sp, #104	; 0x68
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d80:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005d84:	2200      	movs	r2, #0
 8005d86:	601a      	str	r2, [r3, #0]
 8005d88:	605a      	str	r2, [r3, #4]
 8005d8a:	609a      	str	r2, [r3, #8]
 8005d8c:	60da      	str	r2, [r3, #12]
 8005d8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005d90:	f107 0310 	add.w	r3, r7, #16
 8005d94:	2244      	movs	r2, #68	; 0x44
 8005d96:	2100      	movs	r1, #0
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f00c faf8 	bl	801238e <memset>
  if(huart->Instance==USART1)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a23      	ldr	r2, [pc, #140]	; (8005e30 <HAL_UART_MspInit+0xb8>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d13f      	bne.n	8005e28 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005da8:	2301      	movs	r3, #1
 8005daa:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8005dac:	2300      	movs	r3, #0
 8005dae:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005db0:	f107 0310 	add.w	r3, r7, #16
 8005db4:	4618      	mov	r0, r3
 8005db6:	f005 fb73 	bl	800b4a0 <HAL_RCCEx_PeriphCLKConfig>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d001      	beq.n	8005dc4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8005dc0:	f7fe ff6e 	bl	8004ca0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005dc4:	4b1b      	ldr	r3, [pc, #108]	; (8005e34 <HAL_UART_MspInit+0xbc>)
 8005dc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005dc8:	4a1a      	ldr	r2, [pc, #104]	; (8005e34 <HAL_UART_MspInit+0xbc>)
 8005dca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005dce:	6613      	str	r3, [r2, #96]	; 0x60
 8005dd0:	4b18      	ldr	r3, [pc, #96]	; (8005e34 <HAL_UART_MspInit+0xbc>)
 8005dd2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005dd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005dd8:	60fb      	str	r3, [r7, #12]
 8005dda:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ddc:	4b15      	ldr	r3, [pc, #84]	; (8005e34 <HAL_UART_MspInit+0xbc>)
 8005dde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005de0:	4a14      	ldr	r2, [pc, #80]	; (8005e34 <HAL_UART_MspInit+0xbc>)
 8005de2:	f043 0301 	orr.w	r3, r3, #1
 8005de6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005de8:	4b12      	ldr	r3, [pc, #72]	; (8005e34 <HAL_UART_MspInit+0xbc>)
 8005dea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005dec:	f003 0301 	and.w	r3, r3, #1
 8005df0:	60bb      	str	r3, [r7, #8]
 8005df2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005df4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005df8:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005dfa:	2302      	movs	r3, #2
 8005dfc:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e02:	2300      	movs	r3, #0
 8005e04:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005e06:	2307      	movs	r3, #7
 8005e08:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e0a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005e0e:	4619      	mov	r1, r3
 8005e10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005e14:	f004 fa66 	bl	800a2e4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005e18:	2200      	movs	r2, #0
 8005e1a:	2100      	movs	r1, #0
 8005e1c:	2025      	movs	r0, #37	; 0x25
 8005e1e:	f003 fa6a 	bl	80092f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005e22:	2025      	movs	r0, #37	; 0x25
 8005e24:	f003 fa81 	bl	800932a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8005e28:	bf00      	nop
 8005e2a:	3768      	adds	r7, #104	; 0x68
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	bd80      	pop	{r7, pc}
 8005e30:	40013800 	.word	0x40013800
 8005e34:	40021000 	.word	0x40021000

08005e38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005e3c:	e7fe      	b.n	8005e3c <NMI_Handler+0x4>

08005e3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005e3e:	b480      	push	{r7}
 8005e40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005e42:	e7fe      	b.n	8005e42 <HardFault_Handler+0x4>

08005e44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005e44:	b480      	push	{r7}
 8005e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005e48:	e7fe      	b.n	8005e48 <MemManage_Handler+0x4>

08005e4a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005e4a:	b480      	push	{r7}
 8005e4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005e4e:	e7fe      	b.n	8005e4e <BusFault_Handler+0x4>

08005e50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005e50:	b480      	push	{r7}
 8005e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005e54:	e7fe      	b.n	8005e54 <UsageFault_Handler+0x4>

08005e56 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005e56:	b480      	push	{r7}
 8005e58:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005e5a:	bf00      	nop
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e62:	4770      	bx	lr

08005e64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005e64:	b480      	push	{r7}
 8005e66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005e68:	bf00      	nop
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr

08005e72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005e72:	b480      	push	{r7}
 8005e74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005e76:	bf00      	nop
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr

08005e80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005e84:	f000 fdf6 	bl	8006a74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005e88:	bf00      	nop
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8005e90:	4802      	ldr	r0, [pc, #8]	; (8005e9c <DMA1_Channel1_IRQHandler+0x10>)
 8005e92:	f003 fe4e 	bl	8009b32 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005e96:	bf00      	nop
 8005e98:	bd80      	pop	{r7, pc}
 8005e9a:	bf00      	nop
 8005e9c:	20002188 	.word	0x20002188

08005ea0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005ea4:	4802      	ldr	r0, [pc, #8]	; (8005eb0 <DMA1_Channel3_IRQHandler+0x10>)
 8005ea6:	f003 fe44 	bl	8009b32 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8005eaa:	bf00      	nop
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	2000204c 	.word	0x2000204c

08005eb4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8005eb8:	4803      	ldr	r0, [pc, #12]	; (8005ec8 <ADC1_2_IRQHandler+0x14>)
 8005eba:	f001 fd57 	bl	800796c <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8005ebe:	4803      	ldr	r0, [pc, #12]	; (8005ecc <ADC1_2_IRQHandler+0x18>)
 8005ec0:	f001 fd54 	bl	800796c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8005ec4:	bf00      	nop
 8005ec6:	bd80      	pop	{r7, pc}
 8005ec8:	20001f74 	.word	0x20001f74
 8005ecc:	20001fe0 	.word	0x20001fe0

08005ed0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW_1_Pin);
 8005ed4:	2020      	movs	r0, #32
 8005ed6:	f004 fbb7 	bl	800a648 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SW_2_Pin);
 8005eda:	2080      	movs	r0, #128	; 0x80
 8005edc:	f004 fbb4 	bl	800a648 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SW_3_Pin);
 8005ee0:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005ee4:	f004 fbb0 	bl	800a648 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005ee8:	bf00      	nop
 8005eea:	bd80      	pop	{r7, pc}

08005eec <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005ef0:	4802      	ldr	r0, [pc, #8]	; (8005efc <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8005ef2:	f006 fef5 	bl	800cce0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8005ef6:	bf00      	nop
 8005ef8:	bd80      	pop	{r7, pc}
 8005efa:	bf00      	nop
 8005efc:	200021e8 	.word	0x200021e8

08005f00 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005f04:	4803      	ldr	r0, [pc, #12]	; (8005f14 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8005f06:	f006 feeb 	bl	800cce0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8005f0a:	4803      	ldr	r0, [pc, #12]	; (8005f18 <TIM1_UP_TIM16_IRQHandler+0x18>)
 8005f0c:	f006 fee8 	bl	800cce0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8005f10:	bf00      	nop
 8005f12:	bd80      	pop	{r7, pc}
 8005f14:	200021e8 	.word	0x200021e8
 8005f18:	200023b0 	.word	0x200023b0

08005f1c <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005f20:	4803      	ldr	r0, [pc, #12]	; (8005f30 <TIM1_TRG_COM_TIM17_IRQHandler+0x14>)
 8005f22:	f006 fedd 	bl	800cce0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 8005f26:	4803      	ldr	r0, [pc, #12]	; (8005f34 <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 8005f28:	f006 feda 	bl	800cce0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8005f2c:	bf00      	nop
 8005f2e:	bd80      	pop	{r7, pc}
 8005f30:	200021e8 	.word	0x200021e8
 8005f34:	200023fc 	.word	0x200023fc

08005f38 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005f3c:	4802      	ldr	r0, [pc, #8]	; (8005f48 <TIM1_CC_IRQHandler+0x10>)
 8005f3e:	f006 fecf 	bl	800cce0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8005f42:	bf00      	nop
 8005f44:	bd80      	pop	{r7, pc}
 8005f46:	bf00      	nop
 8005f48:	200021e8 	.word	0x200021e8

08005f4c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005f50:	4802      	ldr	r0, [pc, #8]	; (8005f5c <USART1_IRQHandler+0x10>)
 8005f52:	f008 f85b 	bl	800e00c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005f56:	bf00      	nop
 8005f58:	bd80      	pop	{r7, pc}
 8005f5a:	bf00      	nop
 8005f5c:	20002448 	.word	0x20002448

08005f60 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005f64:	4802      	ldr	r0, [pc, #8]	; (8005f70 <TIM6_DAC_IRQHandler+0x10>)
 8005f66:	f006 febb 	bl	800cce0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005f6a:	bf00      	nop
 8005f6c:	bd80      	pop	{r7, pc}
 8005f6e:	bf00      	nop
 8005f70:	200022cc 	.word	0x200022cc

08005f74 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005f78:	4802      	ldr	r0, [pc, #8]	; (8005f84 <TIM7_IRQHandler+0x10>)
 8005f7a:	f006 feb1 	bl	800cce0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8005f7e:	bf00      	nop
 8005f80:	bd80      	pop	{r7, pc}
 8005f82:	bf00      	nop
 8005f84:	20002318 	.word	0x20002318

08005f88 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005f88:	b480      	push	{r7}
 8005f8a:	af00      	add	r7, sp, #0
  return 1;
 8005f8c:	2301      	movs	r3, #1
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	46bd      	mov	sp, r7
 8005f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f96:	4770      	bx	lr

08005f98 <_kill>:

int _kill(int pid, int sig)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b082      	sub	sp, #8
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
 8005fa0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005fa2:	f00c fa47 	bl	8012434 <__errno>
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	2216      	movs	r2, #22
 8005faa:	601a      	str	r2, [r3, #0]
  return -1;
 8005fac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	3708      	adds	r7, #8
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}

08005fb8 <_exit>:

void _exit (int status)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b082      	sub	sp, #8
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005fc0:	f04f 31ff 	mov.w	r1, #4294967295
 8005fc4:	6878      	ldr	r0, [r7, #4]
 8005fc6:	f7ff ffe7 	bl	8005f98 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005fca:	e7fe      	b.n	8005fca <_exit+0x12>

08005fcc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b086      	sub	sp, #24
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	60f8      	str	r0, [r7, #12]
 8005fd4:	60b9      	str	r1, [r7, #8]
 8005fd6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005fd8:	2300      	movs	r3, #0
 8005fda:	617b      	str	r3, [r7, #20]
 8005fdc:	e00a      	b.n	8005ff4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005fde:	f3af 8000 	nop.w
 8005fe2:	4601      	mov	r1, r0
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	1c5a      	adds	r2, r3, #1
 8005fe8:	60ba      	str	r2, [r7, #8]
 8005fea:	b2ca      	uxtb	r2, r1
 8005fec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	3301      	adds	r3, #1
 8005ff2:	617b      	str	r3, [r7, #20]
 8005ff4:	697a      	ldr	r2, [r7, #20]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	dbf0      	blt.n	8005fde <_read+0x12>
  }

  return len;
 8005ffc:	687b      	ldr	r3, [r7, #4]
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	3718      	adds	r7, #24
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}

08006006 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006006:	b580      	push	{r7, lr}
 8006008:	b086      	sub	sp, #24
 800600a:	af00      	add	r7, sp, #0
 800600c:	60f8      	str	r0, [r7, #12]
 800600e:	60b9      	str	r1, [r7, #8]
 8006010:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006012:	2300      	movs	r3, #0
 8006014:	617b      	str	r3, [r7, #20]
 8006016:	e009      	b.n	800602c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	1c5a      	adds	r2, r3, #1
 800601c:	60ba      	str	r2, [r7, #8]
 800601e:	781b      	ldrb	r3, [r3, #0]
 8006020:	4618      	mov	r0, r3
 8006022:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	3301      	adds	r3, #1
 800602a:	617b      	str	r3, [r7, #20]
 800602c:	697a      	ldr	r2, [r7, #20]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	429a      	cmp	r2, r3
 8006032:	dbf1      	blt.n	8006018 <_write+0x12>
  }
  return len;
 8006034:	687b      	ldr	r3, [r7, #4]
}
 8006036:	4618      	mov	r0, r3
 8006038:	3718      	adds	r7, #24
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}

0800603e <_close>:

int _close(int file)
{
 800603e:	b480      	push	{r7}
 8006040:	b083      	sub	sp, #12
 8006042:	af00      	add	r7, sp, #0
 8006044:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8006046:	f04f 33ff 	mov.w	r3, #4294967295
}
 800604a:	4618      	mov	r0, r3
 800604c:	370c      	adds	r7, #12
 800604e:	46bd      	mov	sp, r7
 8006050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006054:	4770      	bx	lr

08006056 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006056:	b480      	push	{r7}
 8006058:	b083      	sub	sp, #12
 800605a:	af00      	add	r7, sp, #0
 800605c:	6078      	str	r0, [r7, #4]
 800605e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006066:	605a      	str	r2, [r3, #4]
  return 0;
 8006068:	2300      	movs	r3, #0
}
 800606a:	4618      	mov	r0, r3
 800606c:	370c      	adds	r7, #12
 800606e:	46bd      	mov	sp, r7
 8006070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006074:	4770      	bx	lr

08006076 <_isatty>:

int _isatty(int file)
{
 8006076:	b480      	push	{r7}
 8006078:	b083      	sub	sp, #12
 800607a:	af00      	add	r7, sp, #0
 800607c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800607e:	2301      	movs	r3, #1
}
 8006080:	4618      	mov	r0, r3
 8006082:	370c      	adds	r7, #12
 8006084:	46bd      	mov	sp, r7
 8006086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608a:	4770      	bx	lr

0800608c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800608c:	b480      	push	{r7}
 800608e:	b085      	sub	sp, #20
 8006090:	af00      	add	r7, sp, #0
 8006092:	60f8      	str	r0, [r7, #12]
 8006094:	60b9      	str	r1, [r7, #8]
 8006096:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8006098:	2300      	movs	r3, #0
}
 800609a:	4618      	mov	r0, r3
 800609c:	3714      	adds	r7, #20
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr
	...

080060a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b086      	sub	sp, #24
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80060b0:	4a14      	ldr	r2, [pc, #80]	; (8006104 <_sbrk+0x5c>)
 80060b2:	4b15      	ldr	r3, [pc, #84]	; (8006108 <_sbrk+0x60>)
 80060b4:	1ad3      	subs	r3, r2, r3
 80060b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80060bc:	4b13      	ldr	r3, [pc, #76]	; (800610c <_sbrk+0x64>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d102      	bne.n	80060ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80060c4:	4b11      	ldr	r3, [pc, #68]	; (800610c <_sbrk+0x64>)
 80060c6:	4a12      	ldr	r2, [pc, #72]	; (8006110 <_sbrk+0x68>)
 80060c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80060ca:	4b10      	ldr	r3, [pc, #64]	; (800610c <_sbrk+0x64>)
 80060cc:	681a      	ldr	r2, [r3, #0]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	4413      	add	r3, r2
 80060d2:	693a      	ldr	r2, [r7, #16]
 80060d4:	429a      	cmp	r2, r3
 80060d6:	d207      	bcs.n	80060e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80060d8:	f00c f9ac 	bl	8012434 <__errno>
 80060dc:	4603      	mov	r3, r0
 80060de:	220c      	movs	r2, #12
 80060e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80060e2:	f04f 33ff 	mov.w	r3, #4294967295
 80060e6:	e009      	b.n	80060fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80060e8:	4b08      	ldr	r3, [pc, #32]	; (800610c <_sbrk+0x64>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80060ee:	4b07      	ldr	r3, [pc, #28]	; (800610c <_sbrk+0x64>)
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	4413      	add	r3, r2
 80060f6:	4a05      	ldr	r2, [pc, #20]	; (800610c <_sbrk+0x64>)
 80060f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80060fa:	68fb      	ldr	r3, [r7, #12]
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3718      	adds	r7, #24
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}
 8006104:	20008000 	.word	0x20008000
 8006108:	00000400 	.word	0x00000400
 800610c:	2000257c 	.word	0x2000257c
 8006110:	20002760 	.word	0x20002760

08006114 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8006114:	b480      	push	{r7}
 8006116:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006118:	4b06      	ldr	r3, [pc, #24]	; (8006134 <SystemInit+0x20>)
 800611a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800611e:	4a05      	ldr	r2, [pc, #20]	; (8006134 <SystemInit+0x20>)
 8006120:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006124:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006128:	bf00      	nop
 800612a:	46bd      	mov	sp, r7
 800612c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006130:	4770      	bx	lr
 8006132:	bf00      	nop
 8006134:	e000ed00 	.word	0xe000ed00

08006138 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006138:	480d      	ldr	r0, [pc, #52]	; (8006170 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800613a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800613c:	f7ff ffea 	bl	8006114 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
                                   ldr r0, =_sdata
 8006140:	480c      	ldr	r0, [pc, #48]	; (8006174 <LoopForever+0x6>)
  ldr r1, =_edata
 8006142:	490d      	ldr	r1, [pc, #52]	; (8006178 <LoopForever+0xa>)
  ldr r2, =_sidata
 8006144:	4a0d      	ldr	r2, [pc, #52]	; (800617c <LoopForever+0xe>)
  movs r3, #0
 8006146:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8006148:	e002      	b.n	8006150 <LoopCopyDataInit>

0800614a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800614a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800614c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800614e:	3304      	adds	r3, #4

08006150 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006150:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006152:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006154:	d3f9      	bcc.n	800614a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006156:	4a0a      	ldr	r2, [pc, #40]	; (8006180 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006158:	4c0a      	ldr	r4, [pc, #40]	; (8006184 <LoopForever+0x16>)
  movs r3, #0
 800615a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800615c:	e001      	b.n	8006162 <LoopFillZerobss>

0800615e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800615e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006160:	3204      	adds	r2, #4

08006162 <LoopFillZerobss>:
LoopFillZerobss:
  cmp r2, r4
 8006162:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006164:	d3fb      	bcc.n	800615e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8006166:	f00c f96b 	bl	8012440 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800616a:	f7fd fd5d 	bl	8003c28 <main>

0800616e <LoopForever>:

LoopForever:
    b LoopForever
 800616e:	e7fe      	b.n	800616e <LoopForever>
  ldr   r0, =_estack
 8006170:	20008000 	.word	0x20008000
                                   ldr r0, =_sdata
 8006174:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006178:	20000424 	.word	0x20000424
  ldr r2, =_sidata
 800617c:	08018d40 	.word	0x08018d40
  ldr r2, =_sbss
 8006180:	20000428 	.word	0x20000428
  ldr r4, =_ebss
 8006184:	20002760 	.word	0x20002760

08006188 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006188:	e7fe      	b.n	8006188 <COMP1_2_3_IRQHandler>
	...

0800618c <setSPI_Size>:
 * @brief Sets SPI interface word size (0=8bit, 1=16 bit)
 * @param none
 * @return none
 */

static void setSPI_Size(int8_t size){
 800618c:	b480      	push	{r7}
 800618e:	b083      	sub	sp, #12
 8006190:	af00      	add	r7, sp, #0
 8006192:	4603      	mov	r3, r0
 8006194:	71fb      	strb	r3, [r7, #7]
  if(config.spi_sz!=size){
 8006196:	4b12      	ldr	r3, [pc, #72]	; (80061e0 <setSPI_Size+0x54>)
 8006198:	f993 3000 	ldrsb.w	r3, [r3]
 800619c:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d017      	beq.n	80061d4 <setSPI_Size+0x48>
    __HAL_SPI_DISABLE(&LCD_HANDLE);
 80061a4:	4b0f      	ldr	r3, [pc, #60]	; (80061e4 <setSPI_Size+0x58>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	4b0e      	ldr	r3, [pc, #56]	; (80061e4 <setSPI_Size+0x58>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061b2:	601a      	str	r2, [r3, #0]
    config.spi_sz=size;
 80061b4:	4a0a      	ldr	r2, [pc, #40]	; (80061e0 <setSPI_Size+0x54>)
 80061b6:	79fb      	ldrb	r3, [r7, #7]
 80061b8:	7013      	strb	r3, [r2, #0]
    if(size==mode_16bit){
 80061ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061be:	2b01      	cmp	r3, #1
 80061c0:	d104      	bne.n	80061cc <setSPI_Size+0x40>
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_16BIT;
 80061c2:	4b08      	ldr	r3, [pc, #32]	; (80061e4 <setSPI_Size+0x58>)
 80061c4:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 80061c8:	60da      	str	r2, [r3, #12]
    else{
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_8BIT;
      //LCD_HANDLE.Instance->CR1 &= ~(SPI_CR1_DFF);
    }
  }
}
 80061ca:	e003      	b.n	80061d4 <setSPI_Size+0x48>
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_8BIT;
 80061cc:	4b05      	ldr	r3, [pc, #20]	; (80061e4 <setSPI_Size+0x58>)
 80061ce:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80061d2:	60da      	str	r2, [r3, #12]
}
 80061d4:	bf00      	nop
 80061d6:	370c      	adds	r7, #12
 80061d8:	46bd      	mov	sp, r7
 80061da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061de:	4770      	bx	lr
 80061e0:	20000224 	.word	0x20000224
 80061e4:	20002124 	.word	0x20002124

080061e8 <setDMAMemMode>:
 * @param memInc Enable/disable memory address increase
 * @param mode16 Enable/disable 16 bit mode (disabled = 8 bit)
 * @return none
 */
static void setDMAMemMode(uint8_t memInc, uint8_t size)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b082      	sub	sp, #8
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	4603      	mov	r3, r0
 80061f0:	460a      	mov	r2, r1
 80061f2:	71fb      	strb	r3, [r7, #7]
 80061f4:	4613      	mov	r3, r2
 80061f6:	71bb      	strb	r3, [r7, #6]
  setSPI_Size(size);
 80061f8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80061fc:	4618      	mov	r0, r3
 80061fe:	f7ff ffc5 	bl	800618c <setSPI_Size>
  if(config.dma_sz!=size || config.dma_mem_inc!=memInc){
 8006202:	4b3c      	ldr	r3, [pc, #240]	; (80062f4 <setDMAMemMode+0x10c>)
 8006204:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8006208:	461a      	mov	r2, r3
 800620a:	79bb      	ldrb	r3, [r7, #6]
 800620c:	429a      	cmp	r2, r3
 800620e:	d106      	bne.n	800621e <setDMAMemMode+0x36>
 8006210:	4b38      	ldr	r3, [pc, #224]	; (80062f4 <setDMAMemMode+0x10c>)
 8006212:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8006216:	461a      	mov	r2, r3
 8006218:	79fb      	ldrb	r3, [r7, #7]
 800621a:	429a      	cmp	r2, r3
 800621c:	d066      	beq.n	80062ec <setDMAMemMode+0x104>
    config.dma_sz =size;
 800621e:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8006222:	4b34      	ldr	r3, [pc, #208]	; (80062f4 <setDMAMemMode+0x10c>)
 8006224:	705a      	strb	r2, [r3, #1]
    config.dma_mem_inc = memInc;
 8006226:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800622a:	4b32      	ldr	r3, [pc, #200]	; (80062f4 <setDMAMemMode+0x10c>)
 800622c:	709a      	strb	r2, [r3, #2]
    __HAL_DMA_DISABLE(LCD_HANDLE.hdmatx);;
 800622e:	4b32      	ldr	r3, [pc, #200]	; (80062f8 <setDMAMemMode+0x110>)
 8006230:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	681a      	ldr	r2, [r3, #0]
 8006236:	4b30      	ldr	r3, [pc, #192]	; (80062f8 <setDMAMemMode+0x110>)
 8006238:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f022 0201 	bic.w	r2, r2, #1
 8006240:	601a      	str	r2, [r3, #0]
#ifdef DMA_SxCR_EN
    while((LCD_HANDLE.hdmatx->Instance->CR & DMA_SxCR_EN) != RESET);
#elif defined DMA_CCR_EN
    while((LCD_HANDLE.hdmatx->Instance->CCR & DMA_CCR_EN) != RESET);
 8006242:	bf00      	nop
 8006244:	4b2c      	ldr	r3, [pc, #176]	; (80062f8 <setDMAMemMode+0x110>)
 8006246:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f003 0301 	and.w	r3, r3, #1
 8006250:	2b00      	cmp	r3, #0
 8006252:	d1f7      	bne.n	8006244 <setDMAMemMode+0x5c>
#endif
    if(memInc==mem_increase){
 8006254:	79fb      	ldrb	r3, [r7, #7]
 8006256:	2b01      	cmp	r3, #1
 8006258:	d10e      	bne.n	8006278 <setDMAMemMode+0x90>
      LCD_HANDLE.hdmatx->Init.MemInc = DMA_MINC_ENABLE;
 800625a:	4b27      	ldr	r3, [pc, #156]	; (80062f8 <setDMAMemMode+0x110>)
 800625c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800625e:	2280      	movs	r2, #128	; 0x80
 8006260:	611a      	str	r2, [r3, #16]
#ifdef DMA_SxCR_EN
      LCD_HANDLE.hdmatx->Instance->CR |= DMA_SxCR_MINC;
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR |= DMA_CCR_MINC;
 8006262:	4b25      	ldr	r3, [pc, #148]	; (80062f8 <setDMAMemMode+0x110>)
 8006264:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	4b23      	ldr	r3, [pc, #140]	; (80062f8 <setDMAMemMode+0x110>)
 800626c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006274:	601a      	str	r2, [r3, #0]
 8006276:	e00d      	b.n	8006294 <setDMAMemMode+0xac>
#endif
    }
    else{
      LCD_HANDLE.hdmatx->Init.MemInc = DMA_MINC_DISABLE;
 8006278:	4b1f      	ldr	r3, [pc, #124]	; (80062f8 <setDMAMemMode+0x110>)
 800627a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800627c:	2200      	movs	r2, #0
 800627e:	611a      	str	r2, [r3, #16]
#ifdef DMA_SxCR_EN
      LCD_HANDLE.hdmatx->Instance->CR &= ~(DMA_SxCR_MINC);
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR &= ~(DMA_CCR_MINC);
 8006280:	4b1d      	ldr	r3, [pc, #116]	; (80062f8 <setDMAMemMode+0x110>)
 8006282:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	681a      	ldr	r2, [r3, #0]
 8006288:	4b1b      	ldr	r3, [pc, #108]	; (80062f8 <setDMAMemMode+0x110>)
 800628a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006292:	601a      	str	r2, [r3, #0]
#endif
    }

    if(size==mode_16bit){
 8006294:	79bb      	ldrb	r3, [r7, #6]
 8006296:	2b01      	cmp	r3, #1
 8006298:	d116      	bne.n	80062c8 <setDMAMemMode+0xe0>
      LCD_HANDLE.hdmatx->Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800629a:	4b17      	ldr	r3, [pc, #92]	; (80062f8 <setDMAMemMode+0x110>)
 800629c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800629e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80062a2:	615a      	str	r2, [r3, #20]
      LCD_HANDLE.hdmatx->Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80062a4:	4b14      	ldr	r3, [pc, #80]	; (80062f8 <setDMAMemMode+0x110>)
 80062a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80062ac:	619a      	str	r2, [r3, #24]
#ifdef DMA_SxCR_EN
      LCD_HANDLE.hdmatx->Instance->CR = (LCD_HANDLE.hdmatx->Instance->CR & ~(DMA_SxCR_PSIZE_Msk | DMA_SxCR_MSIZE_Msk)) |
                                                   (1<<DMA_SxCR_PSIZE_Pos | 1<<DMA_SxCR_MSIZE_Pos);
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR = (LCD_HANDLE.hdmatx->Instance->CCR & ~(DMA_CCR_PSIZE_Msk | DMA_CCR_MSIZE_Msk)) |
 80062ae:	4b12      	ldr	r3, [pc, #72]	; (80062f8 <setDMAMemMode+0x110>)
 80062b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80062ba:	4b0f      	ldr	r3, [pc, #60]	; (80062f8 <setDMAMemMode+0x110>)
 80062bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f442 62a0 	orr.w	r2, r2, #1280	; 0x500
 80062c4:	601a      	str	r2, [r3, #0]
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR = (LCD_HANDLE.hdmatx->Instance->CCR & ~(DMA_CCR_PSIZE_Msk | DMA_CCR_MSIZE_Msk));
#endif
    }
  }
}
 80062c6:	e011      	b.n	80062ec <setDMAMemMode+0x104>
      LCD_HANDLE.hdmatx->Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80062c8:	4b0b      	ldr	r3, [pc, #44]	; (80062f8 <setDMAMemMode+0x110>)
 80062ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062cc:	2200      	movs	r2, #0
 80062ce:	615a      	str	r2, [r3, #20]
      LCD_HANDLE.hdmatx->Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80062d0:	4b09      	ldr	r3, [pc, #36]	; (80062f8 <setDMAMemMode+0x110>)
 80062d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062d4:	2200      	movs	r2, #0
 80062d6:	619a      	str	r2, [r3, #24]
      LCD_HANDLE.hdmatx->Instance->CCR = (LCD_HANDLE.hdmatx->Instance->CCR & ~(DMA_CCR_PSIZE_Msk | DMA_CCR_MSIZE_Msk));
 80062d8:	4b07      	ldr	r3, [pc, #28]	; (80062f8 <setDMAMemMode+0x110>)
 80062da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	681a      	ldr	r2, [r3, #0]
 80062e0:	4b05      	ldr	r3, [pc, #20]	; (80062f8 <setDMAMemMode+0x110>)
 80062e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 80062ea:	601a      	str	r2, [r3, #0]
}
 80062ec:	bf00      	nop
 80062ee:	3708      	adds	r7, #8
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd80      	pop	{r7, pc}
 80062f4:	20000224 	.word	0x20000224
 80062f8:	20002124 	.word	0x20002124

080062fc <LCD_WriteCommand>:
 * @brief Write command to ST7735 controller
 * @param cmd -> command to write
 * @return none
 */
static void LCD_WriteCommand(uint8_t *cmd, uint8_t argc)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b082      	sub	sp, #8
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
 8006304:	460b      	mov	r3, r1
 8006306:	70fb      	strb	r3, [r7, #3]
  setSPI_Size(mode_8bit);
 8006308:	2000      	movs	r0, #0
 800630a:	f7ff ff3f 	bl	800618c <setSPI_Size>
  //LCD_PIN(LCD_DC,RESET);
  HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin, GPIO_PIN_RESET);
 800630e:	2200      	movs	r2, #0
 8006310:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006314:	4815      	ldr	r0, [pc, #84]	; (800636c <LCD_WriteCommand+0x70>)
 8006316:	f004 f97f 	bl	800a618 <HAL_GPIO_WritePin>

#ifdef LCD_CS
  //LCD_PIN(LCD_CS,RESET);
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin, GPIO_PIN_RESET);
 800631a:	2200      	movs	r2, #0
 800631c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006320:	4812      	ldr	r0, [pc, #72]	; (800636c <LCD_WriteCommand+0x70>)
 8006322:	f004 f979 	bl	800a618 <HAL_GPIO_WritePin>
#endif
  HAL_SPI_Transmit(&LCD_HANDLE, cmd, 1, HAL_MAX_DELAY);
 8006326:	f04f 33ff 	mov.w	r3, #4294967295
 800632a:	2201      	movs	r2, #1
 800632c:	6879      	ldr	r1, [r7, #4]
 800632e:	4810      	ldr	r0, [pc, #64]	; (8006370 <LCD_WriteCommand+0x74>)
 8006330:	f005 fb51 	bl	800b9d6 <HAL_SPI_Transmit>
  if(argc){
 8006334:	78fb      	ldrb	r3, [r7, #3]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d00e      	beq.n	8006358 <LCD_WriteCommand+0x5c>
    //LCD_PIN(LCD_DC,SET);
    HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin, GPIO_PIN_SET);
 800633a:	2201      	movs	r2, #1
 800633c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006340:	480a      	ldr	r0, [pc, #40]	; (800636c <LCD_WriteCommand+0x70>)
 8006342:	f004 f969 	bl	800a618 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&LCD_HANDLE, (cmd+1), argc, HAL_MAX_DELAY);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	1c59      	adds	r1, r3, #1
 800634a:	78fb      	ldrb	r3, [r7, #3]
 800634c:	b29a      	uxth	r2, r3
 800634e:	f04f 33ff 	mov.w	r3, #4294967295
 8006352:	4807      	ldr	r0, [pc, #28]	; (8006370 <LCD_WriteCommand+0x74>)
 8006354:	f005 fb3f 	bl	800b9d6 <HAL_SPI_Transmit>
  }
#ifdef LCD_CS
  //LCD_PIN(LCD_CS,SET);
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin, GPIO_PIN_SET);
 8006358:	2201      	movs	r2, #1
 800635a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800635e:	4803      	ldr	r0, [pc, #12]	; (800636c <LCD_WriteCommand+0x70>)
 8006360:	f004 f95a 	bl	800a618 <HAL_GPIO_WritePin>
#endif
}
 8006364:	bf00      	nop
 8006366:	3708      	adds	r7, #8
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}
 800636c:	48000400 	.word	0x48000400
 8006370:	20002124 	.word	0x20002124

08006374 <LCD_WriteData>:
 * @param buff -> pointer of data buffer
 * @param buff_size -> size of the data buffer
 * @return none
 */
static void LCD_WriteData(uint8_t *buff, size_t buff_size)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b084      	sub	sp, #16
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
 800637c:	6039      	str	r1, [r7, #0]
  //LCD_PIN(LCD_DC,SET);
  HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin, GPIO_PIN_SET);
 800637e:	2201      	movs	r2, #1
 8006380:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006384:	4830      	ldr	r0, [pc, #192]	; (8006448 <LCD_WriteData+0xd4>)
 8006386:	f004 f947 	bl	800a618 <HAL_GPIO_WritePin>
#ifdef LCD_CS
  //LCD_PIN(LCD_CS,RESET);
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin, GPIO_PIN_RESET);
 800638a:	2200      	movs	r2, #0
 800638c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006390:	482d      	ldr	r0, [pc, #180]	; (8006448 <LCD_WriteData+0xd4>)
 8006392:	f004 f941 	bl	800a618 <HAL_GPIO_WritePin>
#endif

  // split data in small chunks because HAL can't send more than 64K at once

  while (buff_size > 0) {
 8006396:	e049      	b.n	800642c <LCD_WriteData+0xb8>
    uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800639e:	4293      	cmp	r3, r2
 80063a0:	bf28      	it	cs
 80063a2:	4613      	movcs	r3, r2
 80063a4:	81fb      	strh	r3, [r7, #14]
#ifdef USE_DMA
    if(buff_size>DMA_Min_Pixels){
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	2b20      	cmp	r3, #32
 80063aa:	d924      	bls.n	80063f6 <LCD_WriteData+0x82>
      HAL_SPI_Transmit_DMA(&LCD_HANDLE, buff, chunk_size);
 80063ac:	89fb      	ldrh	r3, [r7, #14]
 80063ae:	461a      	mov	r2, r3
 80063b0:	6879      	ldr	r1, [r7, #4]
 80063b2:	4826      	ldr	r0, [pc, #152]	; (800644c <LCD_WriteData+0xd8>)
 80063b4:	f005 fc84 	bl	800bcc0 <HAL_SPI_Transmit_DMA>
      while(HAL_DMA_GetState(LCD_HANDLE.hdmatx)!=HAL_DMA_STATE_READY);
 80063b8:	bf00      	nop
 80063ba:	4b24      	ldr	r3, [pc, #144]	; (800644c <LCD_WriteData+0xd8>)
 80063bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063be:	4618      	mov	r0, r3
 80063c0:	f003 fc66 	bl	8009c90 <HAL_DMA_GetState>
 80063c4:	4603      	mov	r3, r0
 80063c6:	2b01      	cmp	r3, #1
 80063c8:	d1f7      	bne.n	80063ba <LCD_WriteData+0x46>
      if(config.dma_mem_inc==mem_increase){
 80063ca:	4b21      	ldr	r3, [pc, #132]	; (8006450 <LCD_WriteData+0xdc>)
 80063cc:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d127      	bne.n	8006424 <LCD_WriteData+0xb0>
        if(config.dma_sz==mode_16bit)
 80063d4:	4b1e      	ldr	r3, [pc, #120]	; (8006450 <LCD_WriteData+0xdc>)
 80063d6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80063da:	2b01      	cmp	r3, #1
 80063dc:	d104      	bne.n	80063e8 <LCD_WriteData+0x74>
          buff += chunk_size;
 80063de:	89fb      	ldrh	r3, [r7, #14]
 80063e0:	687a      	ldr	r2, [r7, #4]
 80063e2:	4413      	add	r3, r2
 80063e4:	607b      	str	r3, [r7, #4]
 80063e6:	e01d      	b.n	8006424 <LCD_WriteData+0xb0>
        else
          buff += chunk_size*2;
 80063e8:	89fb      	ldrh	r3, [r7, #14]
 80063ea:	005b      	lsls	r3, r3, #1
 80063ec:	461a      	mov	r2, r3
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	4413      	add	r3, r2
 80063f2:	607b      	str	r3, [r7, #4]
 80063f4:	e016      	b.n	8006424 <LCD_WriteData+0xb0>
      }
    }
    else{
      HAL_SPI_Transmit(&LCD_HANDLE, buff, chunk_size, HAL_MAX_DELAY);
 80063f6:	89fa      	ldrh	r2, [r7, #14]
 80063f8:	f04f 33ff 	mov.w	r3, #4294967295
 80063fc:	6879      	ldr	r1, [r7, #4]
 80063fe:	4813      	ldr	r0, [pc, #76]	; (800644c <LCD_WriteData+0xd8>)
 8006400:	f005 fae9 	bl	800b9d6 <HAL_SPI_Transmit>
      if(config.spi_sz==mode_16bit)
 8006404:	4b12      	ldr	r3, [pc, #72]	; (8006450 <LCD_WriteData+0xdc>)
 8006406:	f993 3000 	ldrsb.w	r3, [r3]
 800640a:	2b01      	cmp	r3, #1
 800640c:	d104      	bne.n	8006418 <LCD_WriteData+0xa4>
        buff += chunk_size;
 800640e:	89fb      	ldrh	r3, [r7, #14]
 8006410:	687a      	ldr	r2, [r7, #4]
 8006412:	4413      	add	r3, r2
 8006414:	607b      	str	r3, [r7, #4]
 8006416:	e005      	b.n	8006424 <LCD_WriteData+0xb0>
      else
        buff += chunk_size*2;
 8006418:	89fb      	ldrh	r3, [r7, #14]
 800641a:	005b      	lsls	r3, r3, #1
 800641c:	461a      	mov	r2, r3
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	4413      	add	r3, r2
 8006422:	607b      	str	r3, [r7, #4]
    }
#else
    HAL_SPI_Transmit(&LCD_HANDLE, buff, chunk_size, HAL_MAX_DELAY);
#endif
    buff_size -= chunk_size;
 8006424:	89fb      	ldrh	r3, [r7, #14]
 8006426:	683a      	ldr	r2, [r7, #0]
 8006428:	1ad3      	subs	r3, r2, r3
 800642a:	603b      	str	r3, [r7, #0]
  while (buff_size > 0) {
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d1b2      	bne.n	8006398 <LCD_WriteData+0x24>
  }
#ifdef LCD_CS
  //LCD_PIN(LCD_CS,SET);
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin, GPIO_PIN_SET);
 8006432:	2201      	movs	r2, #1
 8006434:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006438:	4803      	ldr	r0, [pc, #12]	; (8006448 <LCD_WriteData+0xd4>)
 800643a:	f004 f8ed 	bl	800a618 <HAL_GPIO_WritePin>
#endif
}
 800643e:	bf00      	nop
 8006440:	3710      	adds	r7, #16
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}
 8006446:	bf00      	nop
 8006448:	48000400 	.word	0x48000400
 800644c:	20002124 	.word	0x20002124
 8006450:	20000224 	.word	0x20000224

08006454 <LCD_SetRotation>:
 * @brief Set the rotation direction of the display
 * @param m -> rotation parameter(please refer it in ST7735.h)
 * @return none
 */
void LCD_SetRotation(uint8_t m)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b084      	sub	sp, #16
 8006458:	af00      	add	r7, sp, #0
 800645a:	4603      	mov	r3, r0
 800645c:	71fb      	strb	r3, [r7, #7]
  uint8_t cmd[] = { CMD_MADCTL, 0};
 800645e:	2336      	movs	r3, #54	; 0x36
 8006460:	81bb      	strh	r3, [r7, #12]

  m = m % 4; // can't be higher than 3
 8006462:	79fb      	ldrb	r3, [r7, #7]
 8006464:	f003 0303 	and.w	r3, r3, #3
 8006468:	71fb      	strb	r3, [r7, #7]

  switch (m)
 800646a:	79fb      	ldrb	r3, [r7, #7]
 800646c:	2b03      	cmp	r3, #3
 800646e:	d817      	bhi.n	80064a0 <LCD_SetRotation+0x4c>
 8006470:	a201      	add	r2, pc, #4	; (adr r2, 8006478 <LCD_SetRotation+0x24>)
 8006472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006476:	bf00      	nop
 8006478:	08006489 	.word	0x08006489
 800647c:	0800648f 	.word	0x0800648f
 8006480:	08006495 	.word	0x08006495
 8006484:	0800649b 	.word	0x0800649b
  {
  case 0:
#if LCD_IS_160X80
    cmd[1] = CMD_MADCTL_MX | CMD_MADCTL_MY | CMD_MADCTL_BGR;
#else
    cmd[1] = CMD_MADCTL_MX | CMD_MADCTL_MY | CMD_MADCTL_RGB;
 8006488:	23c0      	movs	r3, #192	; 0xc0
 800648a:	737b      	strb	r3, [r7, #13]
#endif
    break;
 800648c:	e008      	b.n	80064a0 <LCD_SetRotation+0x4c>
  case 1:
#if CMD_IS_160X80
    cmd[1] = CMD_MADCTL_MY | CMD_MADCTL_MV | CMD_MADCTL_BGR;
#else
    cmd[1] = CMD_MADCTL_MY | CMD_MADCTL_MV | CMD_MADCTL_RGB;
 800648e:	23a0      	movs	r3, #160	; 0xa0
 8006490:	737b      	strb	r3, [r7, #13]
#endif
    break;
 8006492:	e005      	b.n	80064a0 <LCD_SetRotation+0x4c>
  case 2:
#if CMD_IS_160X80
    cmd[1] = CMD_MADCTL_BGR;
#else
    cmd[1] = CMD_MADCTL_RGB;
 8006494:	2300      	movs	r3, #0
 8006496:	737b      	strb	r3, [r7, #13]
#endif
    break;
 8006498:	e002      	b.n	80064a0 <LCD_SetRotation+0x4c>
  case 3:
#if CMD_IS_160X80
    cmd[1] = CMD_MADCTL_MX | CMD_MADCTL_MV | CMD_MADCTL_BGR;
#else
    cmd[1] = CMD_MADCTL_MX | CMD_MADCTL_MV | CMD_MADCTL_RGB;
 800649a:	2360      	movs	r3, #96	; 0x60
 800649c:	737b      	strb	r3, [r7, #13]
#endif
    break;
 800649e:	bf00      	nop
  }
  LCD_WriteCommand(cmd, sizeof(cmd)-1);
 80064a0:	f107 030c 	add.w	r3, r7, #12
 80064a4:	2101      	movs	r1, #1
 80064a6:	4618      	mov	r0, r3
 80064a8:	f7ff ff28 	bl	80062fc <LCD_WriteCommand>
}
 80064ac:	bf00      	nop
 80064ae:	3710      	adds	r7, #16
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}

080064b4 <LCD_SetAddressWindow>:
 * @brief Set address of DisplayWindow
 * @param xi&yi -> coordinates of window
 * @return none
 */
static void LCD_SetAddressWindow(int16_t x0, int16_t y0, int16_t x1, int16_t y1)
{
 80064b4:	b590      	push	{r4, r7, lr}
 80064b6:	b08b      	sub	sp, #44	; 0x2c
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	4604      	mov	r4, r0
 80064bc:	4608      	mov	r0, r1
 80064be:	4611      	mov	r1, r2
 80064c0:	461a      	mov	r2, r3
 80064c2:	4623      	mov	r3, r4
 80064c4:	80fb      	strh	r3, [r7, #6]
 80064c6:	4603      	mov	r3, r0
 80064c8:	80bb      	strh	r3, [r7, #4]
 80064ca:	460b      	mov	r3, r1
 80064cc:	807b      	strh	r3, [r7, #2]
 80064ce:	4613      	mov	r3, r2
 80064d0:	803b      	strh	r3, [r7, #0]
  int16_t x_start = x0 + LCD_X_SHIFT, x_end = x1 + LCD_X_SHIFT;
 80064d2:	88fb      	ldrh	r3, [r7, #6]
 80064d4:	84fb      	strh	r3, [r7, #38]	; 0x26
 80064d6:	887b      	ldrh	r3, [r7, #2]
 80064d8:	84bb      	strh	r3, [r7, #36]	; 0x24
  int16_t y_start = y0 + LCD_Y_SHIFT, y_end = y1 + LCD_Y_SHIFT;
 80064da:	88bb      	ldrh	r3, [r7, #4]
 80064dc:	847b      	strh	r3, [r7, #34]	; 0x22
 80064de:	883b      	ldrh	r3, [r7, #0]
 80064e0:	843b      	strh	r3, [r7, #32]

  /* Column Address set */
  {
    uint8_t cmd[] = { CMD_CASET, x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF };
 80064e2:	232a      	movs	r3, #42	; 0x2a
 80064e4:	763b      	strb	r3, [r7, #24]
 80064e6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80064ea:	121b      	asrs	r3, r3, #8
 80064ec:	b21b      	sxth	r3, r3
 80064ee:	b2db      	uxtb	r3, r3
 80064f0:	767b      	strb	r3, [r7, #25]
 80064f2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80064f4:	b2db      	uxtb	r3, r3
 80064f6:	76bb      	strb	r3, [r7, #26]
 80064f8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80064fc:	121b      	asrs	r3, r3, #8
 80064fe:	b21b      	sxth	r3, r3
 8006500:	b2db      	uxtb	r3, r3
 8006502:	76fb      	strb	r3, [r7, #27]
 8006504:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006506:	b2db      	uxtb	r3, r3
 8006508:	773b      	strb	r3, [r7, #28]
    LCD_WriteCommand(cmd, sizeof(cmd)-1);
 800650a:	f107 0318 	add.w	r3, r7, #24
 800650e:	2104      	movs	r1, #4
 8006510:	4618      	mov	r0, r3
 8006512:	f7ff fef3 	bl	80062fc <LCD_WriteCommand>
  }
  /* Row Address set */
  {
    uint8_t cmd[] = { CMD_RASET, y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF };
 8006516:	232b      	movs	r3, #43	; 0x2b
 8006518:	743b      	strb	r3, [r7, #16]
 800651a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800651e:	121b      	asrs	r3, r3, #8
 8006520:	b21b      	sxth	r3, r3
 8006522:	b2db      	uxtb	r3, r3
 8006524:	747b      	strb	r3, [r7, #17]
 8006526:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006528:	b2db      	uxtb	r3, r3
 800652a:	74bb      	strb	r3, [r7, #18]
 800652c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8006530:	121b      	asrs	r3, r3, #8
 8006532:	b21b      	sxth	r3, r3
 8006534:	b2db      	uxtb	r3, r3
 8006536:	74fb      	strb	r3, [r7, #19]
 8006538:	8c3b      	ldrh	r3, [r7, #32]
 800653a:	b2db      	uxtb	r3, r3
 800653c:	753b      	strb	r3, [r7, #20]
    LCD_WriteCommand(cmd, sizeof(cmd)-1);
 800653e:	f107 0310 	add.w	r3, r7, #16
 8006542:	2104      	movs	r1, #4
 8006544:	4618      	mov	r0, r3
 8006546:	f7ff fed9 	bl	80062fc <LCD_WriteCommand>
  }
  {
  /* Write to RAM */
    uint8_t cmd[] = { CMD_RAMWR };
 800654a:	232c      	movs	r3, #44	; 0x2c
 800654c:	733b      	strb	r3, [r7, #12]
    LCD_WriteCommand(cmd, sizeof(cmd)-1);
 800654e:	f107 030c 	add.w	r3, r7, #12
 8006552:	2100      	movs	r1, #0
 8006554:	4618      	mov	r0, r3
 8006556:	f7ff fed1 	bl	80062fc <LCD_WriteCommand>
  }
}
 800655a:	bf00      	nop
 800655c:	372c      	adds	r7, #44	; 0x2c
 800655e:	46bd      	mov	sp, r7
 8006560:	bd90      	pop	{r4, r7, pc}
	...

08006564 <LCD_DrawPixel>:
 * @param x&y -> coordinate to Draw
 * @param color -> color of the Pixel
 * @return none
 */
void LCD_DrawPixel(int16_t x, int16_t y, uint16_t color)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b084      	sub	sp, #16
 8006568:	af00      	add	r7, sp, #0
 800656a:	4603      	mov	r3, r0
 800656c:	80fb      	strh	r3, [r7, #6]
 800656e:	460b      	mov	r3, r1
 8006570:	80bb      	strh	r3, [r7, #4]
 8006572:	4613      	mov	r3, r2
 8006574:	807b      	strh	r3, [r7, #2]
  if ((x < 0) || (x > LCD_WIDTH-1) ||
 8006576:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800657a:	2b00      	cmp	r3, #0
 800657c:	db39      	blt.n	80065f2 <LCD_DrawPixel+0x8e>
 800657e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006582:	2bef      	cmp	r3, #239	; 0xef
 8006584:	dc35      	bgt.n	80065f2 <LCD_DrawPixel+0x8e>
 8006586:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800658a:	2b00      	cmp	r3, #0
 800658c:	db31      	blt.n	80065f2 <LCD_DrawPixel+0x8e>
     (y < 0) || (y > LCD_HEIGHT-1))
 800658e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006592:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8006596:	da2c      	bge.n	80065f2 <LCD_DrawPixel+0x8e>
    return;

  uint8_t data[2] = {color >> 8, color & 0xFF};
 8006598:	887b      	ldrh	r3, [r7, #2]
 800659a:	0a1b      	lsrs	r3, r3, #8
 800659c:	b29b      	uxth	r3, r3
 800659e:	b2db      	uxtb	r3, r3
 80065a0:	733b      	strb	r3, [r7, #12]
 80065a2:	887b      	ldrh	r3, [r7, #2]
 80065a4:	b2db      	uxtb	r3, r3
 80065a6:	737b      	strb	r3, [r7, #13]

  LCD_SetAddressWindow(x, y, x, y);
 80065a8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80065ac:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80065b0:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80065b4:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80065b8:	f7ff ff7c 	bl	80064b4 <LCD_SetAddressWindow>

  //LCD_PIN(LCD_DC,SET);
  HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin, GPIO_PIN_SET);
 80065bc:	2201      	movs	r2, #1
 80065be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80065c2:	480e      	ldr	r0, [pc, #56]	; (80065fc <LCD_DrawPixel+0x98>)
 80065c4:	f004 f828 	bl	800a618 <HAL_GPIO_WritePin>
#ifdef LCD_CS
  //LCD_PIN(LCD_CS,RESET);
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin, GPIO_PIN_RESET);
 80065c8:	2200      	movs	r2, #0
 80065ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80065ce:	480b      	ldr	r0, [pc, #44]	; (80065fc <LCD_DrawPixel+0x98>)
 80065d0:	f004 f822 	bl	800a618 <HAL_GPIO_WritePin>
#endif
  HAL_SPI_Transmit(&LCD_HANDLE, data, sizeof(data), HAL_MAX_DELAY);
 80065d4:	f107 010c 	add.w	r1, r7, #12
 80065d8:	f04f 33ff 	mov.w	r3, #4294967295
 80065dc:	2202      	movs	r2, #2
 80065de:	4808      	ldr	r0, [pc, #32]	; (8006600 <LCD_DrawPixel+0x9c>)
 80065e0:	f005 f9f9 	bl	800b9d6 <HAL_SPI_Transmit>
#ifdef LCD_CS
  //LCD_PIN(LCD_CS,SET);
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin, GPIO_PIN_SET);
 80065e4:	2201      	movs	r2, #1
 80065e6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80065ea:	4804      	ldr	r0, [pc, #16]	; (80065fc <LCD_DrawPixel+0x98>)
 80065ec:	f004 f814 	bl	800a618 <HAL_GPIO_WritePin>
 80065f0:	e000      	b.n	80065f4 <LCD_DrawPixel+0x90>
    return;
 80065f2:	bf00      	nop
#endif
}
 80065f4:	3710      	adds	r7, #16
 80065f6:	46bd      	mov	sp, r7
 80065f8:	bd80      	pop	{r7, pc}
 80065fa:	bf00      	nop
 80065fc:	48000400 	.word	0x48000400
 8006600:	20002124 	.word	0x20002124

08006604 <LCD_FillPixels>:

  fb[x+(y*LCD_WIDTH)] = color;
}
#endif

void LCD_FillPixels(uint32_t pixels, uint16_t color){
 8006604:	b580      	push	{r7, lr}
 8006606:	b094      	sub	sp, #80	; 0x50
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
 800660c:	460b      	mov	r3, r1
 800660e:	807b      	strh	r3, [r7, #2]
#ifdef USE_DMA
  if(pixels>DMA_Min_Pixels)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2b20      	cmp	r3, #32
 8006614:	d905      	bls.n	8006622 <LCD_FillPixels+0x1e>
    LCD_WriteData((uint8_t*)&color, pixels);
 8006616:	1cbb      	adds	r3, r7, #2
 8006618:	6879      	ldr	r1, [r7, #4]
 800661a:	4618      	mov	r0, r3
 800661c:	f7ff feaa 	bl	8006374 <LCD_WriteData>
      pixels-=sz;
    }
#ifdef USE_DMA
  }
#endif
}
 8006620:	e026      	b.n	8006670 <LCD_FillPixels+0x6c>
    for(uint32_t t=0;t<(pixels<DMA_Min_Pixels ? pixels : DMA_Min_Pixels);t++){                     // Fill the buffer with the color
 8006622:	2300      	movs	r3, #0
 8006624:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006626:	e009      	b.n	800663c <LCD_FillPixels+0x38>
      fill[t]=color;
 8006628:	887a      	ldrh	r2, [r7, #2]
 800662a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800662c:	005b      	lsls	r3, r3, #1
 800662e:	3350      	adds	r3, #80	; 0x50
 8006630:	443b      	add	r3, r7
 8006632:	f823 2c48 	strh.w	r2, [r3, #-72]
    for(uint32_t t=0;t<(pixels<DMA_Min_Pixels ? pixels : DMA_Min_Pixels);t++){                     // Fill the buffer with the color
 8006636:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006638:	3301      	adds	r3, #1
 800663a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2b20      	cmp	r3, #32
 8006640:	bf28      	it	cs
 8006642:	2320      	movcs	r3, #32
 8006644:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006646:	429a      	cmp	r2, r3
 8006648:	d3ee      	bcc.n	8006628 <LCD_FillPixels+0x24>
    while(pixels){                                                                                // Send 64 pixel blocks
 800664a:	e00e      	b.n	800666a <LCD_FillPixels+0x66>
      uint32_t sz = (pixels<DMA_Min_Pixels ? pixels : DMA_Min_Pixels);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2b20      	cmp	r3, #32
 8006650:	bf28      	it	cs
 8006652:	2320      	movcs	r3, #32
 8006654:	64bb      	str	r3, [r7, #72]	; 0x48
      LCD_WriteData((uint8_t*)fill, sz);
 8006656:	f107 0308 	add.w	r3, r7, #8
 800665a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800665c:	4618      	mov	r0, r3
 800665e:	f7ff fe89 	bl	8006374 <LCD_WriteData>
      pixels-=sz;
 8006662:	687a      	ldr	r2, [r7, #4]
 8006664:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006666:	1ad3      	subs	r3, r2, r3
 8006668:	607b      	str	r3, [r7, #4]
    while(pixels){                                                                                // Send 64 pixel blocks
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d1ed      	bne.n	800664c <LCD_FillPixels+0x48>
}
 8006670:	bf00      	nop
 8006672:	3750      	adds	r7, #80	; 0x50
 8006674:	46bd      	mov	sp, r7
 8006676:	bd80      	pop	{r7, pc}

08006678 <LCD_FillArea>:
/**
 * @brief Set address of DisplayWindow and returns raw pixel draw for uGUI driver acceleration
 * @param xi&yi -> coordinates of window
 * @return none
 */
void(*LCD_FillArea(int16_t x0, int16_t y0, int16_t x1, int16_t y1))(uint32_t, uint16_t){
 8006678:	b590      	push	{r4, r7, lr}
 800667a:	b083      	sub	sp, #12
 800667c:	af00      	add	r7, sp, #0
 800667e:	4604      	mov	r4, r0
 8006680:	4608      	mov	r0, r1
 8006682:	4611      	mov	r1, r2
 8006684:	461a      	mov	r2, r3
 8006686:	4623      	mov	r3, r4
 8006688:	80fb      	strh	r3, [r7, #6]
 800668a:	4603      	mov	r3, r0
 800668c:	80bb      	strh	r3, [r7, #4]
 800668e:	460b      	mov	r3, r1
 8006690:	807b      	strh	r3, [r7, #2]
 8006692:	4613      	mov	r3, r2
 8006694:	803b      	strh	r3, [r7, #0]
  if(x0==-1){
 8006696:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800669a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800669e:	d105      	bne.n	80066ac <LCD_FillArea+0x34>
#ifdef USE_DMA
    setDMAMemMode(mem_increase, mode_8bit);
 80066a0:	2100      	movs	r1, #0
 80066a2:	2001      	movs	r0, #1
 80066a4:	f7ff fda0 	bl	80061e8 <setDMAMemMode>
#else
    setSPI_Size(mode_8bit);                                                          // Set SPI to 8 bit
#endif
    return NULL;
 80066a8:	2300      	movs	r3, #0
 80066aa:	e014      	b.n	80066d6 <LCD_FillArea+0x5e>
  }
  LCD_SetAddressWindow(x0,y0,x1,y1);
 80066ac:	f9b7 3000 	ldrsh.w	r3, [r7]
 80066b0:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80066b4:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80066b8:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80066bc:	f7ff fefa 	bl	80064b4 <LCD_SetAddressWindow>
#ifdef USE_DMA
    setDMAMemMode(mem_fixed, mode_16bit);
 80066c0:	2101      	movs	r1, #1
 80066c2:	2000      	movs	r0, #0
 80066c4:	f7ff fd90 	bl	80061e8 <setDMAMemMode>
#else
    setSPI_Size(mode_16bit);                                                          // Set SPI to 16 bit
#endif
  //LCD_PIN(LCD_DC,SET);
  HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin, GPIO_PIN_SET);
 80066c8:	2201      	movs	r2, #1
 80066ca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80066ce:	4804      	ldr	r0, [pc, #16]	; (80066e0 <LCD_FillArea+0x68>)
 80066d0:	f003 ffa2 	bl	800a618 <HAL_GPIO_WritePin>
  return LCD_FillPixels;
 80066d4:	4b03      	ldr	r3, [pc, #12]	; (80066e4 <LCD_FillArea+0x6c>)
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	370c      	adds	r7, #12
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd90      	pop	{r4, r7, pc}
 80066de:	bf00      	nop
 80066e0:	48000400 	.word	0x48000400
 80066e4:	08006605 	.word	0x08006605

080066e8 <LCD_Fill>:
 * @param xEnd&yEnd -> coordinate of the end point
 * @param color -> color to Fill with
 * @return none
 */
int8_t LCD_Fill(uint16_t xSta, uint16_t ySta, uint16_t xEnd, uint16_t yEnd, uint16_t color)
{
 80066e8:	b590      	push	{r4, r7, lr}
 80066ea:	b085      	sub	sp, #20
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	4604      	mov	r4, r0
 80066f0:	4608      	mov	r0, r1
 80066f2:	4611      	mov	r1, r2
 80066f4:	461a      	mov	r2, r3
 80066f6:	4623      	mov	r3, r4
 80066f8:	80fb      	strh	r3, [r7, #6]
 80066fa:	4603      	mov	r3, r0
 80066fc:	80bb      	strh	r3, [r7, #4]
 80066fe:	460b      	mov	r3, r1
 8006700:	807b      	strh	r3, [r7, #2]
 8006702:	4613      	mov	r3, r2
 8006704:	803b      	strh	r3, [r7, #0]
  uint32_t pixels = (uint32_t)(xEnd-xSta+1)*(yEnd-ySta+1);
 8006706:	887a      	ldrh	r2, [r7, #2]
 8006708:	88fb      	ldrh	r3, [r7, #6]
 800670a:	1ad3      	subs	r3, r2, r3
 800670c:	3301      	adds	r3, #1
 800670e:	4619      	mov	r1, r3
 8006710:	883a      	ldrh	r2, [r7, #0]
 8006712:	88bb      	ldrh	r3, [r7, #4]
 8006714:	1ad3      	subs	r3, r2, r3
 8006716:	3301      	adds	r3, #1
 8006718:	fb01 f303 	mul.w	r3, r1, r3
 800671c:	60fb      	str	r3, [r7, #12]
  LCD_SetAddressWindow(xSta, ySta, xEnd, yEnd);
 800671e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8006722:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006726:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800672a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800672e:	f7ff fec1 	bl	80064b4 <LCD_SetAddressWindow>
#ifdef USE_DMA
    setDMAMemMode(mem_fixed, mode_16bit);
 8006732:	2101      	movs	r1, #1
 8006734:	2000      	movs	r0, #0
 8006736:	f7ff fd57 	bl	80061e8 <setDMAMemMode>
#else
    setSPI_Size(mode_16bit);
#endif
  LCD_FillPixels(pixels, color);
 800673a:	8c3b      	ldrh	r3, [r7, #32]
 800673c:	4619      	mov	r1, r3
 800673e:	68f8      	ldr	r0, [r7, #12]
 8006740:	f7ff ff60 	bl	8006604 <LCD_FillPixels>
#ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_8bit);
 8006744:	2100      	movs	r1, #0
 8006746:	2001      	movs	r0, #1
 8006748:	f7ff fd4e 	bl	80061e8 <setDMAMemMode>
#else
  setSPI_Size(mode_8bit);
#endif
  return UG_RESULT_OK;
 800674c:	2300      	movs	r3, #0
}
 800674e:	4618      	mov	r0, r3
 8006750:	3714      	adds	r7, #20
 8006752:	46bd      	mov	sp, r7
 8006754:	bd90      	pop	{r4, r7, pc}

08006756 <LCD_DrawImage>:
 * @param w&h -> width & height of the Image to Draw
 * @param data -> pointer of the Image array
 * @return none
 */
void LCD_DrawImage(uint16_t x, uint16_t y, UG_BMP* bmp)
{
 8006756:	b590      	push	{r4, r7, lr}
 8006758:	b085      	sub	sp, #20
 800675a:	af00      	add	r7, sp, #0
 800675c:	4603      	mov	r3, r0
 800675e:	603a      	str	r2, [r7, #0]
 8006760:	80fb      	strh	r3, [r7, #6]
 8006762:	460b      	mov	r3, r1
 8006764:	80bb      	strh	r3, [r7, #4]
  uint16_t w = bmp->width;
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	889b      	ldrh	r3, [r3, #4]
 800676a:	81fb      	strh	r3, [r7, #14]
  uint16_t h = bmp->height;
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	88db      	ldrh	r3, [r3, #6]
 8006770:	81bb      	strh	r3, [r7, #12]
  if ((x > LCD_WIDTH-1) || (y > LCD_HEIGHT-1))
 8006772:	88fb      	ldrh	r3, [r7, #6]
 8006774:	2bef      	cmp	r3, #239	; 0xef
 8006776:	d839      	bhi.n	80067ec <LCD_DrawImage+0x96>
 8006778:	88bb      	ldrh	r3, [r7, #4]
 800677a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800677e:	d235      	bcs.n	80067ec <LCD_DrawImage+0x96>
    return;
  if ((x + w - 1) > LCD_WIDTH-1)
 8006780:	88fa      	ldrh	r2, [r7, #6]
 8006782:	89fb      	ldrh	r3, [r7, #14]
 8006784:	4413      	add	r3, r2
 8006786:	2bf0      	cmp	r3, #240	; 0xf0
 8006788:	dc32      	bgt.n	80067f0 <LCD_DrawImage+0x9a>
    return;
  if ((y + h - 1) > LCD_HEIGHT-1)
 800678a:	88ba      	ldrh	r2, [r7, #4]
 800678c:	89bb      	ldrh	r3, [r7, #12]
 800678e:	4413      	add	r3, r2
 8006790:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8006794:	dc2e      	bgt.n	80067f4 <LCD_DrawImage+0x9e>
    return;
  if(bmp->bpp!=BMP_BPP_16)
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	7a1b      	ldrb	r3, [r3, #8]
 800679a:	2b10      	cmp	r3, #16
 800679c:	d12c      	bne.n	80067f8 <LCD_DrawImage+0xa2>
    return;
  LCD_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 800679e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80067a2:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80067a6:	88fa      	ldrh	r2, [r7, #6]
 80067a8:	89fb      	ldrh	r3, [r7, #14]
 80067aa:	4413      	add	r3, r2
 80067ac:	b29b      	uxth	r3, r3
 80067ae:	3b01      	subs	r3, #1
 80067b0:	b29b      	uxth	r3, r3
 80067b2:	b21c      	sxth	r4, r3
 80067b4:	88ba      	ldrh	r2, [r7, #4]
 80067b6:	89bb      	ldrh	r3, [r7, #12]
 80067b8:	4413      	add	r3, r2
 80067ba:	b29b      	uxth	r3, r3
 80067bc:	3b01      	subs	r3, #1
 80067be:	b29b      	uxth	r3, r3
 80067c0:	b21b      	sxth	r3, r3
 80067c2:	4622      	mov	r2, r4
 80067c4:	f7ff fe76 	bl	80064b4 <LCD_SetAddressWindow>

  #ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_16bit);                                                            // Set SPI and DMA to 16 bit, enable memory increase
 80067c8:	2101      	movs	r1, #1
 80067ca:	2001      	movs	r0, #1
 80067cc:	f7ff fd0c 	bl	80061e8 <setDMAMemMode>
  #else
  setSPI_Size(mode_16bit);                                                                            // Set SPI to 16 bit
  #endif
  LCD_WriteData((uint8_t*)bmp->p, w*h);
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	6818      	ldr	r0, [r3, #0]
 80067d4:	89fb      	ldrh	r3, [r7, #14]
 80067d6:	89ba      	ldrh	r2, [r7, #12]
 80067d8:	fb02 f303 	mul.w	r3, r2, r3
 80067dc:	4619      	mov	r1, r3
 80067de:	f7ff fdc9 	bl	8006374 <LCD_WriteData>
#ifdef USE_DMA
setDMAMemMode(mem_increase, mode_8bit);                                                            // Set SPI and DMA to 16 bit, enable memory increase
 80067e2:	2100      	movs	r1, #0
 80067e4:	2001      	movs	r0, #1
 80067e6:	f7ff fcff 	bl	80061e8 <setDMAMemMode>
 80067ea:	e006      	b.n	80067fa <LCD_DrawImage+0xa4>
    return;
 80067ec:	bf00      	nop
 80067ee:	e004      	b.n	80067fa <LCD_DrawImage+0xa4>
    return;
 80067f0:	bf00      	nop
 80067f2:	e002      	b.n	80067fa <LCD_DrawImage+0xa4>
    return;
 80067f4:	bf00      	nop
 80067f6:	e000      	b.n	80067fa <LCD_DrawImage+0xa4>
    return;
 80067f8:	bf00      	nop
#else
setSPI_Size(mode_8bit);                                                                            // Set SPI to 16 bit
#endif
  }
 80067fa:	3714      	adds	r7, #20
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd90      	pop	{r4, r7, pc}

08006800 <LCD_DrawLine>:
 * @param x1&y1 -> coordinate of the start point
 * @param x2&y2 -> coordinate of the end point
 * @param color -> color of the line to Draw
 * @return none
 */
int8_t LCD_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8006800:	b590      	push	{r4, r7, lr}
 8006802:	b087      	sub	sp, #28
 8006804:	af02      	add	r7, sp, #8
 8006806:	4604      	mov	r4, r0
 8006808:	4608      	mov	r0, r1
 800680a:	4611      	mov	r1, r2
 800680c:	461a      	mov	r2, r3
 800680e:	4623      	mov	r3, r4
 8006810:	80fb      	strh	r3, [r7, #6]
 8006812:	4603      	mov	r3, r0
 8006814:	80bb      	strh	r3, [r7, #4]
 8006816:	460b      	mov	r3, r1
 8006818:	807b      	strh	r3, [r7, #2]
 800681a:	4613      	mov	r3, r2
 800681c:	803b      	strh	r3, [r7, #0]

  if(x0==x1){                                   // If horizontal
 800681e:	88fa      	ldrh	r2, [r7, #6]
 8006820:	887b      	ldrh	r3, [r7, #2]
 8006822:	429a      	cmp	r2, r3
 8006824:	d10a      	bne.n	800683c <LCD_DrawLine+0x3c>
    if(y0>y1) swap(y0,y1);
 8006826:	88ba      	ldrh	r2, [r7, #4]
 8006828:	883b      	ldrh	r3, [r7, #0]
 800682a:	429a      	cmp	r2, r3
 800682c:	d918      	bls.n	8006860 <LCD_DrawLine+0x60>
 800682e:	88bb      	ldrh	r3, [r7, #4]
 8006830:	81bb      	strh	r3, [r7, #12]
 8006832:	883b      	ldrh	r3, [r7, #0]
 8006834:	80bb      	strh	r3, [r7, #4]
 8006836:	89bb      	ldrh	r3, [r7, #12]
 8006838:	803b      	strh	r3, [r7, #0]
 800683a:	e011      	b.n	8006860 <LCD_DrawLine+0x60>
  }
  else if(y0==y1){                              // If vertical
 800683c:	88ba      	ldrh	r2, [r7, #4]
 800683e:	883b      	ldrh	r3, [r7, #0]
 8006840:	429a      	cmp	r2, r3
 8006842:	d10a      	bne.n	800685a <LCD_DrawLine+0x5a>
    if(x0>x1) swap(x0,x1);
 8006844:	88fa      	ldrh	r2, [r7, #6]
 8006846:	887b      	ldrh	r3, [r7, #2]
 8006848:	429a      	cmp	r2, r3
 800684a:	d909      	bls.n	8006860 <LCD_DrawLine+0x60>
 800684c:	88fb      	ldrh	r3, [r7, #6]
 800684e:	81fb      	strh	r3, [r7, #14]
 8006850:	887b      	ldrh	r3, [r7, #2]
 8006852:	80fb      	strh	r3, [r7, #6]
 8006854:	89fb      	ldrh	r3, [r7, #14]
 8006856:	807b      	strh	r3, [r7, #2]
 8006858:	e002      	b.n	8006860 <LCD_DrawLine+0x60>
  }
  else{                                         // Else, return fail, draw using software
    return UG_RESULT_FAIL;
 800685a:	f04f 33ff 	mov.w	r3, #4294967295
 800685e:	e009      	b.n	8006874 <LCD_DrawLine+0x74>
  }

  LCD_Fill(x0,y0,x1,y1,color);               // Draw using acceleration
 8006860:	883c      	ldrh	r4, [r7, #0]
 8006862:	887a      	ldrh	r2, [r7, #2]
 8006864:	88b9      	ldrh	r1, [r7, #4]
 8006866:	88f8      	ldrh	r0, [r7, #6]
 8006868:	8c3b      	ldrh	r3, [r7, #32]
 800686a:	9300      	str	r3, [sp, #0]
 800686c:	4623      	mov	r3, r4
 800686e:	f7ff ff3b 	bl	80066e8 <LCD_Fill>
  return UG_RESULT_OK;
 8006872:	2300      	movs	r3, #0
}
 8006874:	4618      	mov	r0, r3
 8006876:	3714      	adds	r7, #20
 8006878:	46bd      	mov	sp, r7
 800687a:	bd90      	pop	{r4, r7, pc}

0800687c <LCD_PutStr>:
void LCD_PutChar(uint16_t x, uint16_t y, char ch, UG_FONT* font, uint16_t color, uint16_t bgcolor){
  UG_FontSelect(font);
  UG_PutChar(ch, x, y, color, bgcolor);
}

void LCD_PutStr(uint16_t x, uint16_t y,  char *str, UG_FONT* font, uint16_t color, uint16_t bgcolor){
 800687c:	b580      	push	{r7, lr}
 800687e:	b084      	sub	sp, #16
 8006880:	af00      	add	r7, sp, #0
 8006882:	60ba      	str	r2, [r7, #8]
 8006884:	607b      	str	r3, [r7, #4]
 8006886:	4603      	mov	r3, r0
 8006888:	81fb      	strh	r3, [r7, #14]
 800688a:	460b      	mov	r3, r1
 800688c:	81bb      	strh	r3, [r7, #12]
  UG_FontSelect(font);
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	f008 ffa2 	bl	800f7d8 <UG_FontSelect>
  UG_SetForecolor(color);
 8006894:	8b3b      	ldrh	r3, [r7, #24]
 8006896:	4618      	mov	r0, r3
 8006898:	f009 faea 	bl	800fe70 <UG_SetForecolor>
  UG_SetBackcolor(bgcolor);
 800689c:	8bbb      	ldrh	r3, [r7, #28]
 800689e:	4618      	mov	r0, r3
 80068a0:	f009 faf8 	bl	800fe94 <UG_SetBackcolor>
  UG_PutString(x, y, str);
 80068a4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80068a8:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80068ac:	68ba      	ldr	r2, [r7, #8]
 80068ae:	4618      	mov	r0, r3
 80068b0:	f009 fa46 	bl	800fd40 <UG_PutString>
}
 80068b4:	bf00      	nop
 80068b6:	3710      	adds	r7, #16
 80068b8:	46bd      	mov	sp, r7
 80068ba:	bd80      	pop	{r7, pc}

080068bc <LCD_setPower>:
  uint8_t cmd[] = { (tear ? 0x35 /* TEON */ : 0x34 /* TEOFF */) };
  LCD_WriteCommand(cmd, sizeof(cmd)-1);
}

void LCD_setPower(uint8_t power)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b084      	sub	sp, #16
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	4603      	mov	r3, r0
 80068c4:	71fb      	strb	r3, [r7, #7]
  uint8_t cmd[] = { (power ? CMD_DISPON /* TEON */ : CMD_DISPOFF /* TEOFF */) };
 80068c6:	79fb      	ldrb	r3, [r7, #7]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d001      	beq.n	80068d0 <LCD_setPower+0x14>
 80068cc:	2329      	movs	r3, #41	; 0x29
 80068ce:	e000      	b.n	80068d2 <LCD_setPower+0x16>
 80068d0:	2328      	movs	r3, #40	; 0x28
 80068d2:	733b      	strb	r3, [r7, #12]
  LCD_WriteCommand(cmd, sizeof(cmd)-1);
 80068d4:	f107 030c 	add.w	r3, r7, #12
 80068d8:	2100      	movs	r1, #0
 80068da:	4618      	mov	r0, r3
 80068dc:	f7ff fd0e 	bl	80062fc <LCD_WriteCommand>
}
 80068e0:	bf00      	nop
 80068e2:	3710      	adds	r7, #16
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}

080068e8 <LCD_Update>:

static void LCD_Update(void)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	af00      	add	r7, sp, #0
  setSPI_Size(mode_16bit);                                                                            // Set SPI to 16 bit
  #endif
  LCD_WriteData((uint8_t*)fb, LCD_WIDTH*LCD_HEIGHT);
#endif
  #ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_8bit);                                                            // Set SPI and DMA to 16 bit, enable memory increase
 80068ec:	2100      	movs	r1, #0
 80068ee:	2001      	movs	r0, #1
 80068f0:	f7ff fc7a 	bl	80061e8 <setDMAMemMode>
  #else
  setSPI_Size(mode_8bit);                                                                            // Set SPI to 16 bit
  #endif
}
 80068f4:	bf00      	nop
 80068f6:	bd80      	pop	{r7, pc}

080068f8 <LCD_init>:
 * @param none
 * @return none
 */

void LCD_init(void)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b082      	sub	sp, #8
 80068fc:	af00      	add	r7, sp, #0
#ifdef LCD_CS
  //LCD_PIN(LCD_CS,SET);
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin, GPIO_PIN_SET);
 80068fe:	2201      	movs	r2, #1
 8006900:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006904:	482a      	ldr	r0, [pc, #168]	; (80069b0 <LCD_init+0xb8>)
 8006906:	f003 fe87 	bl	800a618 <HAL_GPIO_WritePin>
#endif
#ifdef LCD_RST
  //LCD_PIN(LCD_RST,RESET);
  HAL_GPIO_WritePin(GPIOB, SPI2_RST_Pin, GPIO_PIN_RESET);
 800690a:	2200      	movs	r2, #0
 800690c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006910:	4827      	ldr	r0, [pc, #156]	; (80069b0 <LCD_init+0xb8>)
 8006912:	f003 fe81 	bl	800a618 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8006916:	2001      	movs	r0, #1
 8006918:	f000 f8ca 	bl	8006ab0 <HAL_Delay>
  //LCD_PIN(LCD_RST,SET);
  HAL_GPIO_WritePin(GPIOB, SPI2_RST_Pin, GPIO_PIN_SET);
 800691c:	2201      	movs	r2, #1
 800691e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006922:	4823      	ldr	r0, [pc, #140]	; (80069b0 <LCD_init+0xb8>)
 8006924:	f003 fe78 	bl	800a618 <HAL_GPIO_WritePin>
  HAL_Delay(200);
 8006928:	20c8      	movs	r0, #200	; 0xc8
 800692a:	f000 f8c1 	bl	8006ab0 <HAL_Delay>
#endif
  UG_Init(&gui, &device);
 800692e:	4921      	ldr	r1, [pc, #132]	; (80069b4 <LCD_init+0xbc>)
 8006930:	4821      	ldr	r0, [pc, #132]	; (80069b8 <LCD_init+0xc0>)
 8006932:	f008 feb7 	bl	800f6a4 <UG_Init>
#ifndef LCD_LOCAL_FB
  UG_DriverRegister(DRIVER_DRAW_LINE, LCD_DrawLine);
 8006936:	4921      	ldr	r1, [pc, #132]	; (80069bc <LCD_init+0xc4>)
 8006938:	2000      	movs	r0, #0
 800693a:	f00a fb41 	bl	8010fc0 <UG_DriverRegister>
  UG_DriverRegister(DRIVER_FILL_FRAME, LCD_Fill);
 800693e:	4920      	ldr	r1, [pc, #128]	; (80069c0 <LCD_init+0xc8>)
 8006940:	2001      	movs	r0, #1
 8006942:	f00a fb3d 	bl	8010fc0 <UG_DriverRegister>
  UG_DriverRegister(DRIVER_FILL_AREA, LCD_FillArea);
 8006946:	491f      	ldr	r1, [pc, #124]	; (80069c4 <LCD_init+0xcc>)
 8006948:	2002      	movs	r0, #2
 800694a:	f00a fb39 	bl	8010fc0 <UG_DriverRegister>
  UG_DriverRegister(DRIVER_DRAW_BMP, LCD_DrawImage);
 800694e:	491e      	ldr	r1, [pc, #120]	; (80069c8 <LCD_init+0xd0>)
 8006950:	2003      	movs	r0, #3
 8006952:	f00a fb35 	bl	8010fc0 <UG_DriverRegister>
#endif
  UG_FontSetHSpace(0);
 8006956:	2000      	movs	r0, #0
 8006958:	f009 faae 	bl	800feb8 <UG_FontSetHSpace>
  UG_FontSetVSpace(0);
 800695c:	2000      	movs	r0, #0
 800695e:	f009 fabf 	bl	800fee0 <UG_FontSetVSpace>
  for(uint16_t i=0; i<sizeof(init_cmd); ){
 8006962:	2300      	movs	r3, #0
 8006964:	80fb      	strh	r3, [r7, #6]
 8006966:	e013      	b.n	8006990 <LCD_init+0x98>
    LCD_WriteCommand((uint8_t*)&init_cmd[i+1], init_cmd[i]);
 8006968:	88fb      	ldrh	r3, [r7, #6]
 800696a:	3301      	adds	r3, #1
 800696c:	4a17      	ldr	r2, [pc, #92]	; (80069cc <LCD_init+0xd4>)
 800696e:	441a      	add	r2, r3
 8006970:	88fb      	ldrh	r3, [r7, #6]
 8006972:	4916      	ldr	r1, [pc, #88]	; (80069cc <LCD_init+0xd4>)
 8006974:	5ccb      	ldrb	r3, [r1, r3]
 8006976:	4619      	mov	r1, r3
 8006978:	4610      	mov	r0, r2
 800697a:	f7ff fcbf 	bl	80062fc <LCD_WriteCommand>
    i += init_cmd[i]+2;
 800697e:	88fb      	ldrh	r3, [r7, #6]
 8006980:	4a12      	ldr	r2, [pc, #72]	; (80069cc <LCD_init+0xd4>)
 8006982:	5cd3      	ldrb	r3, [r2, r3]
 8006984:	b29a      	uxth	r2, r3
 8006986:	88fb      	ldrh	r3, [r7, #6]
 8006988:	4413      	add	r3, r2
 800698a:	b29b      	uxth	r3, r3
 800698c:	3302      	adds	r3, #2
 800698e:	80fb      	strh	r3, [r7, #6]
  for(uint16_t i=0; i<sizeof(init_cmd); ){
 8006990:	88fb      	ldrh	r3, [r7, #6]
 8006992:	2b4b      	cmp	r3, #75	; 0x4b
 8006994:	d9e8      	bls.n	8006968 <LCD_init+0x70>
  }
  UG_FillScreen(C_BLACK);               //  Clear screen
 8006996:	2000      	movs	r0, #0
 8006998:	f008 ff2e 	bl	800f7f8 <UG_FillScreen>
  LCD_setPower(ENABLE);
 800699c:	2001      	movs	r0, #1
 800699e:	f7ff ff8d 	bl	80068bc <LCD_setPower>
  UG_Update();
 80069a2:	f00a fb2f 	bl	8011004 <UG_Update>
}
 80069a6:	bf00      	nop
 80069a8:	3708      	adds	r7, #8
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bd80      	pop	{r7, pc}
 80069ae:	bf00      	nop
 80069b0:	48000400 	.word	0x48000400
 80069b4:	20000228 	.word	0x20000228
 80069b8:	20002580 	.word	0x20002580
 80069bc:	08006801 	.word	0x08006801
 80069c0:	080066e9 	.word	0x080066e9
 80069c4:	08006679 	.word	0x08006679
 80069c8:	08006757 	.word	0x08006757
 80069cc:	080160dc 	.word	0x080160dc

080069d0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b082      	sub	sp, #8
 80069d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80069d6:	2300      	movs	r3, #0
 80069d8:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80069da:	2003      	movs	r0, #3
 80069dc:	f002 fc80 	bl	80092e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80069e0:	200f      	movs	r0, #15
 80069e2:	f000 f80d 	bl	8006a00 <HAL_InitTick>
 80069e6:	4603      	mov	r3, r0
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d002      	beq.n	80069f2 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80069ec:	2301      	movs	r3, #1
 80069ee:	71fb      	strb	r3, [r7, #7]
 80069f0:	e001      	b.n	80069f6 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80069f2:	f7fe fded 	bl	80055d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80069f6:	79fb      	ldrb	r3, [r7, #7]

}
 80069f8:	4618      	mov	r0, r3
 80069fa:	3708      	adds	r7, #8
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}

08006a00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b084      	sub	sp, #16
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8006a0c:	4b16      	ldr	r3, [pc, #88]	; (8006a68 <HAL_InitTick+0x68>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d022      	beq.n	8006a5a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8006a14:	4b15      	ldr	r3, [pc, #84]	; (8006a6c <HAL_InitTick+0x6c>)
 8006a16:	681a      	ldr	r2, [r3, #0]
 8006a18:	4b13      	ldr	r3, [pc, #76]	; (8006a68 <HAL_InitTick+0x68>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006a20:	fbb1 f3f3 	udiv	r3, r1, r3
 8006a24:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a28:	4618      	mov	r0, r3
 8006a2a:	f002 fc8c 	bl	8009346 <HAL_SYSTICK_Config>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d10f      	bne.n	8006a54 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2b0f      	cmp	r3, #15
 8006a38:	d809      	bhi.n	8006a4e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	6879      	ldr	r1, [r7, #4]
 8006a3e:	f04f 30ff 	mov.w	r0, #4294967295
 8006a42:	f002 fc58 	bl	80092f6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006a46:	4a0a      	ldr	r2, [pc, #40]	; (8006a70 <HAL_InitTick+0x70>)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6013      	str	r3, [r2, #0]
 8006a4c:	e007      	b.n	8006a5e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	73fb      	strb	r3, [r7, #15]
 8006a52:	e004      	b.n	8006a5e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006a54:	2301      	movs	r3, #1
 8006a56:	73fb      	strb	r3, [r7, #15]
 8006a58:	e001      	b.n	8006a5e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006a5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	3710      	adds	r7, #16
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}
 8006a68:	20000238 	.word	0x20000238
 8006a6c:	20000220 	.word	0x20000220
 8006a70:	20000234 	.word	0x20000234

08006a74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006a74:	b480      	push	{r7}
 8006a76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006a78:	4b05      	ldr	r3, [pc, #20]	; (8006a90 <HAL_IncTick+0x1c>)
 8006a7a:	681a      	ldr	r2, [r3, #0]
 8006a7c:	4b05      	ldr	r3, [pc, #20]	; (8006a94 <HAL_IncTick+0x20>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4413      	add	r3, r2
 8006a82:	4a03      	ldr	r2, [pc, #12]	; (8006a90 <HAL_IncTick+0x1c>)
 8006a84:	6013      	str	r3, [r2, #0]
}
 8006a86:	bf00      	nop
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8e:	4770      	bx	lr
 8006a90:	200025f4 	.word	0x200025f4
 8006a94:	20000238 	.word	0x20000238

08006a98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	af00      	add	r7, sp, #0
  return uwTick;
 8006a9c:	4b03      	ldr	r3, [pc, #12]	; (8006aac <HAL_GetTick+0x14>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa8:	4770      	bx	lr
 8006aaa:	bf00      	nop
 8006aac:	200025f4 	.word	0x200025f4

08006ab0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b084      	sub	sp, #16
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006ab8:	f7ff ffee 	bl	8006a98 <HAL_GetTick>
 8006abc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ac8:	d004      	beq.n	8006ad4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8006aca:	4b09      	ldr	r3, [pc, #36]	; (8006af0 <HAL_Delay+0x40>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	68fa      	ldr	r2, [r7, #12]
 8006ad0:	4413      	add	r3, r2
 8006ad2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006ad4:	bf00      	nop
 8006ad6:	f7ff ffdf 	bl	8006a98 <HAL_GetTick>
 8006ada:	4602      	mov	r2, r0
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	1ad3      	subs	r3, r2, r3
 8006ae0:	68fa      	ldr	r2, [r7, #12]
 8006ae2:	429a      	cmp	r2, r3
 8006ae4:	d8f7      	bhi.n	8006ad6 <HAL_Delay+0x26>
  {
  }
}
 8006ae6:	bf00      	nop
 8006ae8:	bf00      	nop
 8006aea:	3710      	adds	r7, #16
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bd80      	pop	{r7, pc}
 8006af0:	20000238 	.word	0x20000238

08006af4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b083      	sub	sp, #12
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
 8006afc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	689b      	ldr	r3, [r3, #8]
 8006b02:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	431a      	orrs	r2, r3
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	609a      	str	r2, [r3, #8]
}
 8006b0e:	bf00      	nop
 8006b10:	370c      	adds	r7, #12
 8006b12:	46bd      	mov	sp, r7
 8006b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b18:	4770      	bx	lr

08006b1a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8006b1a:	b480      	push	{r7}
 8006b1c:	b083      	sub	sp, #12
 8006b1e:	af00      	add	r7, sp, #0
 8006b20:	6078      	str	r0, [r7, #4]
 8006b22:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	689b      	ldr	r3, [r3, #8]
 8006b28:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	431a      	orrs	r2, r3
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	609a      	str	r2, [r3, #8]
}
 8006b34:	bf00      	nop
 8006b36:	370c      	adds	r7, #12
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3e:	4770      	bx	lr

08006b40 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b083      	sub	sp, #12
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	689b      	ldr	r3, [r3, #8]
 8006b4c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	370c      	adds	r7, #12
 8006b54:	46bd      	mov	sp, r7
 8006b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5a:	4770      	bx	lr

08006b5c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	b087      	sub	sp, #28
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	60f8      	str	r0, [r7, #12]
 8006b64:	60b9      	str	r1, [r7, #8]
 8006b66:	607a      	str	r2, [r7, #4]
 8006b68:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	3360      	adds	r3, #96	; 0x60
 8006b6e:	461a      	mov	r2, r3
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	009b      	lsls	r3, r3, #2
 8006b74:	4413      	add	r3, r2
 8006b76:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	681a      	ldr	r2, [r3, #0]
 8006b7c:	4b08      	ldr	r3, [pc, #32]	; (8006ba0 <LL_ADC_SetOffset+0x44>)
 8006b7e:	4013      	ands	r3, r2
 8006b80:	687a      	ldr	r2, [r7, #4]
 8006b82:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8006b86:	683a      	ldr	r2, [r7, #0]
 8006b88:	430a      	orrs	r2, r1
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006b90:	697b      	ldr	r3, [r7, #20]
 8006b92:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006b94:	bf00      	nop
 8006b96:	371c      	adds	r7, #28
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr
 8006ba0:	03fff000 	.word	0x03fff000

08006ba4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b085      	sub	sp, #20
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
 8006bac:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	3360      	adds	r3, #96	; 0x60
 8006bb2:	461a      	mov	r2, r3
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	009b      	lsls	r3, r3, #2
 8006bb8:	4413      	add	r3, r2
 8006bba:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	3714      	adds	r7, #20
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bce:	4770      	bx	lr

08006bd0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8006bd0:	b480      	push	{r7}
 8006bd2:	b087      	sub	sp, #28
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	60f8      	str	r0, [r7, #12]
 8006bd8:	60b9      	str	r1, [r7, #8]
 8006bda:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	3360      	adds	r3, #96	; 0x60
 8006be0:	461a      	mov	r2, r3
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	009b      	lsls	r3, r3, #2
 8006be6:	4413      	add	r3, r2
 8006be8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006bea:	697b      	ldr	r3, [r7, #20]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	431a      	orrs	r2, r3
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8006bfa:	bf00      	nop
 8006bfc:	371c      	adds	r7, #28
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c04:	4770      	bx	lr

08006c06 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8006c06:	b480      	push	{r7}
 8006c08:	b087      	sub	sp, #28
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	60f8      	str	r0, [r7, #12]
 8006c0e:	60b9      	str	r1, [r7, #8]
 8006c10:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	3360      	adds	r3, #96	; 0x60
 8006c16:	461a      	mov	r2, r3
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	009b      	lsls	r3, r3, #2
 8006c1c:	4413      	add	r3, r2
 8006c1e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	431a      	orrs	r2, r3
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8006c30:	bf00      	nop
 8006c32:	371c      	adds	r7, #28
 8006c34:	46bd      	mov	sp, r7
 8006c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3a:	4770      	bx	lr

08006c3c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	b087      	sub	sp, #28
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	60f8      	str	r0, [r7, #12]
 8006c44:	60b9      	str	r1, [r7, #8]
 8006c46:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	3360      	adds	r3, #96	; 0x60
 8006c4c:	461a      	mov	r2, r3
 8006c4e:	68bb      	ldr	r3, [r7, #8]
 8006c50:	009b      	lsls	r3, r3, #2
 8006c52:	4413      	add	r3, r2
 8006c54:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	431a      	orrs	r2, r3
 8006c62:	697b      	ldr	r3, [r7, #20]
 8006c64:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8006c66:	bf00      	nop
 8006c68:	371c      	adds	r7, #28
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c70:	4770      	bx	lr

08006c72 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8006c72:	b480      	push	{r7}
 8006c74:	b083      	sub	sp, #12
 8006c76:	af00      	add	r7, sp, #0
 8006c78:	6078      	str	r0, [r7, #4]
 8006c7a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	695b      	ldr	r3, [r3, #20]
 8006c80:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	431a      	orrs	r2, r3
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	615a      	str	r2, [r3, #20]
}
 8006c8c:	bf00      	nop
 8006c8e:	370c      	adds	r7, #12
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr

08006c98 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b083      	sub	sp, #12
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	68db      	ldr	r3, [r3, #12]
 8006ca4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d101      	bne.n	8006cb0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8006cac:	2301      	movs	r3, #1
 8006cae:	e000      	b.n	8006cb2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8006cb0:	2300      	movs	r3, #0
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	370c      	adds	r7, #12
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbc:	4770      	bx	lr

08006cbe <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006cbe:	b480      	push	{r7}
 8006cc0:	b087      	sub	sp, #28
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	60f8      	str	r0, [r7, #12]
 8006cc6:	60b9      	str	r1, [r7, #8]
 8006cc8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	3330      	adds	r3, #48	; 0x30
 8006cce:	461a      	mov	r2, r3
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	0a1b      	lsrs	r3, r3, #8
 8006cd4:	009b      	lsls	r3, r3, #2
 8006cd6:	f003 030c 	and.w	r3, r3, #12
 8006cda:	4413      	add	r3, r2
 8006cdc:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006cde:	697b      	ldr	r3, [r7, #20]
 8006ce0:	681a      	ldr	r2, [r3, #0]
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	f003 031f 	and.w	r3, r3, #31
 8006ce8:	211f      	movs	r1, #31
 8006cea:	fa01 f303 	lsl.w	r3, r1, r3
 8006cee:	43db      	mvns	r3, r3
 8006cf0:	401a      	ands	r2, r3
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	0e9b      	lsrs	r3, r3, #26
 8006cf6:	f003 011f 	and.w	r1, r3, #31
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	f003 031f 	and.w	r3, r3, #31
 8006d00:	fa01 f303 	lsl.w	r3, r1, r3
 8006d04:	431a      	orrs	r2, r3
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006d0a:	bf00      	nop
 8006d0c:	371c      	adds	r7, #28
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d14:	4770      	bx	lr

08006d16 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8006d16:	b480      	push	{r7}
 8006d18:	b083      	sub	sp, #12
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d22:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d101      	bne.n	8006d2e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	e000      	b.n	8006d30 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8006d2e:	2300      	movs	r3, #0
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	370c      	adds	r7, #12
 8006d34:	46bd      	mov	sp, r7
 8006d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3a:	4770      	bx	lr

08006d3c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b087      	sub	sp, #28
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	60f8      	str	r0, [r7, #12]
 8006d44:	60b9      	str	r1, [r7, #8]
 8006d46:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	3314      	adds	r3, #20
 8006d4c:	461a      	mov	r2, r3
 8006d4e:	68bb      	ldr	r3, [r7, #8]
 8006d50:	0e5b      	lsrs	r3, r3, #25
 8006d52:	009b      	lsls	r3, r3, #2
 8006d54:	f003 0304 	and.w	r3, r3, #4
 8006d58:	4413      	add	r3, r2
 8006d5a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	681a      	ldr	r2, [r3, #0]
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	0d1b      	lsrs	r3, r3, #20
 8006d64:	f003 031f 	and.w	r3, r3, #31
 8006d68:	2107      	movs	r1, #7
 8006d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8006d6e:	43db      	mvns	r3, r3
 8006d70:	401a      	ands	r2, r3
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	0d1b      	lsrs	r3, r3, #20
 8006d76:	f003 031f 	and.w	r3, r3, #31
 8006d7a:	6879      	ldr	r1, [r7, #4]
 8006d7c:	fa01 f303 	lsl.w	r3, r1, r3
 8006d80:	431a      	orrs	r2, r3
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006d86:	bf00      	nop
 8006d88:	371c      	adds	r7, #28
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d90:	4770      	bx	lr
	...

08006d94 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b085      	sub	sp, #20
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	60f8      	str	r0, [r7, #12]
 8006d9c:	60b9      	str	r1, [r7, #8]
 8006d9e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006dac:	43db      	mvns	r3, r3
 8006dae:	401a      	ands	r2, r3
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	f003 0318 	and.w	r3, r3, #24
 8006db6:	4908      	ldr	r1, [pc, #32]	; (8006dd8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006db8:	40d9      	lsrs	r1, r3
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	400b      	ands	r3, r1
 8006dbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006dc2:	431a      	orrs	r2, r3
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8006dca:	bf00      	nop
 8006dcc:	3714      	adds	r7, #20
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd4:	4770      	bx	lr
 8006dd6:	bf00      	nop
 8006dd8:	0007ffff 	.word	0x0007ffff

08006ddc <LL_ADC_SetAnalogWDMonitChannels>:
  *             On this STM32 series, all ADCx are not available on all devices. Refer to device datasheet
  *             for more details.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b087      	sub	sp, #28
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	60f8      	str	r0, [r7, #12]
 8006de4:	60b9      	str	r1, [r7, #8]
 8006de6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "AWDChannelGroup" with bits position  */
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR,
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	330c      	adds	r3, #12
 8006dec:	4618      	mov	r0, r3
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	0d1b      	lsrs	r3, r3, #20
 8006df2:	f003 0103 	and.w	r1, r3, #3
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	f003 0201 	and.w	r2, r3, #1
 8006dfc:	4613      	mov	r3, r2
 8006dfe:	00db      	lsls	r3, r3, #3
 8006e00:	4413      	add	r3, r2
 8006e02:	009b      	lsls	r3, r3, #2
 8006e04:	440b      	add	r3, r1
 8006e06:	009b      	lsls	r3, r3, #2
 8006e08:	4403      	add	r3, r0
 8006e0a:	617b      	str	r3, [r7, #20]
                                             ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
                                             + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK)
                                                * ADC_AWD_CR12_REGOFFSETGAP_VAL));

  MODIFY_REG(*preg,
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	681a      	ldr	r2, [r3, #0]
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	f023 4302 	bic.w	r3, r3, #2181038080	; 0x82000000
 8006e16:	f423 1360 	bic.w	r3, r3, #3670016	; 0x380000
 8006e1a:	43db      	mvns	r3, r3
 8006e1c:	401a      	ands	r2, r3
 8006e1e:	6879      	ldr	r1, [r7, #4]
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	400b      	ands	r3, r1
 8006e24:	431a      	orrs	r2, r3
 8006e26:	697b      	ldr	r3, [r7, #20]
 8006e28:	601a      	str	r2, [r3, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
}
 8006e2a:	bf00      	nop
 8006e2c:	371c      	adds	r7, #28
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e34:	4770      	bx	lr

08006e36 <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,
                                                     uint32_t AWDThresholdLowValue)
{
 8006e36:	b480      	push	{r7}
 8006e38:	b087      	sub	sp, #28
 8006e3a:	af00      	add	r7, sp, #0
 8006e3c:	60f8      	str	r0, [r7, #12]
 8006e3e:	60b9      	str	r1, [r7, #8]
 8006e40:	607a      	str	r2, [r7, #4]
 8006e42:	603b      	str	r3, [r7, #0]
  /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
  /* position in register and register position depending on parameter        */
  /* "AWDy".                                                                  */
  /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1,
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	3320      	adds	r3, #32
 8006e48:	461a      	mov	r2, r3
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	0d1b      	lsrs	r3, r3, #20
 8006e4e:	009b      	lsls	r3, r3, #2
 8006e50:	f003 030c 	and.w	r3, r3, #12
 8006e54:	4413      	add	r3, r2
 8006e56:	617b      	str	r3, [r7, #20]
                                             ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006e58:	697b      	ldr	r3, [r7, #20]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f003 22f0 	and.w	r2, r3, #4026593280	; 0xf000f000
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	0419      	lsls	r1, r3, #16
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	430b      	orrs	r3, r1
 8006e68:	431a      	orrs	r2, r3
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	601a      	str	r2, [r3, #0]
             ADC_TR1_HT1 | ADC_TR1_LT1,
             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
}
 8006e6e:	bf00      	nop
 8006e70:	371c      	adds	r7, #28
 8006e72:	46bd      	mov	sp, r7
 8006e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e78:	4770      	bx	lr

08006e7a <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006e7a:	b480      	push	{r7}
 8006e7c:	b083      	sub	sp, #12
 8006e7e:	af00      	add	r7, sp, #0
 8006e80:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	689b      	ldr	r3, [r3, #8]
 8006e86:	f003 031f 	and.w	r3, r3, #31
}
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	370c      	adds	r7, #12
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e94:	4770      	bx	lr

08006e96 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006e96:	b480      	push	{r7}
 8006e98:	b083      	sub	sp, #12
 8006e9a:	af00      	add	r7, sp, #0
 8006e9c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	689b      	ldr	r3, [r3, #8]
 8006ea2:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	370c      	adds	r7, #12
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb0:	4770      	bx	lr

08006eb2 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006eb2:	b480      	push	{r7}
 8006eb4:	b083      	sub	sp, #12
 8006eb6:	af00      	add	r7, sp, #0
 8006eb8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	689b      	ldr	r3, [r3, #8]
 8006ebe:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8006ec2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006ec6:	687a      	ldr	r2, [r7, #4]
 8006ec8:	6093      	str	r3, [r2, #8]
}
 8006eca:	bf00      	nop
 8006ecc:	370c      	adds	r7, #12
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed4:	4770      	bx	lr

08006ed6 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8006ed6:	b480      	push	{r7}
 8006ed8:	b083      	sub	sp, #12
 8006eda:	af00      	add	r7, sp, #0
 8006edc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	689b      	ldr	r3, [r3, #8]
 8006ee2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006ee6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006eea:	d101      	bne.n	8006ef0 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006eec:	2301      	movs	r3, #1
 8006eee:	e000      	b.n	8006ef2 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006ef0:	2300      	movs	r3, #0
}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	370c      	adds	r7, #12
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efc:	4770      	bx	lr

08006efe <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006efe:	b480      	push	{r7}
 8006f00:	b083      	sub	sp, #12
 8006f02:	af00      	add	r7, sp, #0
 8006f04:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	689b      	ldr	r3, [r3, #8]
 8006f0a:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8006f0e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006f12:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006f1a:	bf00      	nop
 8006f1c:	370c      	adds	r7, #12
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f24:	4770      	bx	lr

08006f26 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006f26:	b480      	push	{r7}
 8006f28:	b083      	sub	sp, #12
 8006f2a:	af00      	add	r7, sp, #0
 8006f2c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	689b      	ldr	r3, [r3, #8]
 8006f32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f36:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006f3a:	d101      	bne.n	8006f40 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	e000      	b.n	8006f42 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006f40:	2300      	movs	r3, #0
}
 8006f42:	4618      	mov	r0, r3
 8006f44:	370c      	adds	r7, #12
 8006f46:	46bd      	mov	sp, r7
 8006f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4c:	4770      	bx	lr

08006f4e <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006f4e:	b480      	push	{r7}
 8006f50:	b083      	sub	sp, #12
 8006f52:	af00      	add	r7, sp, #0
 8006f54:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006f5e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006f62:	f043 0201 	orr.w	r2, r3, #1
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006f6a:	bf00      	nop
 8006f6c:	370c      	adds	r7, #12
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f74:	4770      	bx	lr

08006f76 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8006f76:	b480      	push	{r7}
 8006f78:	b083      	sub	sp, #12
 8006f7a:	af00      	add	r7, sp, #0
 8006f7c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	689b      	ldr	r3, [r3, #8]
 8006f82:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006f86:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006f8a:	f043 0202 	orr.w	r2, r3, #2
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8006f92:	bf00      	nop
 8006f94:	370c      	adds	r7, #12
 8006f96:	46bd      	mov	sp, r7
 8006f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9c:	4770      	bx	lr

08006f9e <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006f9e:	b480      	push	{r7}
 8006fa0:	b083      	sub	sp, #12
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	689b      	ldr	r3, [r3, #8]
 8006faa:	f003 0301 	and.w	r3, r3, #1
 8006fae:	2b01      	cmp	r3, #1
 8006fb0:	d101      	bne.n	8006fb6 <LL_ADC_IsEnabled+0x18>
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	e000      	b.n	8006fb8 <LL_ADC_IsEnabled+0x1a>
 8006fb6:	2300      	movs	r3, #0
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	370c      	adds	r7, #12
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc2:	4770      	bx	lr

08006fc4 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	689b      	ldr	r3, [r3, #8]
 8006fd0:	f003 0302 	and.w	r3, r3, #2
 8006fd4:	2b02      	cmp	r3, #2
 8006fd6:	d101      	bne.n	8006fdc <LL_ADC_IsDisableOngoing+0x18>
 8006fd8:	2301      	movs	r3, #1
 8006fda:	e000      	b.n	8006fde <LL_ADC_IsDisableOngoing+0x1a>
 8006fdc:	2300      	movs	r3, #0
}
 8006fde:	4618      	mov	r0, r3
 8006fe0:	370c      	adds	r7, #12
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe8:	4770      	bx	lr

08006fea <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006fea:	b480      	push	{r7}
 8006fec:	b083      	sub	sp, #12
 8006fee:	af00      	add	r7, sp, #0
 8006ff0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	689b      	ldr	r3, [r3, #8]
 8006ff6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006ffa:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006ffe:	f043 0204 	orr.w	r2, r3, #4
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8007006:	bf00      	nop
 8007008:	370c      	adds	r7, #12
 800700a:	46bd      	mov	sp, r7
 800700c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007010:	4770      	bx	lr

08007012 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8007012:	b480      	push	{r7}
 8007014:	b083      	sub	sp, #12
 8007016:	af00      	add	r7, sp, #0
 8007018:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	689b      	ldr	r3, [r3, #8]
 800701e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007022:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007026:	f043 0210 	orr.w	r2, r3, #16
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800702e:	bf00      	nop
 8007030:	370c      	adds	r7, #12
 8007032:	46bd      	mov	sp, r7
 8007034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007038:	4770      	bx	lr

0800703a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800703a:	b480      	push	{r7}
 800703c:	b083      	sub	sp, #12
 800703e:	af00      	add	r7, sp, #0
 8007040:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	689b      	ldr	r3, [r3, #8]
 8007046:	f003 0304 	and.w	r3, r3, #4
 800704a:	2b04      	cmp	r3, #4
 800704c:	d101      	bne.n	8007052 <LL_ADC_REG_IsConversionOngoing+0x18>
 800704e:	2301      	movs	r3, #1
 8007050:	e000      	b.n	8007054 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007052:	2300      	movs	r3, #0
}
 8007054:	4618      	mov	r0, r3
 8007056:	370c      	adds	r7, #12
 8007058:	46bd      	mov	sp, r7
 800705a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705e:	4770      	bx	lr

08007060 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8007060:	b480      	push	{r7}
 8007062:	b083      	sub	sp, #12
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	689b      	ldr	r3, [r3, #8]
 800706c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007070:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007074:	f043 0220 	orr.w	r2, r3, #32
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800707c:	bf00      	nop
 800707e:	370c      	adds	r7, #12
 8007080:	46bd      	mov	sp, r7
 8007082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007086:	4770      	bx	lr

08007088 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8007088:	b480      	push	{r7}
 800708a:	b083      	sub	sp, #12
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	689b      	ldr	r3, [r3, #8]
 8007094:	f003 0308 	and.w	r3, r3, #8
 8007098:	2b08      	cmp	r3, #8
 800709a:	d101      	bne.n	80070a0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800709c:	2301      	movs	r3, #1
 800709e:	e000      	b.n	80070a2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80070a0:	2300      	movs	r3, #0
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	370c      	adds	r7, #12
 80070a6:	46bd      	mov	sp, r7
 80070a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ac:	4770      	bx	lr

080070ae <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 80070ae:	b480      	push	{r7}
 80070b0:	b083      	sub	sp, #12
 80070b2:	af00      	add	r7, sp, #0
 80070b4:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2280      	movs	r2, #128	; 0x80
 80070ba:	601a      	str	r2, [r3, #0]
}
 80070bc:	bf00      	nop
 80070be:	370c      	adds	r7, #12
 80070c0:	46bd      	mov	sp, r7
 80070c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c6:	4770      	bx	lr

080070c8 <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b083      	sub	sp, #12
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80070d6:	601a      	str	r2, [r3, #0]
}
 80070d8:	bf00      	nop
 80070da:	370c      	adds	r7, #12
 80070dc:	46bd      	mov	sp, r7
 80070de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e2:	4770      	bx	lr

080070e4 <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 80070e4:	b480      	push	{r7}
 80070e6:	b083      	sub	sp, #12
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80070f2:	601a      	str	r2, [r3, #0]
}
 80070f4:	bf00      	nop
 80070f6:	370c      	adds	r7, #12
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr

08007100 <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 8007100:	b480      	push	{r7}
 8007102:	b083      	sub	sp, #12
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	605a      	str	r2, [r3, #4]
}
 8007114:	bf00      	nop
 8007116:	370c      	adds	r7, #12
 8007118:	46bd      	mov	sp, r7
 800711a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711e:	4770      	bx	lr

08007120 <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 8007120:	b480      	push	{r7}
 8007122:	b083      	sub	sp, #12
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	685b      	ldr	r3, [r3, #4]
 800712c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	605a      	str	r2, [r3, #4]
}
 8007134:	bf00      	nop
 8007136:	370c      	adds	r7, #12
 8007138:	46bd      	mov	sp, r7
 800713a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713e:	4770      	bx	lr

08007140 <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 8007140:	b480      	push	{r7}
 8007142:	b083      	sub	sp, #12
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	685b      	ldr	r3, [r3, #4]
 800714c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	605a      	str	r2, [r3, #4]
}
 8007154:	bf00      	nop
 8007156:	370c      	adds	r7, #12
 8007158:	46bd      	mov	sp, r7
 800715a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715e:	4770      	bx	lr

08007160 <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 8007160:	b480      	push	{r7}
 8007162:	b083      	sub	sp, #12
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	605a      	str	r2, [r3, #4]
}
 8007174:	bf00      	nop
 8007176:	370c      	adds	r7, #12
 8007178:	46bd      	mov	sp, r7
 800717a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717e:	4770      	bx	lr

08007180 <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 8007180:	b480      	push	{r7}
 8007182:	b083      	sub	sp, #12
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	685b      	ldr	r3, [r3, #4]
 800718c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	605a      	str	r2, [r3, #4]
}
 8007194:	bf00      	nop
 8007196:	370c      	adds	r7, #12
 8007198:	46bd      	mov	sp, r7
 800719a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719e:	4770      	bx	lr

080071a0 <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b083      	sub	sp, #12
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	685b      	ldr	r3, [r3, #4]
 80071ac:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	605a      	str	r2, [r3, #4]
}
 80071b4:	bf00      	nop
 80071b6:	370c      	adds	r7, #12
 80071b8:	46bd      	mov	sp, r7
 80071ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071be:	4770      	bx	lr

080071c0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80071c0:	b590      	push	{r4, r7, lr}
 80071c2:	b089      	sub	sp, #36	; 0x24
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80071c8:	2300      	movs	r3, #0
 80071ca:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80071cc:	2300      	movs	r3, #0
 80071ce:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d101      	bne.n	80071da <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80071d6:	2301      	movs	r3, #1
 80071d8:	e167      	b.n	80074aa <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	695b      	ldr	r3, [r3, #20]
 80071de:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d109      	bne.n	80071fc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f7fe fa15 	bl	8005618 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2200      	movs	r2, #0
 80071f2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2200      	movs	r2, #0
 80071f8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4618      	mov	r0, r3
 8007202:	f7ff fe68 	bl	8006ed6 <LL_ADC_IsDeepPowerDownEnabled>
 8007206:	4603      	mov	r3, r0
 8007208:	2b00      	cmp	r3, #0
 800720a:	d004      	beq.n	8007216 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4618      	mov	r0, r3
 8007212:	f7ff fe4e 	bl	8006eb2 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4618      	mov	r0, r3
 800721c:	f7ff fe83 	bl	8006f26 <LL_ADC_IsInternalRegulatorEnabled>
 8007220:	4603      	mov	r3, r0
 8007222:	2b00      	cmp	r3, #0
 8007224:	d115      	bne.n	8007252 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4618      	mov	r0, r3
 800722c:	f7ff fe67 	bl	8006efe <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007230:	4ba0      	ldr	r3, [pc, #640]	; (80074b4 <HAL_ADC_Init+0x2f4>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	099b      	lsrs	r3, r3, #6
 8007236:	4aa0      	ldr	r2, [pc, #640]	; (80074b8 <HAL_ADC_Init+0x2f8>)
 8007238:	fba2 2303 	umull	r2, r3, r2, r3
 800723c:	099b      	lsrs	r3, r3, #6
 800723e:	3301      	adds	r3, #1
 8007240:	005b      	lsls	r3, r3, #1
 8007242:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8007244:	e002      	b.n	800724c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	3b01      	subs	r3, #1
 800724a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d1f9      	bne.n	8007246 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	4618      	mov	r0, r3
 8007258:	f7ff fe65 	bl	8006f26 <LL_ADC_IsInternalRegulatorEnabled>
 800725c:	4603      	mov	r3, r0
 800725e:	2b00      	cmp	r3, #0
 8007260:	d10d      	bne.n	800727e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007266:	f043 0210 	orr.w	r2, r3, #16
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007272:	f043 0201 	orr.w	r2, r3, #1
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800727a:	2301      	movs	r3, #1
 800727c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4618      	mov	r0, r3
 8007284:	f7ff fed9 	bl	800703a <LL_ADC_REG_IsConversionOngoing>
 8007288:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800728e:	f003 0310 	and.w	r3, r3, #16
 8007292:	2b00      	cmp	r3, #0
 8007294:	f040 8100 	bne.w	8007498 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	2b00      	cmp	r3, #0
 800729c:	f040 80fc 	bne.w	8007498 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072a4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80072a8:	f043 0202 	orr.w	r2, r3, #2
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	4618      	mov	r0, r3
 80072b6:	f7ff fe72 	bl	8006f9e <LL_ADC_IsEnabled>
 80072ba:	4603      	mov	r3, r0
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d111      	bne.n	80072e4 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80072c0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80072c4:	f7ff fe6b 	bl	8006f9e <LL_ADC_IsEnabled>
 80072c8:	4604      	mov	r4, r0
 80072ca:	487c      	ldr	r0, [pc, #496]	; (80074bc <HAL_ADC_Init+0x2fc>)
 80072cc:	f7ff fe67 	bl	8006f9e <LL_ADC_IsEnabled>
 80072d0:	4603      	mov	r3, r0
 80072d2:	4323      	orrs	r3, r4
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d105      	bne.n	80072e4 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	4619      	mov	r1, r3
 80072de:	4878      	ldr	r0, [pc, #480]	; (80074c0 <HAL_ADC_Init+0x300>)
 80072e0:	f7ff fc08 	bl	8006af4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	7f5b      	ldrb	r3, [r3, #29]
 80072e8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80072ee:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80072f4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80072fa:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007302:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007304:	4313      	orrs	r3, r2
 8007306:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800730e:	2b01      	cmp	r3, #1
 8007310:	d106      	bne.n	8007320 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007316:	3b01      	subs	r3, #1
 8007318:	045b      	lsls	r3, r3, #17
 800731a:	69ba      	ldr	r2, [r7, #24]
 800731c:	4313      	orrs	r3, r2
 800731e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007324:	2b00      	cmp	r3, #0
 8007326:	d009      	beq.n	800733c <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800732c:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007334:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007336:	69ba      	ldr	r2, [r7, #24]
 8007338:	4313      	orrs	r3, r2
 800733a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	68da      	ldr	r2, [r3, #12]
 8007342:	4b60      	ldr	r3, [pc, #384]	; (80074c4 <HAL_ADC_Init+0x304>)
 8007344:	4013      	ands	r3, r2
 8007346:	687a      	ldr	r2, [r7, #4]
 8007348:	6812      	ldr	r2, [r2, #0]
 800734a:	69b9      	ldr	r1, [r7, #24]
 800734c:	430b      	orrs	r3, r1
 800734e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	691b      	ldr	r3, [r3, #16]
 8007356:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	430a      	orrs	r2, r1
 8007364:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4618      	mov	r0, r3
 800736c:	f7ff fe8c 	bl	8007088 <LL_ADC_INJ_IsConversionOngoing>
 8007370:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d16d      	bne.n	8007454 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007378:	693b      	ldr	r3, [r7, #16]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d16a      	bne.n	8007454 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8007382:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800738a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800738c:	4313      	orrs	r3, r2
 800738e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	68db      	ldr	r3, [r3, #12]
 8007396:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800739a:	f023 0302 	bic.w	r3, r3, #2
 800739e:	687a      	ldr	r2, [r7, #4]
 80073a0:	6812      	ldr	r2, [r2, #0]
 80073a2:	69b9      	ldr	r1, [r7, #24]
 80073a4:	430b      	orrs	r3, r1
 80073a6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	691b      	ldr	r3, [r3, #16]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d017      	beq.n	80073e0 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	691a      	ldr	r2, [r3, #16]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80073be:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80073c8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80073cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80073d0:	687a      	ldr	r2, [r7, #4]
 80073d2:	6911      	ldr	r1, [r2, #16]
 80073d4:	687a      	ldr	r2, [r7, #4]
 80073d6:	6812      	ldr	r2, [r2, #0]
 80073d8:	430b      	orrs	r3, r1
 80073da:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80073de:	e013      	b.n	8007408 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	691a      	ldr	r2, [r3, #16]
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80073ee:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80073f8:	687a      	ldr	r2, [r7, #4]
 80073fa:	6812      	ldr	r2, [r2, #0]
 80073fc:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8007400:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007404:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800740e:	2b01      	cmp	r3, #1
 8007410:	d118      	bne.n	8007444 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	691b      	ldr	r3, [r3, #16]
 8007418:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800741c:	f023 0304 	bic.w	r3, r3, #4
 8007420:	687a      	ldr	r2, [r7, #4]
 8007422:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8007424:	687a      	ldr	r2, [r7, #4]
 8007426:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8007428:	4311      	orrs	r1, r2
 800742a:	687a      	ldr	r2, [r7, #4]
 800742c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800742e:	4311      	orrs	r1, r2
 8007430:	687a      	ldr	r2, [r7, #4]
 8007432:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007434:	430a      	orrs	r2, r1
 8007436:	431a      	orrs	r2, r3
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f042 0201 	orr.w	r2, r2, #1
 8007440:	611a      	str	r2, [r3, #16]
 8007442:	e007      	b.n	8007454 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	691a      	ldr	r2, [r3, #16]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f022 0201 	bic.w	r2, r2, #1
 8007452:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	695b      	ldr	r3, [r3, #20]
 8007458:	2b01      	cmp	r3, #1
 800745a:	d10c      	bne.n	8007476 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007462:	f023 010f 	bic.w	r1, r3, #15
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6a1b      	ldr	r3, [r3, #32]
 800746a:	1e5a      	subs	r2, r3, #1
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	430a      	orrs	r2, r1
 8007472:	631a      	str	r2, [r3, #48]	; 0x30
 8007474:	e007      	b.n	8007486 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f022 020f 	bic.w	r2, r2, #15
 8007484:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800748a:	f023 0303 	bic.w	r3, r3, #3
 800748e:	f043 0201 	orr.w	r2, r3, #1
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	65da      	str	r2, [r3, #92]	; 0x5c
 8007496:	e007      	b.n	80074a8 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800749c:	f043 0210 	orr.w	r2, r3, #16
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80074a4:	2301      	movs	r3, #1
 80074a6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80074a8:	7ffb      	ldrb	r3, [r7, #31]
}
 80074aa:	4618      	mov	r0, r3
 80074ac:	3724      	adds	r7, #36	; 0x24
 80074ae:	46bd      	mov	sp, r7
 80074b0:	bd90      	pop	{r4, r7, pc}
 80074b2:	bf00      	nop
 80074b4:	20000220 	.word	0x20000220
 80074b8:	053e2d63 	.word	0x053e2d63
 80074bc:	50000100 	.word	0x50000100
 80074c0:	50000300 	.word	0x50000300
 80074c4:	fff04007 	.word	0xfff04007

080074c8 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b086      	sub	sp, #24
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80074d0:	4893      	ldr	r0, [pc, #588]	; (8007720 <HAL_ADC_Start_IT+0x258>)
 80074d2:	f7ff fcd2 	bl	8006e7a <LL_ADC_GetMultimode>
 80074d6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	4618      	mov	r0, r3
 80074de:	f7ff fdac 	bl	800703a <LL_ADC_REG_IsConversionOngoing>
 80074e2:	4603      	mov	r3, r0
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	f040 8113 	bne.w	8007710 <HAL_ADC_Start_IT+0x248>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d101      	bne.n	80074f8 <HAL_ADC_Start_IT+0x30>
 80074f4:	2302      	movs	r3, #2
 80074f6:	e10e      	b.n	8007716 <HAL_ADC_Start_IT+0x24e>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2201      	movs	r2, #1
 80074fc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8007500:	6878      	ldr	r0, [r7, #4]
 8007502:	f001 fb19 	bl	8008b38 <ADC_Enable>
 8007506:	4603      	mov	r3, r0
 8007508:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800750a:	7dfb      	ldrb	r3, [r7, #23]
 800750c:	2b00      	cmp	r3, #0
 800750e:	f040 80fa 	bne.w	8007706 <HAL_ADC_Start_IT+0x23e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007516:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800751a:	f023 0301 	bic.w	r3, r3, #1
 800751e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a7e      	ldr	r2, [pc, #504]	; (8007724 <HAL_ADC_Start_IT+0x25c>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d002      	beq.n	8007536 <HAL_ADC_Start_IT+0x6e>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	e001      	b.n	800753a <HAL_ADC_Start_IT+0x72>
 8007536:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800753a:	687a      	ldr	r2, [r7, #4]
 800753c:	6812      	ldr	r2, [r2, #0]
 800753e:	4293      	cmp	r3, r2
 8007540:	d002      	beq.n	8007548 <HAL_ADC_Start_IT+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007542:	693b      	ldr	r3, [r7, #16]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d105      	bne.n	8007554 <HAL_ADC_Start_IT+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800754c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007558:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800755c:	2b00      	cmp	r3, #0
 800755e:	d006      	beq.n	800756e <HAL_ADC_Start_IT+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007564:	f023 0206 	bic.w	r2, r3, #6
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	661a      	str	r2, [r3, #96]	; 0x60
 800756c:	e002      	b.n	8007574 <HAL_ADC_Start_IT+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2200      	movs	r2, #0
 8007572:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	221c      	movs	r2, #28
 800757a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2200      	movs	r2, #0
 8007580:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	685a      	ldr	r2, [r3, #4]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f022 021c 	bic.w	r2, r2, #28
 8007592:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	699b      	ldr	r3, [r3, #24]
 8007598:	2b08      	cmp	r3, #8
 800759a:	d108      	bne.n	80075ae <HAL_ADC_Start_IT+0xe6>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	685a      	ldr	r2, [r3, #4]
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f042 0208 	orr.w	r2, r2, #8
 80075aa:	605a      	str	r2, [r3, #4]
          break;
 80075ac:	e008      	b.n	80075c0 <HAL_ADC_Start_IT+0xf8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	685a      	ldr	r2, [r3, #4]
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f042 0204 	orr.w	r2, r2, #4
 80075bc:	605a      	str	r2, [r3, #4]
          break;
 80075be:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d107      	bne.n	80075d8 <HAL_ADC_Start_IT+0x110>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	685a      	ldr	r2, [r3, #4]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f042 0210 	orr.w	r2, r2, #16
 80075d6:	605a      	str	r2, [r3, #4]
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4a51      	ldr	r2, [pc, #324]	; (8007724 <HAL_ADC_Start_IT+0x25c>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d002      	beq.n	80075e8 <HAL_ADC_Start_IT+0x120>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	e001      	b.n	80075ec <HAL_ADC_Start_IT+0x124>
 80075e8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80075ec:	687a      	ldr	r2, [r7, #4]
 80075ee:	6812      	ldr	r2, [r2, #0]
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d008      	beq.n	8007606 <HAL_ADC_Start_IT+0x13e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80075f4:	693b      	ldr	r3, [r7, #16]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d005      	beq.n	8007606 <HAL_ADC_Start_IT+0x13e>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	2b05      	cmp	r3, #5
 80075fe:	d002      	beq.n	8007606 <HAL_ADC_Start_IT+0x13e>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8007600:	693b      	ldr	r3, [r7, #16]
 8007602:	2b09      	cmp	r3, #9
 8007604:	d13a      	bne.n	800767c <HAL_ADC_Start_IT+0x1b4>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	68db      	ldr	r3, [r3, #12]
 800760c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007610:	2b00      	cmp	r3, #0
 8007612:	d02d      	beq.n	8007670 <HAL_ADC_Start_IT+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007618:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800761c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	699b      	ldr	r3, [r3, #24]
 8007628:	2b08      	cmp	r3, #8
 800762a:	d110      	bne.n	800764e <HAL_ADC_Start_IT+0x186>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	685a      	ldr	r2, [r3, #4]
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f022 0220 	bic.w	r2, r2, #32
 800763a:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	685a      	ldr	r2, [r3, #4]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800764a:	605a      	str	r2, [r3, #4]
              break;
 800764c:	e010      	b.n	8007670 <HAL_ADC_Start_IT+0x1a8>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	685a      	ldr	r2, [r3, #4]
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800765c:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	685a      	ldr	r2, [r3, #4]
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f042 0220 	orr.w	r2, r2, #32
 800766c:	605a      	str	r2, [r3, #4]
              break;
 800766e:	bf00      	nop
          }
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	4618      	mov	r0, r3
 8007676:	f7ff fcb8 	bl	8006fea <LL_ADC_REG_StartConversion>
 800767a:	e04b      	b.n	8007714 <HAL_ADC_Start_IT+0x24c>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007680:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	4a25      	ldr	r2, [pc, #148]	; (8007724 <HAL_ADC_Start_IT+0x25c>)
 800768e:	4293      	cmp	r3, r2
 8007690:	d002      	beq.n	8007698 <HAL_ADC_Start_IT+0x1d0>
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	e001      	b.n	800769c <HAL_ADC_Start_IT+0x1d4>
 8007698:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800769c:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	68db      	ldr	r3, [r3, #12]
 80076a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d034      	beq.n	8007714 <HAL_ADC_Start_IT+0x24c>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076ae:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80076b2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	65da      	str	r2, [r3, #92]	; 0x5c
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	699b      	ldr	r3, [r3, #24]
 80076be:	2b08      	cmp	r3, #8
 80076c0:	d110      	bne.n	80076e4 <HAL_ADC_Start_IT+0x21c>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	685a      	ldr	r2, [r3, #4]
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f022 0220 	bic.w	r2, r2, #32
 80076d0:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	685a      	ldr	r2, [r3, #4]
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80076e0:	605a      	str	r2, [r3, #4]
              break;
 80076e2:	e017      	b.n	8007714 <HAL_ADC_Start_IT+0x24c>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	685a      	ldr	r2, [r3, #4]
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076f2:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	685a      	ldr	r2, [r3, #4]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f042 0220 	orr.w	r2, r2, #32
 8007702:	605a      	str	r2, [r3, #4]
              break;
 8007704:	e006      	b.n	8007714 <HAL_ADC_Start_IT+0x24c>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2200      	movs	r2, #0
 800770a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800770e:	e001      	b.n	8007714 <HAL_ADC_Start_IT+0x24c>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8007710:	2302      	movs	r3, #2
 8007712:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8007714:	7dfb      	ldrb	r3, [r7, #23]
}
 8007716:	4618      	mov	r0, r3
 8007718:	3718      	adds	r7, #24
 800771a:	46bd      	mov	sp, r7
 800771c:	bd80      	pop	{r7, pc}
 800771e:	bf00      	nop
 8007720:	50000300 	.word	0x50000300
 8007724:	50000100 	.word	0x50000100

08007728 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b086      	sub	sp, #24
 800772c:	af00      	add	r7, sp, #0
 800772e:	60f8      	str	r0, [r7, #12]
 8007730:	60b9      	str	r1, [r7, #8]
 8007732:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007734:	4851      	ldr	r0, [pc, #324]	; (800787c <HAL_ADC_Start_DMA+0x154>)
 8007736:	f7ff fba0 	bl	8006e7a <LL_ADC_GetMultimode>
 800773a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	4618      	mov	r0, r3
 8007742:	f7ff fc7a 	bl	800703a <LL_ADC_REG_IsConversionOngoing>
 8007746:	4603      	mov	r3, r0
 8007748:	2b00      	cmp	r3, #0
 800774a:	f040 808f 	bne.w	800786c <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8007754:	2b01      	cmp	r3, #1
 8007756:	d101      	bne.n	800775c <HAL_ADC_Start_DMA+0x34>
 8007758:	2302      	movs	r3, #2
 800775a:	e08a      	b.n	8007872 <HAL_ADC_Start_DMA+0x14a>
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	2201      	movs	r2, #1
 8007760:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8007764:	693b      	ldr	r3, [r7, #16]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d005      	beq.n	8007776 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800776a:	693b      	ldr	r3, [r7, #16]
 800776c:	2b05      	cmp	r3, #5
 800776e:	d002      	beq.n	8007776 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8007770:	693b      	ldr	r3, [r7, #16]
 8007772:	2b09      	cmp	r3, #9
 8007774:	d173      	bne.n	800785e <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8007776:	68f8      	ldr	r0, [r7, #12]
 8007778:	f001 f9de 	bl	8008b38 <ADC_Enable>
 800777c:	4603      	mov	r3, r0
 800777e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8007780:	7dfb      	ldrb	r3, [r7, #23]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d166      	bne.n	8007854 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800778a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800778e:	f023 0301 	bic.w	r3, r3, #1
 8007792:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	4a38      	ldr	r2, [pc, #224]	; (8007880 <HAL_ADC_Start_DMA+0x158>)
 80077a0:	4293      	cmp	r3, r2
 80077a2:	d002      	beq.n	80077aa <HAL_ADC_Start_DMA+0x82>
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	e001      	b.n	80077ae <HAL_ADC_Start_DMA+0x86>
 80077aa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80077ae:	68fa      	ldr	r2, [r7, #12]
 80077b0:	6812      	ldr	r2, [r2, #0]
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d002      	beq.n	80077bc <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80077b6:	693b      	ldr	r3, [r7, #16]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d105      	bne.n	80077c8 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80077c0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80077cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d006      	beq.n	80077e2 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077d8:	f023 0206 	bic.w	r2, r3, #6
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	661a      	str	r2, [r3, #96]	; 0x60
 80077e0:	e002      	b.n	80077e8 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	2200      	movs	r2, #0
 80077e6:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077ec:	4a25      	ldr	r2, [pc, #148]	; (8007884 <HAL_ADC_Start_DMA+0x15c>)
 80077ee:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077f4:	4a24      	ldr	r2, [pc, #144]	; (8007888 <HAL_ADC_Start_DMA+0x160>)
 80077f6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077fc:	4a23      	ldr	r2, [pc, #140]	; (800788c <HAL_ADC_Start_DMA+0x164>)
 80077fe:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	221c      	movs	r2, #28
 8007806:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	2200      	movs	r2, #0
 800780c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	685a      	ldr	r2, [r3, #4]
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f042 0210 	orr.w	r2, r2, #16
 800781e:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	68da      	ldr	r2, [r3, #12]
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f042 0201 	orr.w	r2, r2, #1
 800782e:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	3340      	adds	r3, #64	; 0x40
 800783a:	4619      	mov	r1, r3
 800783c:	68ba      	ldr	r2, [r7, #8]
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	f002 f83c 	bl	80098bc <HAL_DMA_Start_IT>
 8007844:	4603      	mov	r3, r0
 8007846:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	4618      	mov	r0, r3
 800784e:	f7ff fbcc 	bl	8006fea <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8007852:	e00d      	b.n	8007870 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2200      	movs	r2, #0
 8007858:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 800785c:	e008      	b.n	8007870 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800785e:	2301      	movs	r3, #1
 8007860:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	2200      	movs	r2, #0
 8007866:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800786a:	e001      	b.n	8007870 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800786c:	2302      	movs	r3, #2
 800786e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8007870:	7dfb      	ldrb	r3, [r7, #23]
}
 8007872:	4618      	mov	r0, r3
 8007874:	3718      	adds	r7, #24
 8007876:	46bd      	mov	sp, r7
 8007878:	bd80      	pop	{r7, pc}
 800787a:	bf00      	nop
 800787c:	50000300 	.word	0x50000300
 8007880:	50000100 	.word	0x50000100
 8007884:	08008d03 	.word	0x08008d03
 8007888:	08008ddb 	.word	0x08008ddb
 800788c:	08008df7 	.word	0x08008df7

08007890 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b084      	sub	sp, #16
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800789e:	2b01      	cmp	r3, #1
 80078a0:	d101      	bne.n	80078a6 <HAL_ADC_Stop_DMA+0x16>
 80078a2:	2302      	movs	r3, #2
 80078a4:	e051      	b.n	800794a <HAL_ADC_Stop_DMA+0xba>
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2201      	movs	r2, #1
 80078aa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80078ae:	2103      	movs	r1, #3
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	f001 f885 	bl	80089c0 <ADC_ConversionStop>
 80078b6:	4603      	mov	r3, r0
 80078b8:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80078ba:	7bfb      	ldrb	r3, [r7, #15]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d13f      	bne.n	8007940 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	68da      	ldr	r2, [r3, #12]
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f022 0201 	bic.w	r2, r2, #1
 80078ce:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078d4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80078d8:	b2db      	uxtb	r3, r3
 80078da:	2b02      	cmp	r3, #2
 80078dc:	d10f      	bne.n	80078fe <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078e2:	4618      	mov	r0, r3
 80078e4:	f002 f865 	bl	80099b2 <HAL_DMA_Abort>
 80078e8:	4603      	mov	r3, r0
 80078ea:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 80078ec:	7bfb      	ldrb	r3, [r7, #15]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d005      	beq.n	80078fe <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80078f6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	685a      	ldr	r2, [r3, #4]
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f022 0210 	bic.w	r2, r2, #16
 800790c:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 800790e:	7bfb      	ldrb	r3, [r7, #15]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d105      	bne.n	8007920 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8007914:	6878      	ldr	r0, [r7, #4]
 8007916:	f001 f995 	bl	8008c44 <ADC_Disable>
 800791a:	4603      	mov	r3, r0
 800791c:	73fb      	strb	r3, [r7, #15]
 800791e:	e002      	b.n	8007926 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8007920:	6878      	ldr	r0, [r7, #4]
 8007922:	f001 f98f 	bl	8008c44 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8007926:	7bfb      	ldrb	r3, [r7, #15]
 8007928:	2b00      	cmp	r3, #0
 800792a:	d109      	bne.n	8007940 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007930:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007934:	f023 0301 	bic.w	r3, r3, #1
 8007938:	f043 0201 	orr.w	r2, r3, #1
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2200      	movs	r2, #0
 8007944:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8007948:	7bfb      	ldrb	r3, [r7, #15]
}
 800794a:	4618      	mov	r0, r3
 800794c:	3710      	adds	r7, #16
 800794e:	46bd      	mov	sp, r7
 8007950:	bd80      	pop	{r7, pc}

08007952 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8007952:	b480      	push	{r7}
 8007954:	b083      	sub	sp, #12
 8007956:	af00      	add	r7, sp, #0
 8007958:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8007960:	4618      	mov	r0, r3
 8007962:	370c      	adds	r7, #12
 8007964:	46bd      	mov	sp, r7
 8007966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796a:	4770      	bx	lr

0800796c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b08a      	sub	sp, #40	; 0x28
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8007974:	2300      	movs	r3, #0
 8007976:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	685b      	ldr	r3, [r3, #4]
 8007986:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007988:	4883      	ldr	r0, [pc, #524]	; (8007b98 <HAL_ADC_IRQHandler+0x22c>)
 800798a:	f7ff fa76 	bl	8006e7a <LL_ADC_GetMultimode>
 800798e:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8007990:	69fb      	ldr	r3, [r7, #28]
 8007992:	f003 0302 	and.w	r3, r3, #2
 8007996:	2b00      	cmp	r3, #0
 8007998:	d017      	beq.n	80079ca <HAL_ADC_IRQHandler+0x5e>
 800799a:	69bb      	ldr	r3, [r7, #24]
 800799c:	f003 0302 	and.w	r3, r3, #2
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d012      	beq.n	80079ca <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80079a8:	f003 0310 	and.w	r3, r3, #16
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d105      	bne.n	80079bc <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80079b4:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80079bc:	6878      	ldr	r0, [r7, #4]
 80079be:	f001 fb11 	bl	8008fe4 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	2202      	movs	r2, #2
 80079c8:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80079ca:	69fb      	ldr	r3, [r7, #28]
 80079cc:	f003 0304 	and.w	r3, r3, #4
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d004      	beq.n	80079de <HAL_ADC_IRQHandler+0x72>
 80079d4:	69bb      	ldr	r3, [r7, #24]
 80079d6:	f003 0304 	and.w	r3, r3, #4
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d10a      	bne.n	80079f4 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80079de:	69fb      	ldr	r3, [r7, #28]
 80079e0:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	f000 8085 	beq.w	8007af4 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80079ea:	69bb      	ldr	r3, [r7, #24]
 80079ec:	f003 0308 	and.w	r3, r3, #8
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d07f      	beq.n	8007af4 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80079f8:	f003 0310 	and.w	r3, r3, #16
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d105      	bne.n	8007a0c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a04:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	4618      	mov	r0, r3
 8007a12:	f7ff f941 	bl	8006c98 <LL_ADC_REG_IsTriggerSourceSWStart>
 8007a16:	4603      	mov	r3, r0
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d064      	beq.n	8007ae6 <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	4a5e      	ldr	r2, [pc, #376]	; (8007b9c <HAL_ADC_IRQHandler+0x230>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d002      	beq.n	8007a2c <HAL_ADC_IRQHandler+0xc0>
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	e001      	b.n	8007a30 <HAL_ADC_IRQHandler+0xc4>
 8007a2c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8007a30:	687a      	ldr	r2, [r7, #4]
 8007a32:	6812      	ldr	r2, [r2, #0]
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d008      	beq.n	8007a4a <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d005      	beq.n	8007a4a <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8007a3e:	697b      	ldr	r3, [r7, #20]
 8007a40:	2b05      	cmp	r3, #5
 8007a42:	d002      	beq.n	8007a4a <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8007a44:	697b      	ldr	r3, [r7, #20]
 8007a46:	2b09      	cmp	r3, #9
 8007a48:	d104      	bne.n	8007a54 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	68db      	ldr	r3, [r3, #12]
 8007a50:	623b      	str	r3, [r7, #32]
 8007a52:	e00d      	b.n	8007a70 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	4a50      	ldr	r2, [pc, #320]	; (8007b9c <HAL_ADC_IRQHandler+0x230>)
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d002      	beq.n	8007a64 <HAL_ADC_IRQHandler+0xf8>
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	e001      	b.n	8007a68 <HAL_ADC_IRQHandler+0xfc>
 8007a64:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8007a68:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8007a6a:	693b      	ldr	r3, [r7, #16]
 8007a6c:	68db      	ldr	r3, [r3, #12]
 8007a6e:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8007a70:	6a3b      	ldr	r3, [r7, #32]
 8007a72:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d135      	bne.n	8007ae6 <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f003 0308 	and.w	r3, r3, #8
 8007a84:	2b08      	cmp	r3, #8
 8007a86:	d12e      	bne.n	8007ae6 <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	f7ff fad4 	bl	800703a <LL_ADC_REG_IsConversionOngoing>
 8007a92:	4603      	mov	r3, r0
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d11a      	bne.n	8007ace <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	685a      	ldr	r2, [r3, #4]
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f022 020c 	bic.w	r2, r2, #12
 8007aa6:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007aac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ab8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d112      	bne.n	8007ae6 <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ac4:	f043 0201 	orr.w	r2, r3, #1
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	65da      	str	r2, [r3, #92]	; 0x5c
 8007acc:	e00b      	b.n	8007ae6 <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ad2:	f043 0210 	orr.w	r2, r3, #16
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ade:	f043 0201 	orr.w	r2, r3, #1
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8007ae6:	6878      	ldr	r0, [r7, #4]
 8007ae8:	f7fc f848 	bl	8003b7c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	220c      	movs	r2, #12
 8007af2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8007af4:	69fb      	ldr	r3, [r7, #28]
 8007af6:	f003 0320 	and.w	r3, r3, #32
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d004      	beq.n	8007b08 <HAL_ADC_IRQHandler+0x19c>
 8007afe:	69bb      	ldr	r3, [r7, #24]
 8007b00:	f003 0320 	and.w	r3, r3, #32
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d10b      	bne.n	8007b20 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8007b08:	69fb      	ldr	r3, [r7, #28]
 8007b0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	f000 809e 	beq.w	8007c50 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8007b14:	69bb      	ldr	r3, [r7, #24]
 8007b16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	f000 8098 	beq.w	8007c50 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b24:	f003 0310 	and.w	r3, r3, #16
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d105      	bne.n	8007b38 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b30:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	f7ff f8ea 	bl	8006d16 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8007b42:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	4618      	mov	r0, r3
 8007b4a:	f7ff f8a5 	bl	8006c98 <LL_ADC_REG_IsTriggerSourceSWStart>
 8007b4e:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4a11      	ldr	r2, [pc, #68]	; (8007b9c <HAL_ADC_IRQHandler+0x230>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d002      	beq.n	8007b60 <HAL_ADC_IRQHandler+0x1f4>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	e001      	b.n	8007b64 <HAL_ADC_IRQHandler+0x1f8>
 8007b60:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8007b64:	687a      	ldr	r2, [r7, #4]
 8007b66:	6812      	ldr	r2, [r2, #0]
 8007b68:	4293      	cmp	r3, r2
 8007b6a:	d008      	beq.n	8007b7e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007b6c:	697b      	ldr	r3, [r7, #20]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d005      	beq.n	8007b7e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8007b72:	697b      	ldr	r3, [r7, #20]
 8007b74:	2b06      	cmp	r3, #6
 8007b76:	d002      	beq.n	8007b7e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8007b78:	697b      	ldr	r3, [r7, #20]
 8007b7a:	2b07      	cmp	r3, #7
 8007b7c:	d104      	bne.n	8007b88 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	68db      	ldr	r3, [r3, #12]
 8007b84:	623b      	str	r3, [r7, #32]
 8007b86:	e011      	b.n	8007bac <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	4a03      	ldr	r2, [pc, #12]	; (8007b9c <HAL_ADC_IRQHandler+0x230>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d006      	beq.n	8007ba0 <HAL_ADC_IRQHandler+0x234>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	e005      	b.n	8007ba4 <HAL_ADC_IRQHandler+0x238>
 8007b98:	50000300 	.word	0x50000300
 8007b9c:	50000100 	.word	0x50000100
 8007ba0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8007ba4:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8007ba6:	693b      	ldr	r3, [r7, #16]
 8007ba8:	68db      	ldr	r3, [r3, #12]
 8007baa:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d047      	beq.n	8007c42 <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8007bb2:	6a3b      	ldr	r3, [r7, #32]
 8007bb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d007      	beq.n	8007bcc <HAL_ADC_IRQHandler+0x260>
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d03f      	beq.n	8007c42 <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8007bc2:	6a3b      	ldr	r3, [r7, #32]
 8007bc4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d13a      	bne.n	8007c42 <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bd6:	2b40      	cmp	r3, #64	; 0x40
 8007bd8:	d133      	bne.n	8007c42 <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8007bda:	6a3b      	ldr	r3, [r7, #32]
 8007bdc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d12e      	bne.n	8007c42 <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4618      	mov	r0, r3
 8007bea:	f7ff fa4d 	bl	8007088 <LL_ADC_INJ_IsConversionOngoing>
 8007bee:	4603      	mov	r3, r0
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d11a      	bne.n	8007c2a <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	685a      	ldr	r2, [r3, #4]
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007c02:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c08:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d112      	bne.n	8007c42 <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c20:	f043 0201 	orr.w	r2, r3, #1
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	65da      	str	r2, [r3, #92]	; 0x5c
 8007c28:	e00b      	b.n	8007c42 <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c2e:	f043 0210 	orr.w	r2, r3, #16
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c3a:	f043 0201 	orr.w	r2, r3, #1
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8007c42:	6878      	ldr	r0, [r7, #4]
 8007c44:	f001 f9a6 	bl	8008f94 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	2260      	movs	r2, #96	; 0x60
 8007c4e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8007c50:	69fb      	ldr	r3, [r7, #28]
 8007c52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d011      	beq.n	8007c7e <HAL_ADC_IRQHandler+0x312>
 8007c5a:	69bb      	ldr	r3, [r7, #24]
 8007c5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d00c      	beq.n	8007c7e <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c68:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8007c70:	6878      	ldr	r0, [r7, #4]
 8007c72:	f7fb ffcd 	bl	8003c10 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	2280      	movs	r2, #128	; 0x80
 8007c7c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8007c7e:	69fb      	ldr	r3, [r7, #28]
 8007c80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d012      	beq.n	8007cae <HAL_ADC_IRQHandler+0x342>
 8007c88:	69bb      	ldr	r3, [r7, #24]
 8007c8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d00d      	beq.n	8007cae <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c96:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f001 f98c 	bl	8008fbc <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007cac:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8007cae:	69fb      	ldr	r3, [r7, #28]
 8007cb0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d012      	beq.n	8007cde <HAL_ADC_IRQHandler+0x372>
 8007cb8:	69bb      	ldr	r3, [r7, #24]
 8007cba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d00d      	beq.n	8007cde <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007cc6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8007cce:	6878      	ldr	r0, [r7, #4]
 8007cd0:	f001 f97e 	bl	8008fd0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007cdc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8007cde:	69fb      	ldr	r3, [r7, #28]
 8007ce0:	f003 0310 	and.w	r3, r3, #16
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d036      	beq.n	8007d56 <HAL_ADC_IRQHandler+0x3ea>
 8007ce8:	69bb      	ldr	r3, [r7, #24]
 8007cea:	f003 0310 	and.w	r3, r3, #16
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d031      	beq.n	8007d56 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d102      	bne.n	8007d00 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	627b      	str	r3, [r7, #36]	; 0x24
 8007cfe:	e014      	b.n	8007d2a <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d008      	beq.n	8007d18 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8007d06:	4825      	ldr	r0, [pc, #148]	; (8007d9c <HAL_ADC_IRQHandler+0x430>)
 8007d08:	f7ff f8c5 	bl	8006e96 <LL_ADC_GetMultiDMATransfer>
 8007d0c:	4603      	mov	r3, r0
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d00b      	beq.n	8007d2a <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8007d12:	2301      	movs	r3, #1
 8007d14:	627b      	str	r3, [r7, #36]	; 0x24
 8007d16:	e008      	b.n	8007d2a <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	68db      	ldr	r3, [r3, #12]
 8007d1e:	f003 0301 	and.w	r3, r3, #1
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d001      	beq.n	8007d2a <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8007d26:	2301      	movs	r3, #1
 8007d28:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8007d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d2c:	2b01      	cmp	r3, #1
 8007d2e:	d10e      	bne.n	8007d4e <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d34:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007d40:	f043 0202 	orr.w	r2, r3, #2
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8007d48:	6878      	ldr	r0, [r7, #4]
 8007d4a:	f000 f833 	bl	8007db4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	2210      	movs	r2, #16
 8007d54:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8007d56:	69fb      	ldr	r3, [r7, #28]
 8007d58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d018      	beq.n	8007d92 <HAL_ADC_IRQHandler+0x426>
 8007d60:	69bb      	ldr	r3, [r7, #24]
 8007d62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d013      	beq.n	8007d92 <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d6e:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007d7a:	f043 0208 	orr.w	r2, r3, #8
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007d8a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8007d8c:	6878      	ldr	r0, [r7, #4]
 8007d8e:	f001 f90b 	bl	8008fa8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8007d92:	bf00      	nop
 8007d94:	3728      	adds	r7, #40	; 0x28
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bd80      	pop	{r7, pc}
 8007d9a:	bf00      	nop
 8007d9c:	50000300 	.word	0x50000300

08007da0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007da0:	b480      	push	{r7}
 8007da2:	b083      	sub	sp, #12
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8007da8:	bf00      	nop
 8007daa:	370c      	adds	r7, #12
 8007dac:	46bd      	mov	sp, r7
 8007dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db2:	4770      	bx	lr

08007db4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8007db4:	b480      	push	{r7}
 8007db6:	b083      	sub	sp, #12
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8007dbc:	bf00      	nop
 8007dbe:	370c      	adds	r7, #12
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc6:	4770      	bx	lr

08007dc8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b0b6      	sub	sp, #216	; 0xd8
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
 8007dd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8007dd8:	2300      	movs	r3, #0
 8007dda:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8007de2:	2b01      	cmp	r3, #1
 8007de4:	d101      	bne.n	8007dea <HAL_ADC_ConfigChannel+0x22>
 8007de6:	2302      	movs	r3, #2
 8007de8:	e3c8      	b.n	800857c <HAL_ADC_ConfigChannel+0x7b4>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2201      	movs	r2, #1
 8007dee:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	4618      	mov	r0, r3
 8007df8:	f7ff f91f 	bl	800703a <LL_ADC_REG_IsConversionOngoing>
 8007dfc:	4603      	mov	r3, r0
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	f040 83ad 	bne.w	800855e <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6818      	ldr	r0, [r3, #0]
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	6859      	ldr	r1, [r3, #4]
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	461a      	mov	r2, r3
 8007e12:	f7fe ff54 	bl	8006cbe <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f7ff f90d 	bl	800703a <LL_ADC_REG_IsConversionOngoing>
 8007e20:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	4618      	mov	r0, r3
 8007e2a:	f7ff f92d 	bl	8007088 <LL_ADC_INJ_IsConversionOngoing>
 8007e2e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007e32:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	f040 81d9 	bne.w	80081ee <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007e3c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	f040 81d4 	bne.w	80081ee <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	689b      	ldr	r3, [r3, #8]
 8007e4a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007e4e:	d10f      	bne.n	8007e70 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6818      	ldr	r0, [r3, #0]
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	4619      	mov	r1, r3
 8007e5c:	f7fe ff6e 	bl	8006d3c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8007e68:	4618      	mov	r0, r3
 8007e6a:	f7fe ff02 	bl	8006c72 <LL_ADC_SetSamplingTimeCommonConfig>
 8007e6e:	e00e      	b.n	8007e8e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6818      	ldr	r0, [r3, #0]
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	6819      	ldr	r1, [r3, #0]
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	689b      	ldr	r3, [r3, #8]
 8007e7c:	461a      	mov	r2, r3
 8007e7e:	f7fe ff5d 	bl	8006d3c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	2100      	movs	r1, #0
 8007e88:	4618      	mov	r0, r3
 8007e8a:	f7fe fef2 	bl	8006c72 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	695a      	ldr	r2, [r3, #20]
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	68db      	ldr	r3, [r3, #12]
 8007e98:	08db      	lsrs	r3, r3, #3
 8007e9a:	f003 0303 	and.w	r3, r3, #3
 8007e9e:	005b      	lsls	r3, r3, #1
 8007ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ea4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	691b      	ldr	r3, [r3, #16]
 8007eac:	2b04      	cmp	r3, #4
 8007eae:	d022      	beq.n	8007ef6 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6818      	ldr	r0, [r3, #0]
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	6919      	ldr	r1, [r3, #16]
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	681a      	ldr	r2, [r3, #0]
 8007ebc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007ec0:	f7fe fe4c 	bl	8006b5c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	6818      	ldr	r0, [r3, #0]
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	6919      	ldr	r1, [r3, #16]
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	699b      	ldr	r3, [r3, #24]
 8007ed0:	461a      	mov	r2, r3
 8007ed2:	f7fe fe98 	bl	8006c06 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6818      	ldr	r0, [r3, #0]
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8007ee2:	2b01      	cmp	r3, #1
 8007ee4:	d102      	bne.n	8007eec <HAL_ADC_ConfigChannel+0x124>
 8007ee6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007eea:	e000      	b.n	8007eee <HAL_ADC_ConfigChannel+0x126>
 8007eec:	2300      	movs	r3, #0
 8007eee:	461a      	mov	r2, r3
 8007ef0:	f7fe fea4 	bl	8006c3c <LL_ADC_SetOffsetSaturation>
 8007ef4:	e17b      	b.n	80081ee <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	2100      	movs	r1, #0
 8007efc:	4618      	mov	r0, r3
 8007efe:	f7fe fe51 	bl	8006ba4 <LL_ADC_GetOffsetChannel>
 8007f02:	4603      	mov	r3, r0
 8007f04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d10a      	bne.n	8007f22 <HAL_ADC_ConfigChannel+0x15a>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	2100      	movs	r1, #0
 8007f12:	4618      	mov	r0, r3
 8007f14:	f7fe fe46 	bl	8006ba4 <LL_ADC_GetOffsetChannel>
 8007f18:	4603      	mov	r3, r0
 8007f1a:	0e9b      	lsrs	r3, r3, #26
 8007f1c:	f003 021f 	and.w	r2, r3, #31
 8007f20:	e01e      	b.n	8007f60 <HAL_ADC_ConfigChannel+0x198>
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	2100      	movs	r1, #0
 8007f28:	4618      	mov	r0, r3
 8007f2a:	f7fe fe3b 	bl	8006ba4 <LL_ADC_GetOffsetChannel>
 8007f2e:	4603      	mov	r3, r0
 8007f30:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f34:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007f38:	fa93 f3a3 	rbit	r3, r3
 8007f3c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007f40:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007f44:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8007f48:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d101      	bne.n	8007f54 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8007f50:	2320      	movs	r3, #32
 8007f52:	e004      	b.n	8007f5e <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8007f54:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007f58:	fab3 f383 	clz	r3, r3
 8007f5c:	b2db      	uxtb	r3, r3
 8007f5e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d105      	bne.n	8007f78 <HAL_ADC_ConfigChannel+0x1b0>
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	0e9b      	lsrs	r3, r3, #26
 8007f72:	f003 031f 	and.w	r3, r3, #31
 8007f76:	e018      	b.n	8007faa <HAL_ADC_ConfigChannel+0x1e2>
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f80:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8007f84:	fa93 f3a3 	rbit	r3, r3
 8007f88:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8007f8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007f90:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8007f94:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d101      	bne.n	8007fa0 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8007f9c:	2320      	movs	r3, #32
 8007f9e:	e004      	b.n	8007faa <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8007fa0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007fa4:	fab3 f383 	clz	r3, r3
 8007fa8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007faa:	429a      	cmp	r2, r3
 8007fac:	d106      	bne.n	8007fbc <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	2100      	movs	r1, #0
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	f7fe fe0a 	bl	8006bd0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	2101      	movs	r1, #1
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	f7fe fdee 	bl	8006ba4 <LL_ADC_GetOffsetChannel>
 8007fc8:	4603      	mov	r3, r0
 8007fca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d10a      	bne.n	8007fe8 <HAL_ADC_ConfigChannel+0x220>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	2101      	movs	r1, #1
 8007fd8:	4618      	mov	r0, r3
 8007fda:	f7fe fde3 	bl	8006ba4 <LL_ADC_GetOffsetChannel>
 8007fde:	4603      	mov	r3, r0
 8007fe0:	0e9b      	lsrs	r3, r3, #26
 8007fe2:	f003 021f 	and.w	r2, r3, #31
 8007fe6:	e01e      	b.n	8008026 <HAL_ADC_ConfigChannel+0x25e>
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	2101      	movs	r1, #1
 8007fee:	4618      	mov	r0, r3
 8007ff0:	f7fe fdd8 	bl	8006ba4 <LL_ADC_GetOffsetChannel>
 8007ff4:	4603      	mov	r3, r0
 8007ff6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ffa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8007ffe:	fa93 f3a3 	rbit	r3, r3
 8008002:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8008006:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800800a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800800e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008012:	2b00      	cmp	r3, #0
 8008014:	d101      	bne.n	800801a <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8008016:	2320      	movs	r3, #32
 8008018:	e004      	b.n	8008024 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 800801a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800801e:	fab3 f383 	clz	r3, r3
 8008022:	b2db      	uxtb	r3, r3
 8008024:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800802e:	2b00      	cmp	r3, #0
 8008030:	d105      	bne.n	800803e <HAL_ADC_ConfigChannel+0x276>
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	0e9b      	lsrs	r3, r3, #26
 8008038:	f003 031f 	and.w	r3, r3, #31
 800803c:	e018      	b.n	8008070 <HAL_ADC_ConfigChannel+0x2a8>
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008046:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800804a:	fa93 f3a3 	rbit	r3, r3
 800804e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8008052:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008056:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800805a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800805e:	2b00      	cmp	r3, #0
 8008060:	d101      	bne.n	8008066 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8008062:	2320      	movs	r3, #32
 8008064:	e004      	b.n	8008070 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8008066:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800806a:	fab3 f383 	clz	r3, r3
 800806e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008070:	429a      	cmp	r2, r3
 8008072:	d106      	bne.n	8008082 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	2200      	movs	r2, #0
 800807a:	2101      	movs	r1, #1
 800807c:	4618      	mov	r0, r3
 800807e:	f7fe fda7 	bl	8006bd0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	2102      	movs	r1, #2
 8008088:	4618      	mov	r0, r3
 800808a:	f7fe fd8b 	bl	8006ba4 <LL_ADC_GetOffsetChannel>
 800808e:	4603      	mov	r3, r0
 8008090:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008094:	2b00      	cmp	r3, #0
 8008096:	d10a      	bne.n	80080ae <HAL_ADC_ConfigChannel+0x2e6>
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	2102      	movs	r1, #2
 800809e:	4618      	mov	r0, r3
 80080a0:	f7fe fd80 	bl	8006ba4 <LL_ADC_GetOffsetChannel>
 80080a4:	4603      	mov	r3, r0
 80080a6:	0e9b      	lsrs	r3, r3, #26
 80080a8:	f003 021f 	and.w	r2, r3, #31
 80080ac:	e01e      	b.n	80080ec <HAL_ADC_ConfigChannel+0x324>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	2102      	movs	r1, #2
 80080b4:	4618      	mov	r0, r3
 80080b6:	f7fe fd75 	bl	8006ba4 <LL_ADC_GetOffsetChannel>
 80080ba:	4603      	mov	r3, r0
 80080bc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80080c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80080c4:	fa93 f3a3 	rbit	r3, r3
 80080c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80080cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80080d0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80080d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d101      	bne.n	80080e0 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80080dc:	2320      	movs	r3, #32
 80080de:	e004      	b.n	80080ea <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80080e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80080e4:	fab3 f383 	clz	r3, r3
 80080e8:	b2db      	uxtb	r3, r3
 80080ea:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d105      	bne.n	8008104 <HAL_ADC_ConfigChannel+0x33c>
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	0e9b      	lsrs	r3, r3, #26
 80080fe:	f003 031f 	and.w	r3, r3, #31
 8008102:	e016      	b.n	8008132 <HAL_ADC_ConfigChannel+0x36a>
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800810c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008110:	fa93 f3a3 	rbit	r3, r3
 8008114:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8008116:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008118:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800811c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008120:	2b00      	cmp	r3, #0
 8008122:	d101      	bne.n	8008128 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8008124:	2320      	movs	r3, #32
 8008126:	e004      	b.n	8008132 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8008128:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800812c:	fab3 f383 	clz	r3, r3
 8008130:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008132:	429a      	cmp	r2, r3
 8008134:	d106      	bne.n	8008144 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	2200      	movs	r2, #0
 800813c:	2102      	movs	r1, #2
 800813e:	4618      	mov	r0, r3
 8008140:	f7fe fd46 	bl	8006bd0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	2103      	movs	r1, #3
 800814a:	4618      	mov	r0, r3
 800814c:	f7fe fd2a 	bl	8006ba4 <LL_ADC_GetOffsetChannel>
 8008150:	4603      	mov	r3, r0
 8008152:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008156:	2b00      	cmp	r3, #0
 8008158:	d10a      	bne.n	8008170 <HAL_ADC_ConfigChannel+0x3a8>
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	2103      	movs	r1, #3
 8008160:	4618      	mov	r0, r3
 8008162:	f7fe fd1f 	bl	8006ba4 <LL_ADC_GetOffsetChannel>
 8008166:	4603      	mov	r3, r0
 8008168:	0e9b      	lsrs	r3, r3, #26
 800816a:	f003 021f 	and.w	r2, r3, #31
 800816e:	e017      	b.n	80081a0 <HAL_ADC_ConfigChannel+0x3d8>
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	2103      	movs	r1, #3
 8008176:	4618      	mov	r0, r3
 8008178:	f7fe fd14 	bl	8006ba4 <LL_ADC_GetOffsetChannel>
 800817c:	4603      	mov	r3, r0
 800817e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008180:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008182:	fa93 f3a3 	rbit	r3, r3
 8008186:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8008188:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800818a:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800818c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800818e:	2b00      	cmp	r3, #0
 8008190:	d101      	bne.n	8008196 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8008192:	2320      	movs	r3, #32
 8008194:	e003      	b.n	800819e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8008196:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008198:	fab3 f383 	clz	r3, r3
 800819c:	b2db      	uxtb	r3, r3
 800819e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80081a0:	683b      	ldr	r3, [r7, #0]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d105      	bne.n	80081b8 <HAL_ADC_ConfigChannel+0x3f0>
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	0e9b      	lsrs	r3, r3, #26
 80081b2:	f003 031f 	and.w	r3, r3, #31
 80081b6:	e011      	b.n	80081dc <HAL_ADC_ConfigChannel+0x414>
 80081b8:	683b      	ldr	r3, [r7, #0]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081be:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80081c0:	fa93 f3a3 	rbit	r3, r3
 80081c4:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80081c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80081c8:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80081ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d101      	bne.n	80081d4 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80081d0:	2320      	movs	r3, #32
 80081d2:	e003      	b.n	80081dc <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80081d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081d6:	fab3 f383 	clz	r3, r3
 80081da:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80081dc:	429a      	cmp	r2, r3
 80081de:	d106      	bne.n	80081ee <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	2200      	movs	r2, #0
 80081e6:	2103      	movs	r1, #3
 80081e8:	4618      	mov	r0, r3
 80081ea:	f7fe fcf1 	bl	8006bd0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	4618      	mov	r0, r3
 80081f4:	f7fe fed3 	bl	8006f9e <LL_ADC_IsEnabled>
 80081f8:	4603      	mov	r3, r0
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	f040 8140 	bne.w	8008480 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	6818      	ldr	r0, [r3, #0]
 8008204:	683b      	ldr	r3, [r7, #0]
 8008206:	6819      	ldr	r1, [r3, #0]
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	68db      	ldr	r3, [r3, #12]
 800820c:	461a      	mov	r2, r3
 800820e:	f7fe fdc1 	bl	8006d94 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	68db      	ldr	r3, [r3, #12]
 8008216:	4a8f      	ldr	r2, [pc, #572]	; (8008454 <HAL_ADC_ConfigChannel+0x68c>)
 8008218:	4293      	cmp	r3, r2
 800821a:	f040 8131 	bne.w	8008480 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008222:	683b      	ldr	r3, [r7, #0]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800822a:	2b00      	cmp	r3, #0
 800822c:	d10b      	bne.n	8008246 <HAL_ADC_ConfigChannel+0x47e>
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	0e9b      	lsrs	r3, r3, #26
 8008234:	3301      	adds	r3, #1
 8008236:	f003 031f 	and.w	r3, r3, #31
 800823a:	2b09      	cmp	r3, #9
 800823c:	bf94      	ite	ls
 800823e:	2301      	movls	r3, #1
 8008240:	2300      	movhi	r3, #0
 8008242:	b2db      	uxtb	r3, r3
 8008244:	e019      	b.n	800827a <HAL_ADC_ConfigChannel+0x4b2>
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800824c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800824e:	fa93 f3a3 	rbit	r3, r3
 8008252:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8008254:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008256:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8008258:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800825a:	2b00      	cmp	r3, #0
 800825c:	d101      	bne.n	8008262 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800825e:	2320      	movs	r3, #32
 8008260:	e003      	b.n	800826a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8008262:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008264:	fab3 f383 	clz	r3, r3
 8008268:	b2db      	uxtb	r3, r3
 800826a:	3301      	adds	r3, #1
 800826c:	f003 031f 	and.w	r3, r3, #31
 8008270:	2b09      	cmp	r3, #9
 8008272:	bf94      	ite	ls
 8008274:	2301      	movls	r3, #1
 8008276:	2300      	movhi	r3, #0
 8008278:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800827a:	2b00      	cmp	r3, #0
 800827c:	d079      	beq.n	8008372 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008286:	2b00      	cmp	r3, #0
 8008288:	d107      	bne.n	800829a <HAL_ADC_ConfigChannel+0x4d2>
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	0e9b      	lsrs	r3, r3, #26
 8008290:	3301      	adds	r3, #1
 8008292:	069b      	lsls	r3, r3, #26
 8008294:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008298:	e015      	b.n	80082c6 <HAL_ADC_ConfigChannel+0x4fe>
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80082a2:	fa93 f3a3 	rbit	r3, r3
 80082a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80082a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082aa:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80082ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d101      	bne.n	80082b6 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80082b2:	2320      	movs	r3, #32
 80082b4:	e003      	b.n	80082be <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80082b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80082b8:	fab3 f383 	clz	r3, r3
 80082bc:	b2db      	uxtb	r3, r3
 80082be:	3301      	adds	r3, #1
 80082c0:	069b      	lsls	r3, r3, #26
 80082c2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d109      	bne.n	80082e6 <HAL_ADC_ConfigChannel+0x51e>
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	0e9b      	lsrs	r3, r3, #26
 80082d8:	3301      	adds	r3, #1
 80082da:	f003 031f 	and.w	r3, r3, #31
 80082de:	2101      	movs	r1, #1
 80082e0:	fa01 f303 	lsl.w	r3, r1, r3
 80082e4:	e017      	b.n	8008316 <HAL_ADC_ConfigChannel+0x54e>
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80082ee:	fa93 f3a3 	rbit	r3, r3
 80082f2:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80082f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80082f6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80082f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d101      	bne.n	8008302 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80082fe:	2320      	movs	r3, #32
 8008300:	e003      	b.n	800830a <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8008302:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008304:	fab3 f383 	clz	r3, r3
 8008308:	b2db      	uxtb	r3, r3
 800830a:	3301      	adds	r3, #1
 800830c:	f003 031f 	and.w	r3, r3, #31
 8008310:	2101      	movs	r1, #1
 8008312:	fa01 f303 	lsl.w	r3, r1, r3
 8008316:	ea42 0103 	orr.w	r1, r2, r3
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008322:	2b00      	cmp	r3, #0
 8008324:	d10a      	bne.n	800833c <HAL_ADC_ConfigChannel+0x574>
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	0e9b      	lsrs	r3, r3, #26
 800832c:	3301      	adds	r3, #1
 800832e:	f003 021f 	and.w	r2, r3, #31
 8008332:	4613      	mov	r3, r2
 8008334:	005b      	lsls	r3, r3, #1
 8008336:	4413      	add	r3, r2
 8008338:	051b      	lsls	r3, r3, #20
 800833a:	e018      	b.n	800836e <HAL_ADC_ConfigChannel+0x5a6>
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008342:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008344:	fa93 f3a3 	rbit	r3, r3
 8008348:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800834a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800834c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800834e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008350:	2b00      	cmp	r3, #0
 8008352:	d101      	bne.n	8008358 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8008354:	2320      	movs	r3, #32
 8008356:	e003      	b.n	8008360 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8008358:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800835a:	fab3 f383 	clz	r3, r3
 800835e:	b2db      	uxtb	r3, r3
 8008360:	3301      	adds	r3, #1
 8008362:	f003 021f 	and.w	r2, r3, #31
 8008366:	4613      	mov	r3, r2
 8008368:	005b      	lsls	r3, r3, #1
 800836a:	4413      	add	r3, r2
 800836c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800836e:	430b      	orrs	r3, r1
 8008370:	e081      	b.n	8008476 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800837a:	2b00      	cmp	r3, #0
 800837c:	d107      	bne.n	800838e <HAL_ADC_ConfigChannel+0x5c6>
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	0e9b      	lsrs	r3, r3, #26
 8008384:	3301      	adds	r3, #1
 8008386:	069b      	lsls	r3, r3, #26
 8008388:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800838c:	e015      	b.n	80083ba <HAL_ADC_ConfigChannel+0x5f2>
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008394:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008396:	fa93 f3a3 	rbit	r3, r3
 800839a:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800839c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800839e:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80083a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d101      	bne.n	80083aa <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80083a6:	2320      	movs	r3, #32
 80083a8:	e003      	b.n	80083b2 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80083aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083ac:	fab3 f383 	clz	r3, r3
 80083b0:	b2db      	uxtb	r3, r3
 80083b2:	3301      	adds	r3, #1
 80083b4:	069b      	lsls	r3, r3, #26
 80083b6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d109      	bne.n	80083da <HAL_ADC_ConfigChannel+0x612>
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	0e9b      	lsrs	r3, r3, #26
 80083cc:	3301      	adds	r3, #1
 80083ce:	f003 031f 	and.w	r3, r3, #31
 80083d2:	2101      	movs	r1, #1
 80083d4:	fa01 f303 	lsl.w	r3, r1, r3
 80083d8:	e017      	b.n	800840a <HAL_ADC_ConfigChannel+0x642>
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80083e0:	6a3b      	ldr	r3, [r7, #32]
 80083e2:	fa93 f3a3 	rbit	r3, r3
 80083e6:	61fb      	str	r3, [r7, #28]
  return result;
 80083e8:	69fb      	ldr	r3, [r7, #28]
 80083ea:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80083ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d101      	bne.n	80083f6 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80083f2:	2320      	movs	r3, #32
 80083f4:	e003      	b.n	80083fe <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80083f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083f8:	fab3 f383 	clz	r3, r3
 80083fc:	b2db      	uxtb	r3, r3
 80083fe:	3301      	adds	r3, #1
 8008400:	f003 031f 	and.w	r3, r3, #31
 8008404:	2101      	movs	r1, #1
 8008406:	fa01 f303 	lsl.w	r3, r1, r3
 800840a:	ea42 0103 	orr.w	r1, r2, r3
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008416:	2b00      	cmp	r3, #0
 8008418:	d10d      	bne.n	8008436 <HAL_ADC_ConfigChannel+0x66e>
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	0e9b      	lsrs	r3, r3, #26
 8008420:	3301      	adds	r3, #1
 8008422:	f003 021f 	and.w	r2, r3, #31
 8008426:	4613      	mov	r3, r2
 8008428:	005b      	lsls	r3, r3, #1
 800842a:	4413      	add	r3, r2
 800842c:	3b1e      	subs	r3, #30
 800842e:	051b      	lsls	r3, r3, #20
 8008430:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008434:	e01e      	b.n	8008474 <HAL_ADC_ConfigChannel+0x6ac>
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800843c:	697b      	ldr	r3, [r7, #20]
 800843e:	fa93 f3a3 	rbit	r3, r3
 8008442:	613b      	str	r3, [r7, #16]
  return result;
 8008444:	693b      	ldr	r3, [r7, #16]
 8008446:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008448:	69bb      	ldr	r3, [r7, #24]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d104      	bne.n	8008458 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 800844e:	2320      	movs	r3, #32
 8008450:	e006      	b.n	8008460 <HAL_ADC_ConfigChannel+0x698>
 8008452:	bf00      	nop
 8008454:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8008458:	69bb      	ldr	r3, [r7, #24]
 800845a:	fab3 f383 	clz	r3, r3
 800845e:	b2db      	uxtb	r3, r3
 8008460:	3301      	adds	r3, #1
 8008462:	f003 021f 	and.w	r2, r3, #31
 8008466:	4613      	mov	r3, r2
 8008468:	005b      	lsls	r3, r3, #1
 800846a:	4413      	add	r3, r2
 800846c:	3b1e      	subs	r3, #30
 800846e:	051b      	lsls	r3, r3, #20
 8008470:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008474:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8008476:	683a      	ldr	r2, [r7, #0]
 8008478:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800847a:	4619      	mov	r1, r3
 800847c:	f7fe fc5e 	bl	8006d3c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	681a      	ldr	r2, [r3, #0]
 8008484:	4b3f      	ldr	r3, [pc, #252]	; (8008584 <HAL_ADC_ConfigChannel+0x7bc>)
 8008486:	4013      	ands	r3, r2
 8008488:	2b00      	cmp	r3, #0
 800848a:	d071      	beq.n	8008570 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800848c:	483e      	ldr	r0, [pc, #248]	; (8008588 <HAL_ADC_ConfigChannel+0x7c0>)
 800848e:	f7fe fb57 	bl	8006b40 <LL_ADC_GetCommonPathInternalCh>
 8008492:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	4a3c      	ldr	r2, [pc, #240]	; (800858c <HAL_ADC_ConfigChannel+0x7c4>)
 800849c:	4293      	cmp	r3, r2
 800849e:	d004      	beq.n	80084aa <HAL_ADC_ConfigChannel+0x6e2>
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4a3a      	ldr	r2, [pc, #232]	; (8008590 <HAL_ADC_ConfigChannel+0x7c8>)
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d127      	bne.n	80084fa <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80084aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80084ae:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d121      	bne.n	80084fa <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80084be:	d157      	bne.n	8008570 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80084c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80084c4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80084c8:	4619      	mov	r1, r3
 80084ca:	482f      	ldr	r0, [pc, #188]	; (8008588 <HAL_ADC_ConfigChannel+0x7c0>)
 80084cc:	f7fe fb25 	bl	8006b1a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80084d0:	4b30      	ldr	r3, [pc, #192]	; (8008594 <HAL_ADC_ConfigChannel+0x7cc>)
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	099b      	lsrs	r3, r3, #6
 80084d6:	4a30      	ldr	r2, [pc, #192]	; (8008598 <HAL_ADC_ConfigChannel+0x7d0>)
 80084d8:	fba2 2303 	umull	r2, r3, r2, r3
 80084dc:	099b      	lsrs	r3, r3, #6
 80084de:	1c5a      	adds	r2, r3, #1
 80084e0:	4613      	mov	r3, r2
 80084e2:	005b      	lsls	r3, r3, #1
 80084e4:	4413      	add	r3, r2
 80084e6:	009b      	lsls	r3, r3, #2
 80084e8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80084ea:	e002      	b.n	80084f2 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	3b01      	subs	r3, #1
 80084f0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d1f9      	bne.n	80084ec <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80084f8:	e03a      	b.n	8008570 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	4a27      	ldr	r2, [pc, #156]	; (800859c <HAL_ADC_ConfigChannel+0x7d4>)
 8008500:	4293      	cmp	r3, r2
 8008502:	d113      	bne.n	800852c <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8008504:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8008508:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800850c:	2b00      	cmp	r3, #0
 800850e:	d10d      	bne.n	800852c <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4a22      	ldr	r2, [pc, #136]	; (80085a0 <HAL_ADC_ConfigChannel+0x7d8>)
 8008516:	4293      	cmp	r3, r2
 8008518:	d02a      	beq.n	8008570 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800851a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800851e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008522:	4619      	mov	r1, r3
 8008524:	4818      	ldr	r0, [pc, #96]	; (8008588 <HAL_ADC_ConfigChannel+0x7c0>)
 8008526:	f7fe faf8 	bl	8006b1a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800852a:	e021      	b.n	8008570 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	4a1c      	ldr	r2, [pc, #112]	; (80085a4 <HAL_ADC_ConfigChannel+0x7dc>)
 8008532:	4293      	cmp	r3, r2
 8008534:	d11c      	bne.n	8008570 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8008536:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800853a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800853e:	2b00      	cmp	r3, #0
 8008540:	d116      	bne.n	8008570 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	4a16      	ldr	r2, [pc, #88]	; (80085a0 <HAL_ADC_ConfigChannel+0x7d8>)
 8008548:	4293      	cmp	r3, r2
 800854a:	d011      	beq.n	8008570 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800854c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8008550:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008554:	4619      	mov	r1, r3
 8008556:	480c      	ldr	r0, [pc, #48]	; (8008588 <HAL_ADC_ConfigChannel+0x7c0>)
 8008558:	f7fe fadf 	bl	8006b1a <LL_ADC_SetCommonPathInternalCh>
 800855c:	e008      	b.n	8008570 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008562:	f043 0220 	orr.w	r2, r3, #32
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800856a:	2301      	movs	r3, #1
 800856c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2200      	movs	r2, #0
 8008574:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8008578:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800857c:	4618      	mov	r0, r3
 800857e:	37d8      	adds	r7, #216	; 0xd8
 8008580:	46bd      	mov	sp, r7
 8008582:	bd80      	pop	{r7, pc}
 8008584:	80080000 	.word	0x80080000
 8008588:	50000300 	.word	0x50000300
 800858c:	c3210000 	.word	0xc3210000
 8008590:	90c00010 	.word	0x90c00010
 8008594:	20000220 	.word	0x20000220
 8008598:	053e2d63 	.word	0x053e2d63
 800859c:	c7520000 	.word	0xc7520000
 80085a0:	50000100 	.word	0x50000100
 80085a4:	cb840000 	.word	0xcb840000

080085a8 <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param pAnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, const ADC_AnalogWDGConfTypeDef *pAnalogWDGConfig)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b08e      	sub	sp, #56	; 0x38
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
 80085b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80085b2:	2300      	movs	r3, #0
 80085b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  assert_param(IS_ADC_ANALOG_WATCHDOG_NUMBER(pAnalogWDGConfig->WatchdogNumber));
  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(pAnalogWDGConfig->WatchdogMode));
  assert_param(IS_ADC_ANALOG_WATCHDOG_FILTERING_MODE(pAnalogWDGConfig->FilteringConfig));
  assert_param(IS_FUNCTIONAL_STATE(pAnalogWDGConfig->ITMode));

  if ((pAnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	685b      	ldr	r3, [r3, #4]
 80085bc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80085c0:	d003      	beq.n	80085ca <HAL_ADC_AnalogWDGConfig+0x22>
      (pAnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 80085c2:	683b      	ldr	r3, [r7, #0]
 80085c4:	685b      	ldr	r3, [r3, #4]
  if ((pAnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 80085c6:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->HighThreshold));
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->LowThreshold));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80085d0:	2b01      	cmp	r3, #1
 80085d2:	d101      	bne.n	80085d8 <HAL_ADC_AnalogWDGConfig+0x30>
 80085d4:	2302      	movs	r3, #2
 80085d6:	e1ea      	b.n	80089ae <HAL_ADC_AnalogWDGConfig+0x406>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2201      	movs	r2, #1
 80085dc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on ADC groups regular and injected:                  */
  /*  - Analog watchdog channels                                              */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	4618      	mov	r0, r3
 80085e6:	f7fe fd28 	bl	800703a <LL_ADC_REG_IsConversionOngoing>
 80085ea:	62b8      	str	r0, [r7, #40]	; 0x28
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	4618      	mov	r0, r3
 80085f2:	f7fe fd49 	bl	8007088 <LL_ADC_INJ_IsConversionOngoing>
 80085f6:	6278      	str	r0, [r7, #36]	; 0x24
  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80085f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	f040 8175 	bne.w	80088ea <HAL_ADC_AnalogWDGConfig+0x342>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008602:	2b00      	cmp	r3, #0
 8008604:	f040 8171 	bne.w	80088ea <HAL_ADC_AnalogWDGConfig+0x342>
     )
  {
    /* Analog watchdog configuration */
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4a90      	ldr	r2, [pc, #576]	; (8008850 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 800860e:	4293      	cmp	r3, r2
 8008610:	f040 808d 	bne.w	800872e <HAL_ADC_AnalogWDGConfig+0x186>
    {
      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels, on groups regular and-or injected.                      */
      switch (pAnalogWDGConfig->WatchdogMode)
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	685b      	ldr	r3, [r3, #4]
 8008618:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 800861c:	d034      	beq.n	8008688 <HAL_ADC_AnalogWDGConfig+0xe0>
 800861e:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 8008622:	d856      	bhi.n	80086d2 <HAL_ADC_AnalogWDGConfig+0x12a>
 8008624:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008628:	d04b      	beq.n	80086c2 <HAL_ADC_AnalogWDGConfig+0x11a>
 800862a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800862e:	d850      	bhi.n	80086d2 <HAL_ADC_AnalogWDGConfig+0x12a>
 8008630:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8008634:	d01b      	beq.n	800866e <HAL_ADC_AnalogWDGConfig+0xc6>
 8008636:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800863a:	d84a      	bhi.n	80086d2 <HAL_ADC_AnalogWDGConfig+0x12a>
 800863c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008640:	d037      	beq.n	80086b2 <HAL_ADC_AnalogWDGConfig+0x10a>
 8008642:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008646:	d844      	bhi.n	80086d2 <HAL_ADC_AnalogWDGConfig+0x12a>
 8008648:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800864c:	d029      	beq.n	80086a2 <HAL_ADC_AnalogWDGConfig+0xfa>
 800864e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008652:	d13e      	bne.n	80086d2 <HAL_ADC_AnalogWDGConfig+0x12a>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	689b      	ldr	r3, [r3, #8]
 800865c:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8008660:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 8008664:	461a      	mov	r2, r3
 8008666:	497a      	ldr	r1, [pc, #488]	; (8008850 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 8008668:	f7fe fbb8 	bl	8006ddc <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_REGULAR));
          break;
 800866c:	e039      	b.n	80086e2 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	689b      	ldr	r3, [r3, #8]
 8008676:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 800867a:	f043 73a0 	orr.w	r3, r3, #20971520	; 0x1400000
 800867e:	461a      	mov	r2, r3
 8008680:	4973      	ldr	r1, [pc, #460]	; (8008850 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 8008682:	f7fe fbab 	bl	8006ddc <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_INJECTED));
          break;
 8008686:	e02c      	b.n	80086e2 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	689b      	ldr	r3, [r3, #8]
 8008690:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8008694:	f043 73e0 	orr.w	r3, r3, #29360128	; 0x1c00000
 8008698:	461a      	mov	r2, r3
 800869a:	496d      	ldr	r1, [pc, #436]	; (8008850 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 800869c:	f7fe fb9e 	bl	8006ddc <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_REGULAR_INJECTED));
          break;
 80086a0:	e01f      	b.n	80086e2 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	4a6b      	ldr	r2, [pc, #428]	; (8008854 <HAL_ADC_AnalogWDGConfig+0x2ac>)
 80086a8:	4969      	ldr	r1, [pc, #420]	; (8008850 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 80086aa:	4618      	mov	r0, r3
 80086ac:	f7fe fb96 	bl	8006ddc <LL_ADC_SetAnalogWDMonitChannels>
          break;
 80086b0:	e017      	b.n	80086e2 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_INJ);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	4a68      	ldr	r2, [pc, #416]	; (8008858 <HAL_ADC_AnalogWDGConfig+0x2b0>)
 80086b8:	4965      	ldr	r1, [pc, #404]	; (8008850 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 80086ba:	4618      	mov	r0, r3
 80086bc:	f7fe fb8e 	bl	8006ddc <LL_ADC_SetAnalogWDMonitChannels>
          break;
 80086c0:	e00f      	b.n	80086e2 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	4a65      	ldr	r2, [pc, #404]	; (800885c <HAL_ADC_AnalogWDGConfig+0x2b4>)
 80086c8:	4961      	ldr	r1, [pc, #388]	; (8008850 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 80086ca:	4618      	mov	r0, r3
 80086cc:	f7fe fb86 	bl	8006ddc <LL_ADC_SetAnalogWDMonitChannels>
          break;
 80086d0:	e007      	b.n	80086e2 <HAL_ADC_AnalogWDGConfig+0x13a>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	2200      	movs	r2, #0
 80086d8:	495d      	ldr	r1, [pc, #372]	; (8008850 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 80086da:	4618      	mov	r0, r3
 80086dc:	f7fe fb7e 	bl	8006ddc <LL_ADC_SetAnalogWDMonitChannels>
          break;
 80086e0:	bf00      	nop
      }

      /* Set the filtering configuration */
      MODIFY_REG(hadc->Instance->TR1,
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	6a1b      	ldr	r3, [r3, #32]
 80086e8:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 80086ec:	683b      	ldr	r3, [r7, #0]
 80086ee:	699a      	ldr	r2, [r3, #24]
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	430a      	orrs	r2, r1
 80086f6:	621a      	str	r2, [r3, #32]
                 ADC_TR1_AWDFILT,
                 pAnalogWDGConfig->FilteringConfig);

      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086fc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4618      	mov	r0, r3
 800870a:	f7fe fcd0 	bl	80070ae <LL_ADC_ClearFlag_AWD1>

      /* Configure ADC analog watchdog interrupt */
      if (pAnalogWDGConfig->ITMode == ENABLE)
 800870e:	683b      	ldr	r3, [r7, #0]
 8008710:	7b1b      	ldrb	r3, [r3, #12]
 8008712:	2b01      	cmp	r3, #1
 8008714:	d105      	bne.n	8008722 <HAL_ADC_AnalogWDGConfig+0x17a>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	4618      	mov	r0, r3
 800871c:	f7fe fcf0 	bl	8007100 <LL_ADC_EnableIT_AWD1>
 8008720:	e0e3      	b.n	80088ea <HAL_ADC_AnalogWDGConfig+0x342>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	4618      	mov	r0, r3
 8008728:	f7fe fd1a 	bl	8007160 <LL_ADC_DisableIT_AWD1>
 800872c:	e0dd      	b.n	80088ea <HAL_ADC_AnalogWDGConfig+0x342>
      }
    }
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch (pAnalogWDGConfig->WatchdogMode)
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	685b      	ldr	r3, [r3, #4]
 8008732:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 8008736:	d01d      	beq.n	8008774 <HAL_ADC_AnalogWDGConfig+0x1cc>
 8008738:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 800873c:	f200 8092 	bhi.w	8008864 <HAL_ADC_AnalogWDGConfig+0x2bc>
 8008740:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008744:	d07b      	beq.n	800883e <HAL_ADC_AnalogWDGConfig+0x296>
 8008746:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800874a:	f200 808b 	bhi.w	8008864 <HAL_ADC_AnalogWDGConfig+0x2bc>
 800874e:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8008752:	d00f      	beq.n	8008774 <HAL_ADC_AnalogWDGConfig+0x1cc>
 8008754:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8008758:	f200 8084 	bhi.w	8008864 <HAL_ADC_AnalogWDGConfig+0x2bc>
 800875c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008760:	d06d      	beq.n	800883e <HAL_ADC_AnalogWDGConfig+0x296>
 8008762:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008766:	d87d      	bhi.n	8008864 <HAL_ADC_AnalogWDGConfig+0x2bc>
 8008768:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800876c:	d067      	beq.n	800883e <HAL_ADC_AnalogWDGConfig+0x296>
 800876e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008772:	d177      	bne.n	8008864 <HAL_ADC_AnalogWDGConfig+0x2bc>
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	4a39      	ldr	r2, [pc, #228]	; (8008860 <HAL_ADC_AnalogWDGConfig+0x2b8>)
 800877a:	4293      	cmp	r3, r2
 800877c:	d12f      	bne.n	80087de <HAL_ADC_AnalogWDGConfig+0x236>
          {
            SET_BIT(hadc->Instance->AWD2CR,
 800877e:	683b      	ldr	r3, [r7, #0]
 8008780:	689b      	ldr	r3, [r3, #8]
 8008782:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008786:	2b00      	cmp	r3, #0
 8008788:	d108      	bne.n	800879c <HAL_ADC_AnalogWDGConfig+0x1f4>
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	689b      	ldr	r3, [r3, #8]
 800878e:	0e9b      	lsrs	r3, r3, #26
 8008790:	f003 031f 	and.w	r3, r3, #31
 8008794:	2201      	movs	r2, #1
 8008796:	fa02 f303 	lsl.w	r3, r2, r3
 800879a:	e016      	b.n	80087ca <HAL_ADC_AnalogWDGConfig+0x222>
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	689b      	ldr	r3, [r3, #8]
 80087a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087a2:	69fb      	ldr	r3, [r7, #28]
 80087a4:	fa93 f3a3 	rbit	r3, r3
 80087a8:	61bb      	str	r3, [r7, #24]
  return result;
 80087aa:	69bb      	ldr	r3, [r7, #24]
 80087ac:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80087ae:	6a3b      	ldr	r3, [r7, #32]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d101      	bne.n	80087b8 <HAL_ADC_AnalogWDGConfig+0x210>
    return 32U;
 80087b4:	2320      	movs	r3, #32
 80087b6:	e003      	b.n	80087c0 <HAL_ADC_AnalogWDGConfig+0x218>
  return __builtin_clz(value);
 80087b8:	6a3b      	ldr	r3, [r7, #32]
 80087ba:	fab3 f383 	clz	r3, r3
 80087be:	b2db      	uxtb	r3, r3
 80087c0:	f003 031f 	and.w	r3, r3, #31
 80087c4:	2201      	movs	r2, #1
 80087c6:	fa02 f303 	lsl.w	r3, r2, r3
 80087ca:	687a      	ldr	r2, [r7, #4]
 80087cc:	6812      	ldr	r2, [r2, #0]
 80087ce:	f8d2 10a0 	ldr.w	r1, [r2, #160]	; 0xa0
 80087d2:	687a      	ldr	r2, [r7, #4]
 80087d4:	6812      	ldr	r2, [r2, #0]
 80087d6:	430b      	orrs	r3, r1
 80087d8:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
          else
          {
            SET_BIT(hadc->Instance->AWD3CR,
                    (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel) & 0x1FUL)));
          }
          break;
 80087dc:	e04b      	b.n	8008876 <HAL_ADC_AnalogWDGConfig+0x2ce>
            SET_BIT(hadc->Instance->AWD3CR,
 80087de:	683b      	ldr	r3, [r7, #0]
 80087e0:	689b      	ldr	r3, [r3, #8]
 80087e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d108      	bne.n	80087fc <HAL_ADC_AnalogWDGConfig+0x254>
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	689b      	ldr	r3, [r3, #8]
 80087ee:	0e9b      	lsrs	r3, r3, #26
 80087f0:	f003 031f 	and.w	r3, r3, #31
 80087f4:	2201      	movs	r2, #1
 80087f6:	fa02 f303 	lsl.w	r3, r2, r3
 80087fa:	e016      	b.n	800882a <HAL_ADC_AnalogWDGConfig+0x282>
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	689b      	ldr	r3, [r3, #8]
 8008800:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008802:	693b      	ldr	r3, [r7, #16]
 8008804:	fa93 f3a3 	rbit	r3, r3
 8008808:	60fb      	str	r3, [r7, #12]
  return result;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800880e:	697b      	ldr	r3, [r7, #20]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d101      	bne.n	8008818 <HAL_ADC_AnalogWDGConfig+0x270>
    return 32U;
 8008814:	2320      	movs	r3, #32
 8008816:	e003      	b.n	8008820 <HAL_ADC_AnalogWDGConfig+0x278>
  return __builtin_clz(value);
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	fab3 f383 	clz	r3, r3
 800881e:	b2db      	uxtb	r3, r3
 8008820:	f003 031f 	and.w	r3, r3, #31
 8008824:	2201      	movs	r2, #1
 8008826:	fa02 f303 	lsl.w	r3, r2, r3
 800882a:	687a      	ldr	r2, [r7, #4]
 800882c:	6812      	ldr	r2, [r2, #0]
 800882e:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8008832:	687a      	ldr	r2, [r7, #4]
 8008834:	6812      	ldr	r2, [r2, #0]
 8008836:	430b      	orrs	r3, r1
 8008838:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
          break;
 800883c:	e01b      	b.n	8008876 <HAL_ADC_AnalogWDGConfig+0x2ce>

        case ADC_ANALOGWATCHDOG_ALL_REG:
        case ADC_ANALOGWATCHDOG_ALL_INJEC:
        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6818      	ldr	r0, [r3, #0]
                                          pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 8008842:	683b      	ldr	r3, [r7, #0]
 8008844:	681b      	ldr	r3, [r3, #0]
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 8008846:	4a05      	ldr	r2, [pc, #20]	; (800885c <HAL_ADC_AnalogWDGConfig+0x2b4>)
 8008848:	4619      	mov	r1, r3
 800884a:	f7fe fac7 	bl	8006ddc <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800884e:	e012      	b.n	8008876 <HAL_ADC_AnalogWDGConfig+0x2ce>
 8008850:	7dc00000 	.word	0x7dc00000
 8008854:	0087ffff 	.word	0x0087ffff
 8008858:	0107ffff 	.word	0x0107ffff
 800885c:	0187ffff 	.word	0x0187ffff
 8008860:	0017ffff 	.word	0x0017ffff

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	6818      	ldr	r0, [r3, #0]
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	2200      	movs	r2, #0
 800886e:	4619      	mov	r1, r3
 8008870:	f7fe fab4 	bl	8006ddc <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8008874:	bf00      	nop
      }

      if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	4a4f      	ldr	r2, [pc, #316]	; (80089b8 <HAL_ADC_AnalogWDGConfig+0x410>)
 800887c:	4293      	cmp	r3, r2
 800887e:	d11a      	bne.n	80088b6 <HAL_ADC_AnalogWDGConfig+0x30e>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008884:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	4618      	mov	r0, r3
 8008892:	f7fe fc19 	bl	80070c8 <LL_ADC_ClearFlag_AWD2>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	7b1b      	ldrb	r3, [r3, #12]
 800889a:	2b01      	cmp	r3, #1
 800889c:	d105      	bne.n	80088aa <HAL_ADC_AnalogWDGConfig+0x302>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	4618      	mov	r0, r3
 80088a4:	f7fe fc3c 	bl	8007120 <LL_ADC_EnableIT_AWD2>
 80088a8:	e01f      	b.n	80088ea <HAL_ADC_AnalogWDGConfig+0x342>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	4618      	mov	r0, r3
 80088b0:	f7fe fc66 	bl	8007180 <LL_ADC_DisableIT_AWD2>
 80088b4:	e019      	b.n	80088ea <HAL_ADC_AnalogWDGConfig+0x342>
      }
      /* (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80088ba:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	4618      	mov	r0, r3
 80088c8:	f7fe fc0c 	bl	80070e4 <LL_ADC_ClearFlag_AWD3>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	7b1b      	ldrb	r3, [r3, #12]
 80088d0:	2b01      	cmp	r3, #1
 80088d2:	d105      	bne.n	80088e0 <HAL_ADC_AnalogWDGConfig+0x338>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	4618      	mov	r0, r3
 80088da:	f7fe fc31 	bl	8007140 <LL_ADC_EnableIT_AWD3>
 80088de:	e004      	b.n	80088ea <HAL_ADC_AnalogWDGConfig+0x342>
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4618      	mov	r0, r3
 80088e6:	f7fe fc5b 	bl	80071a0 <LL_ADC_DisableIT_AWD3>
    }

  }

  /* Analog watchdog thresholds configuration */
  if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4a33      	ldr	r2, [pc, #204]	; (80089bc <HAL_ADC_AnalogWDGConfig+0x414>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d118      	bne.n	8008926 <HAL_ADC_AnalogWDGConfig+0x37e>
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	691a      	ldr	r2, [r3, #16]
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	68db      	ldr	r3, [r3, #12]
 80088fe:	08db      	lsrs	r3, r3, #3
 8008900:	f003 0303 	and.w	r3, r3, #3
 8008904:	005b      	lsls	r3, r3, #1
 8008906:	fa02 f303 	lsl.w	r3, r2, r3
 800890a:	637b      	str	r3, [r7, #52]	; 0x34
    tmp_awd_low_threshold_shifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	695a      	ldr	r2, [r3, #20]
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	68db      	ldr	r3, [r3, #12]
 8008916:	08db      	lsrs	r3, r3, #3
 8008918:	f003 0303 	and.w	r3, r3, #3
 800891c:	005b      	lsls	r3, r3, #1
 800891e:	fa02 f303 	lsl.w	r3, r2, r3
 8008922:	633b      	str	r3, [r7, #48]	; 0x30
 8008924:	e035      	b.n	8008992 <HAL_ADC_AnalogWDGConfig+0x3ea>
  else
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 7, the LSB (right bits)    */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	68db      	ldr	r3, [r3, #12]
 800892c:	f003 0318 	and.w	r3, r3, #24
 8008930:	2b18      	cmp	r3, #24
 8008932:	d00f      	beq.n	8008954 <HAL_ADC_AnalogWDGConfig+0x3ac>
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	691a      	ldr	r2, [r3, #16]
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	68db      	ldr	r3, [r3, #12]
 800893e:	08db      	lsrs	r3, r3, #3
 8008940:	f003 0303 	and.w	r3, r3, #3
 8008944:	f1c3 0302 	rsb	r3, r3, #2
 8008948:	005b      	lsls	r3, r3, #1
 800894a:	f003 031e 	and.w	r3, r3, #30
 800894e:	fa22 f303 	lsr.w	r3, r2, r3
 8008952:	e002      	b.n	800895a <HAL_ADC_AnalogWDGConfig+0x3b2>
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	691b      	ldr	r3, [r3, #16]
 8008958:	009b      	lsls	r3, r3, #2
 800895a:	637b      	str	r3, [r7, #52]	; 0x34
    tmp_awd_low_threshold_shifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	68db      	ldr	r3, [r3, #12]
 8008962:	f003 0318 	and.w	r3, r3, #24
 8008966:	2b18      	cmp	r3, #24
 8008968:	d00f      	beq.n	800898a <HAL_ADC_AnalogWDGConfig+0x3e2>
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	695a      	ldr	r2, [r3, #20]
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	68db      	ldr	r3, [r3, #12]
 8008974:	08db      	lsrs	r3, r3, #3
 8008976:	f003 0303 	and.w	r3, r3, #3
 800897a:	f1c3 0302 	rsb	r3, r3, #2
 800897e:	005b      	lsls	r3, r3, #1
 8008980:	f003 031e 	and.w	r3, r3, #30
 8008984:	fa22 f303 	lsr.w	r3, r2, r3
 8008988:	e002      	b.n	8008990 <HAL_ADC_AnalogWDGConfig+0x3e8>
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	695b      	ldr	r3, [r3, #20]
 800898e:	009b      	lsls	r3, r3, #2
 8008990:	633b      	str	r3, [r7, #48]	; 0x30
  }

  /* Set ADC analog watchdog thresholds value of both thresholds high and low */
  LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, tmp_awd_high_threshold_shifted,
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6818      	ldr	r0, [r3, #0]
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	6819      	ldr	r1, [r3, #0]
 800899a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800899c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800899e:	f7fe fa4a 	bl	8006e36 <LL_ADC_ConfigAnalogWDThresholds>
                                  tmp_awd_low_threshold_shifted);

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2200      	movs	r2, #0
 80089a6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80089aa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80089ae:	4618      	mov	r0, r3
 80089b0:	3738      	adds	r7, #56	; 0x38
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bd80      	pop	{r7, pc}
 80089b6:	bf00      	nop
 80089b8:	0017ffff 	.word	0x0017ffff
 80089bc:	7dc00000 	.word	0x7dc00000

080089c0 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b088      	sub	sp, #32
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
 80089c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80089ca:	2300      	movs	r3, #0
 80089cc:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	4618      	mov	r0, r3
 80089d8:	f7fe fb2f 	bl	800703a <LL_ADC_REG_IsConversionOngoing>
 80089dc:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	4618      	mov	r0, r3
 80089e4:	f7fe fb50 	bl	8007088 <LL_ADC_INJ_IsConversionOngoing>
 80089e8:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80089ea:	693b      	ldr	r3, [r7, #16]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d103      	bne.n	80089f8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	f000 8098 	beq.w	8008b28 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	68db      	ldr	r3, [r3, #12]
 80089fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d02a      	beq.n	8008a5c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	7f5b      	ldrb	r3, [r3, #29]
 8008a0a:	2b01      	cmp	r3, #1
 8008a0c:	d126      	bne.n	8008a5c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	7f1b      	ldrb	r3, [r3, #28]
 8008a12:	2b01      	cmp	r3, #1
 8008a14:	d122      	bne.n	8008a5c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8008a16:	2301      	movs	r3, #1
 8008a18:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8008a1a:	e014      	b.n	8008a46 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8008a1c:	69fb      	ldr	r3, [r7, #28]
 8008a1e:	4a45      	ldr	r2, [pc, #276]	; (8008b34 <ADC_ConversionStop+0x174>)
 8008a20:	4293      	cmp	r3, r2
 8008a22:	d90d      	bls.n	8008a40 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008a28:	f043 0210 	orr.w	r2, r3, #16
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a34:	f043 0201 	orr.w	r2, r3, #1
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	e074      	b.n	8008b2a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8008a40:	69fb      	ldr	r3, [r7, #28]
 8008a42:	3301      	adds	r3, #1
 8008a44:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a50:	2b40      	cmp	r3, #64	; 0x40
 8008a52:	d1e3      	bne.n	8008a1c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	2240      	movs	r2, #64	; 0x40
 8008a5a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8008a5c:	69bb      	ldr	r3, [r7, #24]
 8008a5e:	2b02      	cmp	r3, #2
 8008a60:	d014      	beq.n	8008a8c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	4618      	mov	r0, r3
 8008a68:	f7fe fae7 	bl	800703a <LL_ADC_REG_IsConversionOngoing>
 8008a6c:	4603      	mov	r3, r0
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d00c      	beq.n	8008a8c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	4618      	mov	r0, r3
 8008a78:	f7fe faa4 	bl	8006fc4 <LL_ADC_IsDisableOngoing>
 8008a7c:	4603      	mov	r3, r0
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d104      	bne.n	8008a8c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	4618      	mov	r0, r3
 8008a88:	f7fe fac3 	bl	8007012 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8008a8c:	69bb      	ldr	r3, [r7, #24]
 8008a8e:	2b01      	cmp	r3, #1
 8008a90:	d014      	beq.n	8008abc <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	4618      	mov	r0, r3
 8008a98:	f7fe faf6 	bl	8007088 <LL_ADC_INJ_IsConversionOngoing>
 8008a9c:	4603      	mov	r3, r0
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d00c      	beq.n	8008abc <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	f7fe fa8c 	bl	8006fc4 <LL_ADC_IsDisableOngoing>
 8008aac:	4603      	mov	r3, r0
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d104      	bne.n	8008abc <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	f7fe fad2 	bl	8007060 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8008abc:	69bb      	ldr	r3, [r7, #24]
 8008abe:	2b02      	cmp	r3, #2
 8008ac0:	d005      	beq.n	8008ace <ADC_ConversionStop+0x10e>
 8008ac2:	69bb      	ldr	r3, [r7, #24]
 8008ac4:	2b03      	cmp	r3, #3
 8008ac6:	d105      	bne.n	8008ad4 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8008ac8:	230c      	movs	r3, #12
 8008aca:	617b      	str	r3, [r7, #20]
        break;
 8008acc:	e005      	b.n	8008ada <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8008ace:	2308      	movs	r3, #8
 8008ad0:	617b      	str	r3, [r7, #20]
        break;
 8008ad2:	e002      	b.n	8008ada <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8008ad4:	2304      	movs	r3, #4
 8008ad6:	617b      	str	r3, [r7, #20]
        break;
 8008ad8:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8008ada:	f7fd ffdd 	bl	8006a98 <HAL_GetTick>
 8008ade:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8008ae0:	e01b      	b.n	8008b1a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8008ae2:	f7fd ffd9 	bl	8006a98 <HAL_GetTick>
 8008ae6:	4602      	mov	r2, r0
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	1ad3      	subs	r3, r2, r3
 8008aec:	2b05      	cmp	r3, #5
 8008aee:	d914      	bls.n	8008b1a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	689a      	ldr	r2, [r3, #8]
 8008af6:	697b      	ldr	r3, [r7, #20]
 8008af8:	4013      	ands	r3, r2
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d00d      	beq.n	8008b1a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008b02:	f043 0210 	orr.w	r2, r3, #16
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b0e:	f043 0201 	orr.w	r2, r3, #1
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8008b16:	2301      	movs	r3, #1
 8008b18:	e007      	b.n	8008b2a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	689a      	ldr	r2, [r3, #8]
 8008b20:	697b      	ldr	r3, [r7, #20]
 8008b22:	4013      	ands	r3, r2
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d1dc      	bne.n	8008ae2 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8008b28:	2300      	movs	r3, #0
}
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	3720      	adds	r7, #32
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	bd80      	pop	{r7, pc}
 8008b32:	bf00      	nop
 8008b34:	a33fffff 	.word	0xa33fffff

08008b38 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b084      	sub	sp, #16
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8008b40:	2300      	movs	r3, #0
 8008b42:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	4618      	mov	r0, r3
 8008b4a:	f7fe fa28 	bl	8006f9e <LL_ADC_IsEnabled>
 8008b4e:	4603      	mov	r3, r0
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d169      	bne.n	8008c28 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	689a      	ldr	r2, [r3, #8]
 8008b5a:	4b36      	ldr	r3, [pc, #216]	; (8008c34 <ADC_Enable+0xfc>)
 8008b5c:	4013      	ands	r3, r2
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d00d      	beq.n	8008b7e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008b66:	f043 0210 	orr.w	r2, r3, #16
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b72:	f043 0201 	orr.w	r2, r3, #1
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	e055      	b.n	8008c2a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	4618      	mov	r0, r3
 8008b84:	f7fe f9e3 	bl	8006f4e <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8008b88:	482b      	ldr	r0, [pc, #172]	; (8008c38 <ADC_Enable+0x100>)
 8008b8a:	f7fd ffd9 	bl	8006b40 <LL_ADC_GetCommonPathInternalCh>
 8008b8e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8008b90:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d013      	beq.n	8008bc0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008b98:	4b28      	ldr	r3, [pc, #160]	; (8008c3c <ADC_Enable+0x104>)
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	099b      	lsrs	r3, r3, #6
 8008b9e:	4a28      	ldr	r2, [pc, #160]	; (8008c40 <ADC_Enable+0x108>)
 8008ba0:	fba2 2303 	umull	r2, r3, r2, r3
 8008ba4:	099b      	lsrs	r3, r3, #6
 8008ba6:	1c5a      	adds	r2, r3, #1
 8008ba8:	4613      	mov	r3, r2
 8008baa:	005b      	lsls	r3, r3, #1
 8008bac:	4413      	add	r3, r2
 8008bae:	009b      	lsls	r3, r3, #2
 8008bb0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8008bb2:	e002      	b.n	8008bba <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8008bb4:	68bb      	ldr	r3, [r7, #8]
 8008bb6:	3b01      	subs	r3, #1
 8008bb8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d1f9      	bne.n	8008bb4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8008bc0:	f7fd ff6a 	bl	8006a98 <HAL_GetTick>
 8008bc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008bc6:	e028      	b.n	8008c1a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	4618      	mov	r0, r3
 8008bce:	f7fe f9e6 	bl	8006f9e <LL_ADC_IsEnabled>
 8008bd2:	4603      	mov	r3, r0
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d104      	bne.n	8008be2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	4618      	mov	r0, r3
 8008bde:	f7fe f9b6 	bl	8006f4e <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8008be2:	f7fd ff59 	bl	8006a98 <HAL_GetTick>
 8008be6:	4602      	mov	r2, r0
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	1ad3      	subs	r3, r2, r3
 8008bec:	2b02      	cmp	r3, #2
 8008bee:	d914      	bls.n	8008c1a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	f003 0301 	and.w	r3, r3, #1
 8008bfa:	2b01      	cmp	r3, #1
 8008bfc:	d00d      	beq.n	8008c1a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008c02:	f043 0210 	orr.w	r2, r3, #16
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008c0e:	f043 0201 	orr.w	r2, r3, #1
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8008c16:	2301      	movs	r3, #1
 8008c18:	e007      	b.n	8008c2a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f003 0301 	and.w	r3, r3, #1
 8008c24:	2b01      	cmp	r3, #1
 8008c26:	d1cf      	bne.n	8008bc8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8008c28:	2300      	movs	r3, #0
}
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	3710      	adds	r7, #16
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	bd80      	pop	{r7, pc}
 8008c32:	bf00      	nop
 8008c34:	8000003f 	.word	0x8000003f
 8008c38:	50000300 	.word	0x50000300
 8008c3c:	20000220 	.word	0x20000220
 8008c40:	053e2d63 	.word	0x053e2d63

08008c44 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8008c44:	b580      	push	{r7, lr}
 8008c46:	b084      	sub	sp, #16
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	4618      	mov	r0, r3
 8008c52:	f7fe f9b7 	bl	8006fc4 <LL_ADC_IsDisableOngoing>
 8008c56:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	f7fe f99e 	bl	8006f9e <LL_ADC_IsEnabled>
 8008c62:	4603      	mov	r3, r0
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d047      	beq.n	8008cf8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d144      	bne.n	8008cf8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	689b      	ldr	r3, [r3, #8]
 8008c74:	f003 030d 	and.w	r3, r3, #13
 8008c78:	2b01      	cmp	r3, #1
 8008c7a:	d10c      	bne.n	8008c96 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	4618      	mov	r0, r3
 8008c82:	f7fe f978 	bl	8006f76 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	2203      	movs	r2, #3
 8008c8c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8008c8e:	f7fd ff03 	bl	8006a98 <HAL_GetTick>
 8008c92:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008c94:	e029      	b.n	8008cea <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008c9a:	f043 0210 	orr.w	r2, r3, #16
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ca6:	f043 0201 	orr.w	r2, r3, #1
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8008cae:	2301      	movs	r3, #1
 8008cb0:	e023      	b.n	8008cfa <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8008cb2:	f7fd fef1 	bl	8006a98 <HAL_GetTick>
 8008cb6:	4602      	mov	r2, r0
 8008cb8:	68bb      	ldr	r3, [r7, #8]
 8008cba:	1ad3      	subs	r3, r2, r3
 8008cbc:	2b02      	cmp	r3, #2
 8008cbe:	d914      	bls.n	8008cea <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	689b      	ldr	r3, [r3, #8]
 8008cc6:	f003 0301 	and.w	r3, r3, #1
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d00d      	beq.n	8008cea <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008cd2:	f043 0210 	orr.w	r2, r3, #16
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008cde:	f043 0201 	orr.w	r2, r3, #1
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8008ce6:	2301      	movs	r3, #1
 8008ce8:	e007      	b.n	8008cfa <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	689b      	ldr	r3, [r3, #8]
 8008cf0:	f003 0301 	and.w	r3, r3, #1
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d1dc      	bne.n	8008cb2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8008cf8:	2300      	movs	r3, #0
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	3710      	adds	r7, #16
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bd80      	pop	{r7, pc}

08008d02 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8008d02:	b580      	push	{r7, lr}
 8008d04:	b084      	sub	sp, #16
 8008d06:	af00      	add	r7, sp, #0
 8008d08:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d0e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d14:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d14b      	bne.n	8008db4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d20:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f003 0308 	and.w	r3, r3, #8
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d021      	beq.n	8008d7a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	f7fd ffac 	bl	8006c98 <LL_ADC_REG_IsTriggerSourceSWStart>
 8008d40:	4603      	mov	r3, r0
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d032      	beq.n	8008dac <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	68db      	ldr	r3, [r3, #12]
 8008d4c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d12b      	bne.n	8008dac <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d58:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d11f      	bne.n	8008dac <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d70:	f043 0201 	orr.w	r2, r3, #1
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	65da      	str	r2, [r3, #92]	; 0x5c
 8008d78:	e018      	b.n	8008dac <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	68db      	ldr	r3, [r3, #12]
 8008d80:	f003 0302 	and.w	r3, r3, #2
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d111      	bne.n	8008dac <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d8c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d98:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d105      	bne.n	8008dac <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008da4:	f043 0201 	orr.w	r2, r3, #1
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008dac:	68f8      	ldr	r0, [r7, #12]
 8008dae:	f7fa fee5 	bl	8003b7c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8008db2:	e00e      	b.n	8008dd2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008db8:	f003 0310 	and.w	r3, r3, #16
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d003      	beq.n	8008dc8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8008dc0:	68f8      	ldr	r0, [r7, #12]
 8008dc2:	f7fe fff7 	bl	8007db4 <HAL_ADC_ErrorCallback>
}
 8008dc6:	e004      	b.n	8008dd2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008dcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	4798      	blx	r3
}
 8008dd2:	bf00      	nop
 8008dd4:	3710      	adds	r7, #16
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	bd80      	pop	{r7, pc}

08008dda <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8008dda:	b580      	push	{r7, lr}
 8008ddc:	b084      	sub	sp, #16
 8008dde:	af00      	add	r7, sp, #0
 8008de0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008de6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8008de8:	68f8      	ldr	r0, [r7, #12]
 8008dea:	f7fe ffd9 	bl	8007da0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008dee:	bf00      	nop
 8008df0:	3710      	adds	r7, #16
 8008df2:	46bd      	mov	sp, r7
 8008df4:	bd80      	pop	{r7, pc}

08008df6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8008df6:	b580      	push	{r7, lr}
 8008df8:	b084      	sub	sp, #16
 8008dfa:	af00      	add	r7, sp, #0
 8008dfc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e02:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e08:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008e14:	f043 0204 	orr.w	r2, r3, #4
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8008e1c:	68f8      	ldr	r0, [r7, #12]
 8008e1e:	f7fe ffc9 	bl	8007db4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008e22:	bf00      	nop
 8008e24:	3710      	adds	r7, #16
 8008e26:	46bd      	mov	sp, r7
 8008e28:	bd80      	pop	{r7, pc}

08008e2a <LL_ADC_IsEnabled>:
{
 8008e2a:	b480      	push	{r7}
 8008e2c:	b083      	sub	sp, #12
 8008e2e:	af00      	add	r7, sp, #0
 8008e30:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	689b      	ldr	r3, [r3, #8]
 8008e36:	f003 0301 	and.w	r3, r3, #1
 8008e3a:	2b01      	cmp	r3, #1
 8008e3c:	d101      	bne.n	8008e42 <LL_ADC_IsEnabled+0x18>
 8008e3e:	2301      	movs	r3, #1
 8008e40:	e000      	b.n	8008e44 <LL_ADC_IsEnabled+0x1a>
 8008e42:	2300      	movs	r3, #0
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	370c      	adds	r7, #12
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4e:	4770      	bx	lr

08008e50 <LL_ADC_StartCalibration>:
{
 8008e50:	b480      	push	{r7}
 8008e52:	b083      	sub	sp, #12
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
 8008e58:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	689b      	ldr	r3, [r3, #8]
 8008e5e:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8008e62:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008e66:	683a      	ldr	r2, [r7, #0]
 8008e68:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8008e6c:	4313      	orrs	r3, r2
 8008e6e:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	609a      	str	r2, [r3, #8]
}
 8008e76:	bf00      	nop
 8008e78:	370c      	adds	r7, #12
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e80:	4770      	bx	lr

08008e82 <LL_ADC_IsCalibrationOnGoing>:
{
 8008e82:	b480      	push	{r7}
 8008e84:	b083      	sub	sp, #12
 8008e86:	af00      	add	r7, sp, #0
 8008e88:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	689b      	ldr	r3, [r3, #8]
 8008e8e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008e92:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008e96:	d101      	bne.n	8008e9c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8008e98:	2301      	movs	r3, #1
 8008e9a:	e000      	b.n	8008e9e <LL_ADC_IsCalibrationOnGoing+0x1c>
 8008e9c:	2300      	movs	r3, #0
}
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	370c      	adds	r7, #12
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea8:	4770      	bx	lr

08008eaa <LL_ADC_REG_IsConversionOngoing>:
{
 8008eaa:	b480      	push	{r7}
 8008eac:	b083      	sub	sp, #12
 8008eae:	af00      	add	r7, sp, #0
 8008eb0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	689b      	ldr	r3, [r3, #8]
 8008eb6:	f003 0304 	and.w	r3, r3, #4
 8008eba:	2b04      	cmp	r3, #4
 8008ebc:	d101      	bne.n	8008ec2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8008ebe:	2301      	movs	r3, #1
 8008ec0:	e000      	b.n	8008ec4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008ec2:	2300      	movs	r3, #0
}
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	370c      	adds	r7, #12
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ece:	4770      	bx	lr

08008ed0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b084      	sub	sp, #16
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
 8008ed8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8008eda:	2300      	movs	r3, #0
 8008edc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8008ee4:	2b01      	cmp	r3, #1
 8008ee6:	d101      	bne.n	8008eec <HAL_ADCEx_Calibration_Start+0x1c>
 8008ee8:	2302      	movs	r3, #2
 8008eea:	e04d      	b.n	8008f88 <HAL_ADCEx_Calibration_Start+0xb8>
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	2201      	movs	r2, #1
 8008ef0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8008ef4:	6878      	ldr	r0, [r7, #4]
 8008ef6:	f7ff fea5 	bl	8008c44 <ADC_Disable>
 8008efa:	4603      	mov	r3, r0
 8008efc:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8008efe:	7bfb      	ldrb	r3, [r7, #15]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d136      	bne.n	8008f72 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f08:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8008f0c:	f023 0302 	bic.w	r3, r3, #2
 8008f10:	f043 0202 	orr.w	r2, r3, #2
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	6839      	ldr	r1, [r7, #0]
 8008f1e:	4618      	mov	r0, r3
 8008f20:	f7ff ff96 	bl	8008e50 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8008f24:	e014      	b.n	8008f50 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8008f26:	68bb      	ldr	r3, [r7, #8]
 8008f28:	3301      	adds	r3, #1
 8008f2a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	4a18      	ldr	r2, [pc, #96]	; (8008f90 <HAL_ADCEx_Calibration_Start+0xc0>)
 8008f30:	4293      	cmp	r3, r2
 8008f32:	d90d      	bls.n	8008f50 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f38:	f023 0312 	bic.w	r3, r3, #18
 8008f3c:	f043 0210 	orr.w	r2, r3, #16
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	2200      	movs	r2, #0
 8008f48:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8008f4c:	2301      	movs	r3, #1
 8008f4e:	e01b      	b.n	8008f88 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	4618      	mov	r0, r3
 8008f56:	f7ff ff94 	bl	8008e82 <LL_ADC_IsCalibrationOnGoing>
 8008f5a:	4603      	mov	r3, r0
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d1e2      	bne.n	8008f26 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f64:	f023 0303 	bic.w	r3, r3, #3
 8008f68:	f043 0201 	orr.w	r2, r3, #1
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	65da      	str	r2, [r3, #92]	; 0x5c
 8008f70:	e005      	b.n	8008f7e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f76:	f043 0210 	orr.w	r2, r3, #16
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2200      	movs	r2, #0
 8008f82:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8008f86:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f88:	4618      	mov	r0, r3
 8008f8a:	3710      	adds	r7, #16
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	bd80      	pop	{r7, pc}
 8008f90:	0004de01 	.word	0x0004de01

08008f94 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8008f94:	b480      	push	{r7}
 8008f96:	b083      	sub	sp, #12
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8008f9c:	bf00      	nop
 8008f9e:	370c      	adds	r7, #12
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa6:	4770      	bx	lr

08008fa8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b083      	sub	sp, #12
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8008fb0:	bf00      	nop
 8008fb2:	370c      	adds	r7, #12
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fba:	4770      	bx	lr

08008fbc <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8008fbc:	b480      	push	{r7}
 8008fbe:	b083      	sub	sp, #12
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8008fc4:	bf00      	nop
 8008fc6:	370c      	adds	r7, #12
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fce:	4770      	bx	lr

08008fd0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	b083      	sub	sp, #12
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8008fd8:	bf00      	nop
 8008fda:	370c      	adds	r7, #12
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe2:	4770      	bx	lr

08008fe4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8008fe4:	b480      	push	{r7}
 8008fe6:	b083      	sub	sp, #12
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8008fec:	bf00      	nop
 8008fee:	370c      	adds	r7, #12
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff6:	4770      	bx	lr

08008ff8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8008ff8:	b590      	push	{r4, r7, lr}
 8008ffa:	b0a1      	sub	sp, #132	; 0x84
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
 8009000:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009002:	2300      	movs	r3, #0
 8009004:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800900e:	2b01      	cmp	r3, #1
 8009010:	d101      	bne.n	8009016 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8009012:	2302      	movs	r3, #2
 8009014:	e08b      	b.n	800912e <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2201      	movs	r2, #1
 800901a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800901e:	2300      	movs	r3, #0
 8009020:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8009022:	2300      	movs	r3, #0
 8009024:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800902e:	d102      	bne.n	8009036 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8009030:	4b41      	ldr	r3, [pc, #260]	; (8009138 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8009032:	60bb      	str	r3, [r7, #8]
 8009034:	e001      	b.n	800903a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8009036:	2300      	movs	r3, #0
 8009038:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800903a:	68bb      	ldr	r3, [r7, #8]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d10b      	bne.n	8009058 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009044:	f043 0220 	orr.w	r2, r3, #32
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2200      	movs	r2, #0
 8009050:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8009054:	2301      	movs	r3, #1
 8009056:	e06a      	b.n	800912e <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8009058:	68bb      	ldr	r3, [r7, #8]
 800905a:	4618      	mov	r0, r3
 800905c:	f7ff ff25 	bl	8008eaa <LL_ADC_REG_IsConversionOngoing>
 8009060:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	4618      	mov	r0, r3
 8009068:	f7ff ff1f 	bl	8008eaa <LL_ADC_REG_IsConversionOngoing>
 800906c:	4603      	mov	r3, r0
 800906e:	2b00      	cmp	r3, #0
 8009070:	d14c      	bne.n	800910c <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8009072:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009074:	2b00      	cmp	r3, #0
 8009076:	d149      	bne.n	800910c <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8009078:	4b30      	ldr	r3, [pc, #192]	; (800913c <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800907a:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d028      	beq.n	80090d6 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8009084:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009086:	689b      	ldr	r3, [r3, #8]
 8009088:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	6859      	ldr	r1, [r3, #4]
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009096:	035b      	lsls	r3, r3, #13
 8009098:	430b      	orrs	r3, r1
 800909a:	431a      	orrs	r2, r3
 800909c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800909e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80090a0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80090a4:	f7ff fec1 	bl	8008e2a <LL_ADC_IsEnabled>
 80090a8:	4604      	mov	r4, r0
 80090aa:	4823      	ldr	r0, [pc, #140]	; (8009138 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80090ac:	f7ff febd 	bl	8008e2a <LL_ADC_IsEnabled>
 80090b0:	4603      	mov	r3, r0
 80090b2:	4323      	orrs	r3, r4
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d133      	bne.n	8009120 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80090b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090ba:	689b      	ldr	r3, [r3, #8]
 80090bc:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80090c0:	f023 030f 	bic.w	r3, r3, #15
 80090c4:	683a      	ldr	r2, [r7, #0]
 80090c6:	6811      	ldr	r1, [r2, #0]
 80090c8:	683a      	ldr	r2, [r7, #0]
 80090ca:	6892      	ldr	r2, [r2, #8]
 80090cc:	430a      	orrs	r2, r1
 80090ce:	431a      	orrs	r2, r3
 80090d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090d2:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80090d4:	e024      	b.n	8009120 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80090d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090d8:	689b      	ldr	r3, [r3, #8]
 80090da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80090de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090e0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80090e2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80090e6:	f7ff fea0 	bl	8008e2a <LL_ADC_IsEnabled>
 80090ea:	4604      	mov	r4, r0
 80090ec:	4812      	ldr	r0, [pc, #72]	; (8009138 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80090ee:	f7ff fe9c 	bl	8008e2a <LL_ADC_IsEnabled>
 80090f2:	4603      	mov	r3, r0
 80090f4:	4323      	orrs	r3, r4
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d112      	bne.n	8009120 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80090fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090fc:	689b      	ldr	r3, [r3, #8]
 80090fe:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8009102:	f023 030f 	bic.w	r3, r3, #15
 8009106:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8009108:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800910a:	e009      	b.n	8009120 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009110:	f043 0220 	orr.w	r2, r3, #32
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8009118:	2301      	movs	r3, #1
 800911a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800911e:	e000      	b.n	8009122 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009120:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2200      	movs	r2, #0
 8009126:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800912a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800912e:	4618      	mov	r0, r3
 8009130:	3784      	adds	r7, #132	; 0x84
 8009132:	46bd      	mov	sp, r7
 8009134:	bd90      	pop	{r4, r7, pc}
 8009136:	bf00      	nop
 8009138:	50000100 	.word	0x50000100
 800913c:	50000300 	.word	0x50000300

08009140 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009140:	b480      	push	{r7}
 8009142:	b085      	sub	sp, #20
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f003 0307 	and.w	r3, r3, #7
 800914e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009150:	4b0c      	ldr	r3, [pc, #48]	; (8009184 <__NVIC_SetPriorityGrouping+0x44>)
 8009152:	68db      	ldr	r3, [r3, #12]
 8009154:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009156:	68ba      	ldr	r2, [r7, #8]
 8009158:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800915c:	4013      	ands	r3, r2
 800915e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009168:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800916c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009170:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009172:	4a04      	ldr	r2, [pc, #16]	; (8009184 <__NVIC_SetPriorityGrouping+0x44>)
 8009174:	68bb      	ldr	r3, [r7, #8]
 8009176:	60d3      	str	r3, [r2, #12]
}
 8009178:	bf00      	nop
 800917a:	3714      	adds	r7, #20
 800917c:	46bd      	mov	sp, r7
 800917e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009182:	4770      	bx	lr
 8009184:	e000ed00 	.word	0xe000ed00

08009188 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009188:	b480      	push	{r7}
 800918a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800918c:	4b04      	ldr	r3, [pc, #16]	; (80091a0 <__NVIC_GetPriorityGrouping+0x18>)
 800918e:	68db      	ldr	r3, [r3, #12]
 8009190:	0a1b      	lsrs	r3, r3, #8
 8009192:	f003 0307 	and.w	r3, r3, #7
}
 8009196:	4618      	mov	r0, r3
 8009198:	46bd      	mov	sp, r7
 800919a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919e:	4770      	bx	lr
 80091a0:	e000ed00 	.word	0xe000ed00

080091a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80091a4:	b480      	push	{r7}
 80091a6:	b083      	sub	sp, #12
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	4603      	mov	r3, r0
 80091ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80091ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	db0b      	blt.n	80091ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80091b6:	79fb      	ldrb	r3, [r7, #7]
 80091b8:	f003 021f 	and.w	r2, r3, #31
 80091bc:	4907      	ldr	r1, [pc, #28]	; (80091dc <__NVIC_EnableIRQ+0x38>)
 80091be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80091c2:	095b      	lsrs	r3, r3, #5
 80091c4:	2001      	movs	r0, #1
 80091c6:	fa00 f202 	lsl.w	r2, r0, r2
 80091ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80091ce:	bf00      	nop
 80091d0:	370c      	adds	r7, #12
 80091d2:	46bd      	mov	sp, r7
 80091d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d8:	4770      	bx	lr
 80091da:	bf00      	nop
 80091dc:	e000e100 	.word	0xe000e100

080091e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80091e0:	b480      	push	{r7}
 80091e2:	b083      	sub	sp, #12
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	4603      	mov	r3, r0
 80091e8:	6039      	str	r1, [r7, #0]
 80091ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80091ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	db0a      	blt.n	800920a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	b2da      	uxtb	r2, r3
 80091f8:	490c      	ldr	r1, [pc, #48]	; (800922c <__NVIC_SetPriority+0x4c>)
 80091fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80091fe:	0112      	lsls	r2, r2, #4
 8009200:	b2d2      	uxtb	r2, r2
 8009202:	440b      	add	r3, r1
 8009204:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009208:	e00a      	b.n	8009220 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	b2da      	uxtb	r2, r3
 800920e:	4908      	ldr	r1, [pc, #32]	; (8009230 <__NVIC_SetPriority+0x50>)
 8009210:	79fb      	ldrb	r3, [r7, #7]
 8009212:	f003 030f 	and.w	r3, r3, #15
 8009216:	3b04      	subs	r3, #4
 8009218:	0112      	lsls	r2, r2, #4
 800921a:	b2d2      	uxtb	r2, r2
 800921c:	440b      	add	r3, r1
 800921e:	761a      	strb	r2, [r3, #24]
}
 8009220:	bf00      	nop
 8009222:	370c      	adds	r7, #12
 8009224:	46bd      	mov	sp, r7
 8009226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922a:	4770      	bx	lr
 800922c:	e000e100 	.word	0xe000e100
 8009230:	e000ed00 	.word	0xe000ed00

08009234 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009234:	b480      	push	{r7}
 8009236:	b089      	sub	sp, #36	; 0x24
 8009238:	af00      	add	r7, sp, #0
 800923a:	60f8      	str	r0, [r7, #12]
 800923c:	60b9      	str	r1, [r7, #8]
 800923e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	f003 0307 	and.w	r3, r3, #7
 8009246:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009248:	69fb      	ldr	r3, [r7, #28]
 800924a:	f1c3 0307 	rsb	r3, r3, #7
 800924e:	2b04      	cmp	r3, #4
 8009250:	bf28      	it	cs
 8009252:	2304      	movcs	r3, #4
 8009254:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009256:	69fb      	ldr	r3, [r7, #28]
 8009258:	3304      	adds	r3, #4
 800925a:	2b06      	cmp	r3, #6
 800925c:	d902      	bls.n	8009264 <NVIC_EncodePriority+0x30>
 800925e:	69fb      	ldr	r3, [r7, #28]
 8009260:	3b03      	subs	r3, #3
 8009262:	e000      	b.n	8009266 <NVIC_EncodePriority+0x32>
 8009264:	2300      	movs	r3, #0
 8009266:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009268:	f04f 32ff 	mov.w	r2, #4294967295
 800926c:	69bb      	ldr	r3, [r7, #24]
 800926e:	fa02 f303 	lsl.w	r3, r2, r3
 8009272:	43da      	mvns	r2, r3
 8009274:	68bb      	ldr	r3, [r7, #8]
 8009276:	401a      	ands	r2, r3
 8009278:	697b      	ldr	r3, [r7, #20]
 800927a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800927c:	f04f 31ff 	mov.w	r1, #4294967295
 8009280:	697b      	ldr	r3, [r7, #20]
 8009282:	fa01 f303 	lsl.w	r3, r1, r3
 8009286:	43d9      	mvns	r1, r3
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800928c:	4313      	orrs	r3, r2
         );
}
 800928e:	4618      	mov	r0, r3
 8009290:	3724      	adds	r7, #36	; 0x24
 8009292:	46bd      	mov	sp, r7
 8009294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009298:	4770      	bx	lr
	...

0800929c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b082      	sub	sp, #8
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	3b01      	subs	r3, #1
 80092a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80092ac:	d301      	bcc.n	80092b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80092ae:	2301      	movs	r3, #1
 80092b0:	e00f      	b.n	80092d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80092b2:	4a0a      	ldr	r2, [pc, #40]	; (80092dc <SysTick_Config+0x40>)
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	3b01      	subs	r3, #1
 80092b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80092ba:	210f      	movs	r1, #15
 80092bc:	f04f 30ff 	mov.w	r0, #4294967295
 80092c0:	f7ff ff8e 	bl	80091e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80092c4:	4b05      	ldr	r3, [pc, #20]	; (80092dc <SysTick_Config+0x40>)
 80092c6:	2200      	movs	r2, #0
 80092c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80092ca:	4b04      	ldr	r3, [pc, #16]	; (80092dc <SysTick_Config+0x40>)
 80092cc:	2207      	movs	r2, #7
 80092ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80092d0:	2300      	movs	r3, #0
}
 80092d2:	4618      	mov	r0, r3
 80092d4:	3708      	adds	r7, #8
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bd80      	pop	{r7, pc}
 80092da:	bf00      	nop
 80092dc:	e000e010 	.word	0xe000e010

080092e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80092e0:	b580      	push	{r7, lr}
 80092e2:	b082      	sub	sp, #8
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80092e8:	6878      	ldr	r0, [r7, #4]
 80092ea:	f7ff ff29 	bl	8009140 <__NVIC_SetPriorityGrouping>
}
 80092ee:	bf00      	nop
 80092f0:	3708      	adds	r7, #8
 80092f2:	46bd      	mov	sp, r7
 80092f4:	bd80      	pop	{r7, pc}

080092f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80092f6:	b580      	push	{r7, lr}
 80092f8:	b086      	sub	sp, #24
 80092fa:	af00      	add	r7, sp, #0
 80092fc:	4603      	mov	r3, r0
 80092fe:	60b9      	str	r1, [r7, #8]
 8009300:	607a      	str	r2, [r7, #4]
 8009302:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8009304:	f7ff ff40 	bl	8009188 <__NVIC_GetPriorityGrouping>
 8009308:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800930a:	687a      	ldr	r2, [r7, #4]
 800930c:	68b9      	ldr	r1, [r7, #8]
 800930e:	6978      	ldr	r0, [r7, #20]
 8009310:	f7ff ff90 	bl	8009234 <NVIC_EncodePriority>
 8009314:	4602      	mov	r2, r0
 8009316:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800931a:	4611      	mov	r1, r2
 800931c:	4618      	mov	r0, r3
 800931e:	f7ff ff5f 	bl	80091e0 <__NVIC_SetPriority>
}
 8009322:	bf00      	nop
 8009324:	3718      	adds	r7, #24
 8009326:	46bd      	mov	sp, r7
 8009328:	bd80      	pop	{r7, pc}

0800932a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800932a:	b580      	push	{r7, lr}
 800932c:	b082      	sub	sp, #8
 800932e:	af00      	add	r7, sp, #0
 8009330:	4603      	mov	r3, r0
 8009332:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009334:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009338:	4618      	mov	r0, r3
 800933a:	f7ff ff33 	bl	80091a4 <__NVIC_EnableIRQ>
}
 800933e:	bf00      	nop
 8009340:	3708      	adds	r7, #8
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}

08009346 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8009346:	b580      	push	{r7, lr}
 8009348:	b082      	sub	sp, #8
 800934a:	af00      	add	r7, sp, #0
 800934c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800934e:	6878      	ldr	r0, [r7, #4]
 8009350:	f7ff ffa4 	bl	800929c <SysTick_Config>
 8009354:	4603      	mov	r3, r0
}
 8009356:	4618      	mov	r0, r3
 8009358:	3708      	adds	r7, #8
 800935a:	46bd      	mov	sp, r7
 800935c:	bd80      	pop	{r7, pc}
	...

08009360 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8009360:	b580      	push	{r7, lr}
 8009362:	b082      	sub	sp, #8
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d101      	bne.n	8009372 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800936e:	2301      	movs	r3, #1
 8009370:	e054      	b.n	800941c <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	7f5b      	ldrb	r3, [r3, #29]
 8009376:	b2db      	uxtb	r3, r3
 8009378:	2b00      	cmp	r3, #0
 800937a:	d105      	bne.n	8009388 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	2200      	movs	r2, #0
 8009380:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f7fc fa46 	bl	8005814 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2202      	movs	r2, #2
 800938c:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	791b      	ldrb	r3, [r3, #4]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d10c      	bne.n	80093b0 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	4a22      	ldr	r2, [pc, #136]	; (8009424 <HAL_CRC_Init+0xc4>)
 800939c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	689a      	ldr	r2, [r3, #8]
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	f022 0218 	bic.w	r2, r2, #24
 80093ac:	609a      	str	r2, [r3, #8]
 80093ae:	e00c      	b.n	80093ca <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	6899      	ldr	r1, [r3, #8]
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	68db      	ldr	r3, [r3, #12]
 80093b8:	461a      	mov	r2, r3
 80093ba:	6878      	ldr	r0, [r7, #4]
 80093bc:	f000 f948 	bl	8009650 <HAL_CRCEx_Polynomial_Set>
 80093c0:	4603      	mov	r3, r0
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d001      	beq.n	80093ca <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80093c6:	2301      	movs	r3, #1
 80093c8:	e028      	b.n	800941c <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	795b      	ldrb	r3, [r3, #5]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d105      	bne.n	80093de <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	f04f 32ff 	mov.w	r2, #4294967295
 80093da:	611a      	str	r2, [r3, #16]
 80093dc:	e004      	b.n	80093e8 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	687a      	ldr	r2, [r7, #4]
 80093e4:	6912      	ldr	r2, [r2, #16]
 80093e6:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	689b      	ldr	r3, [r3, #8]
 80093ee:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	695a      	ldr	r2, [r3, #20]
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	430a      	orrs	r2, r1
 80093fc:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	689b      	ldr	r3, [r3, #8]
 8009404:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	699a      	ldr	r2, [r3, #24]
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	430a      	orrs	r2, r1
 8009412:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2201      	movs	r2, #1
 8009418:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800941a:	2300      	movs	r3, #0
}
 800941c:	4618      	mov	r0, r3
 800941e:	3708      	adds	r7, #8
 8009420:	46bd      	mov	sp, r7
 8009422:	bd80      	pop	{r7, pc}
 8009424:	04c11db7 	.word	0x04c11db7

08009428 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b086      	sub	sp, #24
 800942c:	af00      	add	r7, sp, #0
 800942e:	60f8      	str	r0, [r7, #12]
 8009430:	60b9      	str	r1, [r7, #8]
 8009432:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8009434:	2300      	movs	r3, #0
 8009436:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	2202      	movs	r2, #2
 800943c:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	689a      	ldr	r2, [r3, #8]
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f042 0201 	orr.w	r2, r2, #1
 800944c:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	6a1b      	ldr	r3, [r3, #32]
 8009452:	2b03      	cmp	r3, #3
 8009454:	d006      	beq.n	8009464 <HAL_CRC_Calculate+0x3c>
 8009456:	2b03      	cmp	r3, #3
 8009458:	d829      	bhi.n	80094ae <HAL_CRC_Calculate+0x86>
 800945a:	2b01      	cmp	r3, #1
 800945c:	d019      	beq.n	8009492 <HAL_CRC_Calculate+0x6a>
 800945e:	2b02      	cmp	r3, #2
 8009460:	d01e      	beq.n	80094a0 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 8009462:	e024      	b.n	80094ae <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 8009464:	2300      	movs	r3, #0
 8009466:	617b      	str	r3, [r7, #20]
 8009468:	e00a      	b.n	8009480 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 800946a:	697b      	ldr	r3, [r7, #20]
 800946c:	009b      	lsls	r3, r3, #2
 800946e:	68ba      	ldr	r2, [r7, #8]
 8009470:	441a      	add	r2, r3
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	6812      	ldr	r2, [r2, #0]
 8009478:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 800947a:	697b      	ldr	r3, [r7, #20]
 800947c:	3301      	adds	r3, #1
 800947e:	617b      	str	r3, [r7, #20]
 8009480:	697a      	ldr	r2, [r7, #20]
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	429a      	cmp	r2, r3
 8009486:	d3f0      	bcc.n	800946a <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	613b      	str	r3, [r7, #16]
      break;
 8009490:	e00e      	b.n	80094b0 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8009492:	687a      	ldr	r2, [r7, #4]
 8009494:	68b9      	ldr	r1, [r7, #8]
 8009496:	68f8      	ldr	r0, [r7, #12]
 8009498:	f000 f812 	bl	80094c0 <CRC_Handle_8>
 800949c:	6138      	str	r0, [r7, #16]
      break;
 800949e:	e007      	b.n	80094b0 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 80094a0:	687a      	ldr	r2, [r7, #4]
 80094a2:	68b9      	ldr	r1, [r7, #8]
 80094a4:	68f8      	ldr	r0, [r7, #12]
 80094a6:	f000 f899 	bl	80095dc <CRC_Handle_16>
 80094aa:	6138      	str	r0, [r7, #16]
      break;
 80094ac:	e000      	b.n	80094b0 <HAL_CRC_Calculate+0x88>
      break;
 80094ae:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	2201      	movs	r2, #1
 80094b4:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 80094b6:	693b      	ldr	r3, [r7, #16]
}
 80094b8:	4618      	mov	r0, r3
 80094ba:	3718      	adds	r7, #24
 80094bc:	46bd      	mov	sp, r7
 80094be:	bd80      	pop	{r7, pc}

080094c0 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 80094c0:	b480      	push	{r7}
 80094c2:	b089      	sub	sp, #36	; 0x24
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	60f8      	str	r0, [r7, #12]
 80094c8:	60b9      	str	r1, [r7, #8]
 80094ca:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 80094cc:	2300      	movs	r3, #0
 80094ce:	61fb      	str	r3, [r7, #28]
 80094d0:	e023      	b.n	800951a <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80094d2:	69fb      	ldr	r3, [r7, #28]
 80094d4:	009b      	lsls	r3, r3, #2
 80094d6:	68ba      	ldr	r2, [r7, #8]
 80094d8:	4413      	add	r3, r2
 80094da:	781b      	ldrb	r3, [r3, #0]
 80094dc:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 80094de:	69fb      	ldr	r3, [r7, #28]
 80094e0:	009b      	lsls	r3, r3, #2
 80094e2:	3301      	adds	r3, #1
 80094e4:	68b9      	ldr	r1, [r7, #8]
 80094e6:	440b      	add	r3, r1
 80094e8:	781b      	ldrb	r3, [r3, #0]
 80094ea:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80094ec:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 80094ee:	69fb      	ldr	r3, [r7, #28]
 80094f0:	009b      	lsls	r3, r3, #2
 80094f2:	3302      	adds	r3, #2
 80094f4:	68b9      	ldr	r1, [r7, #8]
 80094f6:	440b      	add	r3, r1
 80094f8:	781b      	ldrb	r3, [r3, #0]
 80094fa:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 80094fc:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 80094fe:	69fb      	ldr	r3, [r7, #28]
 8009500:	009b      	lsls	r3, r3, #2
 8009502:	3303      	adds	r3, #3
 8009504:	68b9      	ldr	r1, [r7, #8]
 8009506:	440b      	add	r3, r1
 8009508:	781b      	ldrb	r3, [r3, #0]
 800950a:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8009510:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8009512:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8009514:	69fb      	ldr	r3, [r7, #28]
 8009516:	3301      	adds	r3, #1
 8009518:	61fb      	str	r3, [r7, #28]
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	089b      	lsrs	r3, r3, #2
 800951e:	69fa      	ldr	r2, [r7, #28]
 8009520:	429a      	cmp	r2, r3
 8009522:	d3d6      	bcc.n	80094d2 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f003 0303 	and.w	r3, r3, #3
 800952a:	2b00      	cmp	r3, #0
 800952c:	d04d      	beq.n	80095ca <CRC_Handle_8+0x10a>
  {
    if ((BufferLength % 4U) == 1U)
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	f003 0303 	and.w	r3, r3, #3
 8009534:	2b01      	cmp	r3, #1
 8009536:	d107      	bne.n	8009548 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8009538:	69fb      	ldr	r3, [r7, #28]
 800953a:	009b      	lsls	r3, r3, #2
 800953c:	68ba      	ldr	r2, [r7, #8]
 800953e:	4413      	add	r3, r2
 8009540:	68fa      	ldr	r2, [r7, #12]
 8009542:	6812      	ldr	r2, [r2, #0]
 8009544:	781b      	ldrb	r3, [r3, #0]
 8009546:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f003 0303 	and.w	r3, r3, #3
 800954e:	2b02      	cmp	r3, #2
 8009550:	d116      	bne.n	8009580 <CRC_Handle_8+0xc0>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8009552:	69fb      	ldr	r3, [r7, #28]
 8009554:	009b      	lsls	r3, r3, #2
 8009556:	68ba      	ldr	r2, [r7, #8]
 8009558:	4413      	add	r3, r2
 800955a:	781b      	ldrb	r3, [r3, #0]
 800955c:	021b      	lsls	r3, r3, #8
 800955e:	b21a      	sxth	r2, r3
 8009560:	69fb      	ldr	r3, [r7, #28]
 8009562:	009b      	lsls	r3, r3, #2
 8009564:	3301      	adds	r3, #1
 8009566:	68b9      	ldr	r1, [r7, #8]
 8009568:	440b      	add	r3, r1
 800956a:	781b      	ldrb	r3, [r3, #0]
 800956c:	b21b      	sxth	r3, r3
 800956e:	4313      	orrs	r3, r2
 8009570:	b21b      	sxth	r3, r3
 8009572:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800957a:	697b      	ldr	r3, [r7, #20]
 800957c:	8b7a      	ldrh	r2, [r7, #26]
 800957e:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	f003 0303 	and.w	r3, r3, #3
 8009586:	2b03      	cmp	r3, #3
 8009588:	d11f      	bne.n	80095ca <CRC_Handle_8+0x10a>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800958a:	69fb      	ldr	r3, [r7, #28]
 800958c:	009b      	lsls	r3, r3, #2
 800958e:	68ba      	ldr	r2, [r7, #8]
 8009590:	4413      	add	r3, r2
 8009592:	781b      	ldrb	r3, [r3, #0]
 8009594:	021b      	lsls	r3, r3, #8
 8009596:	b21a      	sxth	r2, r3
 8009598:	69fb      	ldr	r3, [r7, #28]
 800959a:	009b      	lsls	r3, r3, #2
 800959c:	3301      	adds	r3, #1
 800959e:	68b9      	ldr	r1, [r7, #8]
 80095a0:	440b      	add	r3, r1
 80095a2:	781b      	ldrb	r3, [r3, #0]
 80095a4:	b21b      	sxth	r3, r3
 80095a6:	4313      	orrs	r3, r2
 80095a8:	b21b      	sxth	r3, r3
 80095aa:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	617b      	str	r3, [r7, #20]
      *pReg = data;
 80095b2:	697b      	ldr	r3, [r7, #20]
 80095b4:	8b7a      	ldrh	r2, [r7, #26]
 80095b6:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 80095b8:	69fb      	ldr	r3, [r7, #28]
 80095ba:	009b      	lsls	r3, r3, #2
 80095bc:	3302      	adds	r3, #2
 80095be:	68ba      	ldr	r2, [r7, #8]
 80095c0:	4413      	add	r3, r2
 80095c2:	68fa      	ldr	r2, [r7, #12]
 80095c4:	6812      	ldr	r2, [r2, #0]
 80095c6:	781b      	ldrb	r3, [r3, #0]
 80095c8:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	681b      	ldr	r3, [r3, #0]
}
 80095d0:	4618      	mov	r0, r3
 80095d2:	3724      	adds	r7, #36	; 0x24
 80095d4:	46bd      	mov	sp, r7
 80095d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095da:	4770      	bx	lr

080095dc <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 80095dc:	b480      	push	{r7}
 80095de:	b087      	sub	sp, #28
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	60f8      	str	r0, [r7, #12]
 80095e4:	60b9      	str	r1, [r7, #8]
 80095e6:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 80095e8:	2300      	movs	r3, #0
 80095ea:	617b      	str	r3, [r7, #20]
 80095ec:	e013      	b.n	8009616 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 80095ee:	697b      	ldr	r3, [r7, #20]
 80095f0:	009b      	lsls	r3, r3, #2
 80095f2:	68ba      	ldr	r2, [r7, #8]
 80095f4:	4413      	add	r3, r2
 80095f6:	881b      	ldrh	r3, [r3, #0]
 80095f8:	041a      	lsls	r2, r3, #16
 80095fa:	697b      	ldr	r3, [r7, #20]
 80095fc:	009b      	lsls	r3, r3, #2
 80095fe:	3302      	adds	r3, #2
 8009600:	68b9      	ldr	r1, [r7, #8]
 8009602:	440b      	add	r3, r1
 8009604:	881b      	ldrh	r3, [r3, #0]
 8009606:	4619      	mov	r1, r3
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	430a      	orrs	r2, r1
 800960e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8009610:	697b      	ldr	r3, [r7, #20]
 8009612:	3301      	adds	r3, #1
 8009614:	617b      	str	r3, [r7, #20]
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	085b      	lsrs	r3, r3, #1
 800961a:	697a      	ldr	r2, [r7, #20]
 800961c:	429a      	cmp	r2, r3
 800961e:	d3e6      	bcc.n	80095ee <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f003 0301 	and.w	r3, r3, #1
 8009626:	2b00      	cmp	r3, #0
 8009628:	d009      	beq.n	800963e <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 8009630:	697b      	ldr	r3, [r7, #20]
 8009632:	009b      	lsls	r3, r3, #2
 8009634:	68ba      	ldr	r2, [r7, #8]
 8009636:	4413      	add	r3, r2
 8009638:	881a      	ldrh	r2, [r3, #0]
 800963a:	693b      	ldr	r3, [r7, #16]
 800963c:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	681b      	ldr	r3, [r3, #0]
}
 8009644:	4618      	mov	r0, r3
 8009646:	371c      	adds	r7, #28
 8009648:	46bd      	mov	sp, r7
 800964a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964e:	4770      	bx	lr

08009650 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8009650:	b480      	push	{r7}
 8009652:	b087      	sub	sp, #28
 8009654:	af00      	add	r7, sp, #0
 8009656:	60f8      	str	r0, [r7, #12]
 8009658:	60b9      	str	r1, [r7, #8]
 800965a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800965c:	2300      	movs	r3, #0
 800965e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8009660:	231f      	movs	r3, #31
 8009662:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8009664:	68bb      	ldr	r3, [r7, #8]
 8009666:	f003 0301 	and.w	r3, r3, #1
 800966a:	2b00      	cmp	r3, #0
 800966c:	d102      	bne.n	8009674 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800966e:	2301      	movs	r3, #1
 8009670:	75fb      	strb	r3, [r7, #23]
 8009672:	e063      	b.n	800973c <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8009674:	bf00      	nop
 8009676:	693b      	ldr	r3, [r7, #16]
 8009678:	1e5a      	subs	r2, r3, #1
 800967a:	613a      	str	r2, [r7, #16]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d009      	beq.n	8009694 <HAL_CRCEx_Polynomial_Set+0x44>
 8009680:	693b      	ldr	r3, [r7, #16]
 8009682:	f003 031f 	and.w	r3, r3, #31
 8009686:	68ba      	ldr	r2, [r7, #8]
 8009688:	fa22 f303 	lsr.w	r3, r2, r3
 800968c:	f003 0301 	and.w	r3, r3, #1
 8009690:	2b00      	cmp	r3, #0
 8009692:	d0f0      	beq.n	8009676 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	2b18      	cmp	r3, #24
 8009698:	d846      	bhi.n	8009728 <HAL_CRCEx_Polynomial_Set+0xd8>
 800969a:	a201      	add	r2, pc, #4	; (adr r2, 80096a0 <HAL_CRCEx_Polynomial_Set+0x50>)
 800969c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096a0:	0800972f 	.word	0x0800972f
 80096a4:	08009729 	.word	0x08009729
 80096a8:	08009729 	.word	0x08009729
 80096ac:	08009729 	.word	0x08009729
 80096b0:	08009729 	.word	0x08009729
 80096b4:	08009729 	.word	0x08009729
 80096b8:	08009729 	.word	0x08009729
 80096bc:	08009729 	.word	0x08009729
 80096c0:	0800971d 	.word	0x0800971d
 80096c4:	08009729 	.word	0x08009729
 80096c8:	08009729 	.word	0x08009729
 80096cc:	08009729 	.word	0x08009729
 80096d0:	08009729 	.word	0x08009729
 80096d4:	08009729 	.word	0x08009729
 80096d8:	08009729 	.word	0x08009729
 80096dc:	08009729 	.word	0x08009729
 80096e0:	08009711 	.word	0x08009711
 80096e4:	08009729 	.word	0x08009729
 80096e8:	08009729 	.word	0x08009729
 80096ec:	08009729 	.word	0x08009729
 80096f0:	08009729 	.word	0x08009729
 80096f4:	08009729 	.word	0x08009729
 80096f8:	08009729 	.word	0x08009729
 80096fc:	08009729 	.word	0x08009729
 8009700:	08009705 	.word	0x08009705
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8009704:	693b      	ldr	r3, [r7, #16]
 8009706:	2b06      	cmp	r3, #6
 8009708:	d913      	bls.n	8009732 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800970a:	2301      	movs	r3, #1
 800970c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800970e:	e010      	b.n	8009732 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8009710:	693b      	ldr	r3, [r7, #16]
 8009712:	2b07      	cmp	r3, #7
 8009714:	d90f      	bls.n	8009736 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8009716:	2301      	movs	r3, #1
 8009718:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800971a:	e00c      	b.n	8009736 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 800971c:	693b      	ldr	r3, [r7, #16]
 800971e:	2b0f      	cmp	r3, #15
 8009720:	d90b      	bls.n	800973a <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8009722:	2301      	movs	r3, #1
 8009724:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8009726:	e008      	b.n	800973a <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8009728:	2301      	movs	r3, #1
 800972a:	75fb      	strb	r3, [r7, #23]
        break;
 800972c:	e006      	b.n	800973c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800972e:	bf00      	nop
 8009730:	e004      	b.n	800973c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8009732:	bf00      	nop
 8009734:	e002      	b.n	800973c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8009736:	bf00      	nop
 8009738:	e000      	b.n	800973c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800973a:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 800973c:	7dfb      	ldrb	r3, [r7, #23]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d10d      	bne.n	800975e <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	68ba      	ldr	r2, [r7, #8]
 8009748:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	689b      	ldr	r3, [r3, #8]
 8009750:	f023 0118 	bic.w	r1, r3, #24
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	687a      	ldr	r2, [r7, #4]
 800975a:	430a      	orrs	r2, r1
 800975c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800975e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009760:	4618      	mov	r0, r3
 8009762:	371c      	adds	r7, #28
 8009764:	46bd      	mov	sp, r7
 8009766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976a:	4770      	bx	lr

0800976c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b084      	sub	sp, #16
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d101      	bne.n	800977e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800977a:	2301      	movs	r3, #1
 800977c:	e08d      	b.n	800989a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	461a      	mov	r2, r3
 8009784:	4b47      	ldr	r3, [pc, #284]	; (80098a4 <HAL_DMA_Init+0x138>)
 8009786:	429a      	cmp	r2, r3
 8009788:	d80f      	bhi.n	80097aa <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	461a      	mov	r2, r3
 8009790:	4b45      	ldr	r3, [pc, #276]	; (80098a8 <HAL_DMA_Init+0x13c>)
 8009792:	4413      	add	r3, r2
 8009794:	4a45      	ldr	r2, [pc, #276]	; (80098ac <HAL_DMA_Init+0x140>)
 8009796:	fba2 2303 	umull	r2, r3, r2, r3
 800979a:	091b      	lsrs	r3, r3, #4
 800979c:	009a      	lsls	r2, r3, #2
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	4a42      	ldr	r2, [pc, #264]	; (80098b0 <HAL_DMA_Init+0x144>)
 80097a6:	641a      	str	r2, [r3, #64]	; 0x40
 80097a8:	e00e      	b.n	80097c8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	461a      	mov	r2, r3
 80097b0:	4b40      	ldr	r3, [pc, #256]	; (80098b4 <HAL_DMA_Init+0x148>)
 80097b2:	4413      	add	r3, r2
 80097b4:	4a3d      	ldr	r2, [pc, #244]	; (80098ac <HAL_DMA_Init+0x140>)
 80097b6:	fba2 2303 	umull	r2, r3, r2, r3
 80097ba:	091b      	lsrs	r3, r3, #4
 80097bc:	009a      	lsls	r2, r3, #2
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	4a3c      	ldr	r2, [pc, #240]	; (80098b8 <HAL_DMA_Init+0x14c>)
 80097c6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	2202      	movs	r2, #2
 80097cc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80097de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097e2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80097ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	691b      	ldr	r3, [r3, #16]
 80097f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80097f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	699b      	ldr	r3, [r3, #24]
 80097fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009804:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	6a1b      	ldr	r3, [r3, #32]
 800980a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800980c:	68fa      	ldr	r2, [r7, #12]
 800980e:	4313      	orrs	r3, r2
 8009810:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	68fa      	ldr	r2, [r7, #12]
 8009818:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800981a:	6878      	ldr	r0, [r7, #4]
 800981c:	f000 fa84 	bl	8009d28 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	689b      	ldr	r3, [r3, #8]
 8009824:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009828:	d102      	bne.n	8009830 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	2200      	movs	r2, #0
 800982e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	685a      	ldr	r2, [r3, #4]
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009838:	b2d2      	uxtb	r2, r2
 800983a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009840:	687a      	ldr	r2, [r7, #4]
 8009842:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8009844:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	685b      	ldr	r3, [r3, #4]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d010      	beq.n	8009870 <HAL_DMA_Init+0x104>
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	685b      	ldr	r3, [r3, #4]
 8009852:	2b04      	cmp	r3, #4
 8009854:	d80c      	bhi.n	8009870 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8009856:	6878      	ldr	r0, [r7, #4]
 8009858:	f000 faa4 	bl	8009da4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009860:	2200      	movs	r2, #0
 8009862:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009868:	687a      	ldr	r2, [r7, #4]
 800986a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800986c:	605a      	str	r2, [r3, #4]
 800986e:	e008      	b.n	8009882 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2200      	movs	r2, #0
 8009874:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	2200      	movs	r2, #0
 800987a:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2200      	movs	r2, #0
 8009880:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	2200      	movs	r2, #0
 8009886:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2201      	movs	r2, #1
 800988c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2200      	movs	r2, #0
 8009894:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009898:	2300      	movs	r3, #0
}
 800989a:	4618      	mov	r0, r3
 800989c:	3710      	adds	r7, #16
 800989e:	46bd      	mov	sp, r7
 80098a0:	bd80      	pop	{r7, pc}
 80098a2:	bf00      	nop
 80098a4:	40020407 	.word	0x40020407
 80098a8:	bffdfff8 	.word	0xbffdfff8
 80098ac:	cccccccd 	.word	0xcccccccd
 80098b0:	40020000 	.word	0x40020000
 80098b4:	bffdfbf8 	.word	0xbffdfbf8
 80098b8:	40020400 	.word	0x40020400

080098bc <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b086      	sub	sp, #24
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	60f8      	str	r0, [r7, #12]
 80098c4:	60b9      	str	r1, [r7, #8]
 80098c6:	607a      	str	r2, [r7, #4]
 80098c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80098ca:	2300      	movs	r3, #0
 80098cc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80098d4:	2b01      	cmp	r3, #1
 80098d6:	d101      	bne.n	80098dc <HAL_DMA_Start_IT+0x20>
 80098d8:	2302      	movs	r3, #2
 80098da:	e066      	b.n	80099aa <HAL_DMA_Start_IT+0xee>
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	2201      	movs	r2, #1
 80098e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80098ea:	b2db      	uxtb	r3, r3
 80098ec:	2b01      	cmp	r3, #1
 80098ee:	d155      	bne.n	800999c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	2202      	movs	r2, #2
 80098f4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	2200      	movs	r2, #0
 80098fc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	681a      	ldr	r2, [r3, #0]
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	f022 0201 	bic.w	r2, r2, #1
 800990c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	687a      	ldr	r2, [r7, #4]
 8009912:	68b9      	ldr	r1, [r7, #8]
 8009914:	68f8      	ldr	r0, [r7, #12]
 8009916:	f000 f9c9 	bl	8009cac <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800991e:	2b00      	cmp	r3, #0
 8009920:	d008      	beq.n	8009934 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	681a      	ldr	r2, [r3, #0]
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	f042 020e 	orr.w	r2, r2, #14
 8009930:	601a      	str	r2, [r3, #0]
 8009932:	e00f      	b.n	8009954 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	681a      	ldr	r2, [r3, #0]
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	f022 0204 	bic.w	r2, r2, #4
 8009942:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	681a      	ldr	r2, [r3, #0]
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	f042 020a 	orr.w	r2, r2, #10
 8009952:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800995e:	2b00      	cmp	r3, #0
 8009960:	d007      	beq.n	8009972 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009966:	681a      	ldr	r2, [r3, #0]
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800996c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009970:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009976:	2b00      	cmp	r3, #0
 8009978:	d007      	beq.n	800998a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800997e:	681a      	ldr	r2, [r3, #0]
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009984:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009988:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	681a      	ldr	r2, [r3, #0]
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	f042 0201 	orr.w	r2, r2, #1
 8009998:	601a      	str	r2, [r3, #0]
 800999a:	e005      	b.n	80099a8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	2200      	movs	r2, #0
 80099a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80099a4:	2302      	movs	r3, #2
 80099a6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80099a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80099aa:	4618      	mov	r0, r3
 80099ac:	3718      	adds	r7, #24
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bd80      	pop	{r7, pc}

080099b2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80099b2:	b480      	push	{r7}
 80099b4:	b085      	sub	sp, #20
 80099b6:	af00      	add	r7, sp, #0
 80099b8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80099ba:	2300      	movs	r3, #0
 80099bc:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80099c4:	b2db      	uxtb	r3, r3
 80099c6:	2b02      	cmp	r3, #2
 80099c8:	d005      	beq.n	80099d6 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	2204      	movs	r2, #4
 80099ce:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80099d0:	2301      	movs	r3, #1
 80099d2:	73fb      	strb	r3, [r7, #15]
 80099d4:	e037      	b.n	8009a46 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	681a      	ldr	r2, [r3, #0]
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	f022 020e 	bic.w	r2, r2, #14
 80099e4:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80099ea:	681a      	ldr	r2, [r3, #0]
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80099f0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80099f4:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	681a      	ldr	r2, [r3, #0]
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	f022 0201 	bic.w	r2, r2, #1
 8009a04:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009a0a:	f003 021f 	and.w	r2, r3, #31
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a12:	2101      	movs	r1, #1
 8009a14:	fa01 f202 	lsl.w	r2, r1, r2
 8009a18:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a1e:	687a      	ldr	r2, [r7, #4]
 8009a20:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8009a22:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d00c      	beq.n	8009a46 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a30:	681a      	ldr	r2, [r3, #0]
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a36:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009a3a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009a40:	687a      	ldr	r2, [r7, #4]
 8009a42:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8009a44:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	2201      	movs	r2, #1
 8009a4a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	2200      	movs	r2, #0
 8009a52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8009a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a58:	4618      	mov	r0, r3
 8009a5a:	3714      	adds	r7, #20
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a62:	4770      	bx	lr

08009a64 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b084      	sub	sp, #16
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009a76:	b2db      	uxtb	r3, r3
 8009a78:	2b02      	cmp	r3, #2
 8009a7a:	d00d      	beq.n	8009a98 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2204      	movs	r2, #4
 8009a80:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2201      	movs	r2, #1
 8009a86:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8009a92:	2301      	movs	r3, #1
 8009a94:	73fb      	strb	r3, [r7, #15]
 8009a96:	e047      	b.n	8009b28 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	681a      	ldr	r2, [r3, #0]
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f022 020e 	bic.w	r2, r2, #14
 8009aa6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	681a      	ldr	r2, [r3, #0]
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	f022 0201 	bic.w	r2, r2, #1
 8009ab6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009abc:	681a      	ldr	r2, [r3, #0]
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009ac2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009ac6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009acc:	f003 021f 	and.w	r2, r3, #31
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ad4:	2101      	movs	r1, #1
 8009ad6:	fa01 f202 	lsl.w	r2, r1, r2
 8009ada:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ae0:	687a      	ldr	r2, [r7, #4]
 8009ae2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8009ae4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d00c      	beq.n	8009b08 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009af2:	681a      	ldr	r2, [r3, #0]
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009af8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009afc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b02:	687a      	ldr	r2, [r7, #4]
 8009b04:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8009b06:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	2201      	movs	r2, #1
 8009b0c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	2200      	movs	r2, #0
 8009b14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d003      	beq.n	8009b28 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b24:	6878      	ldr	r0, [r7, #4]
 8009b26:	4798      	blx	r3
    }
  }
  return status;
 8009b28:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	3710      	adds	r7, #16
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	bd80      	pop	{r7, pc}

08009b32 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009b32:	b580      	push	{r7, lr}
 8009b34:	b084      	sub	sp, #16
 8009b36:	af00      	add	r7, sp, #0
 8009b38:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b4e:	f003 031f 	and.w	r3, r3, #31
 8009b52:	2204      	movs	r2, #4
 8009b54:	409a      	lsls	r2, r3
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	4013      	ands	r3, r2
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d026      	beq.n	8009bac <HAL_DMA_IRQHandler+0x7a>
 8009b5e:	68bb      	ldr	r3, [r7, #8]
 8009b60:	f003 0304 	and.w	r3, r3, #4
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d021      	beq.n	8009bac <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	f003 0320 	and.w	r3, r3, #32
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d107      	bne.n	8009b86 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	681a      	ldr	r2, [r3, #0]
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	f022 0204 	bic.w	r2, r2, #4
 8009b84:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b8a:	f003 021f 	and.w	r2, r3, #31
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b92:	2104      	movs	r1, #4
 8009b94:	fa01 f202 	lsl.w	r2, r1, r2
 8009b98:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d071      	beq.n	8009c86 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ba6:	6878      	ldr	r0, [r7, #4]
 8009ba8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8009baa:	e06c      	b.n	8009c86 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009bb0:	f003 031f 	and.w	r3, r3, #31
 8009bb4:	2202      	movs	r2, #2
 8009bb6:	409a      	lsls	r2, r3
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	4013      	ands	r3, r2
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d02e      	beq.n	8009c1e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8009bc0:	68bb      	ldr	r3, [r7, #8]
 8009bc2:	f003 0302 	and.w	r3, r3, #2
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d029      	beq.n	8009c1e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	f003 0320 	and.w	r3, r3, #32
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d10b      	bne.n	8009bf0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	681a      	ldr	r2, [r3, #0]
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	f022 020a 	bic.w	r2, r2, #10
 8009be6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	2201      	movs	r2, #1
 8009bec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009bf4:	f003 021f 	and.w	r2, r3, #31
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bfc:	2102      	movs	r1, #2
 8009bfe:	fa01 f202 	lsl.w	r2, r1, r2
 8009c02:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	2200      	movs	r2, #0
 8009c08:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d038      	beq.n	8009c86 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c18:	6878      	ldr	r0, [r7, #4]
 8009c1a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8009c1c:	e033      	b.n	8009c86 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c22:	f003 031f 	and.w	r3, r3, #31
 8009c26:	2208      	movs	r2, #8
 8009c28:	409a      	lsls	r2, r3
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	4013      	ands	r3, r2
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d02a      	beq.n	8009c88 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8009c32:	68bb      	ldr	r3, [r7, #8]
 8009c34:	f003 0308 	and.w	r3, r3, #8
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d025      	beq.n	8009c88 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	681a      	ldr	r2, [r3, #0]
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	f022 020e 	bic.w	r2, r2, #14
 8009c4a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c50:	f003 021f 	and.w	r2, r3, #31
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c58:	2101      	movs	r1, #1
 8009c5a:	fa01 f202 	lsl.w	r2, r1, r2
 8009c5e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2201      	movs	r2, #1
 8009c64:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	2201      	movs	r2, #1
 8009c6a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2200      	movs	r2, #0
 8009c72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d004      	beq.n	8009c88 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c82:	6878      	ldr	r0, [r7, #4]
 8009c84:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8009c86:	bf00      	nop
 8009c88:	bf00      	nop
}
 8009c8a:	3710      	adds	r7, #16
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	bd80      	pop	{r7, pc}

08009c90 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8009c90:	b480      	push	{r7}
 8009c92:	b083      	sub	sp, #12
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009c9e:	b2db      	uxtb	r3, r3
}
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	370c      	adds	r7, #12
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009caa:	4770      	bx	lr

08009cac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009cac:	b480      	push	{r7}
 8009cae:	b085      	sub	sp, #20
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	60f8      	str	r0, [r7, #12]
 8009cb4:	60b9      	str	r1, [r7, #8]
 8009cb6:	607a      	str	r2, [r7, #4]
 8009cb8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009cbe:	68fa      	ldr	r2, [r7, #12]
 8009cc0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8009cc2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d004      	beq.n	8009cd6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009cd0:	68fa      	ldr	r2, [r7, #12]
 8009cd2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8009cd4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009cda:	f003 021f 	and.w	r2, r3, #31
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ce2:	2101      	movs	r1, #1
 8009ce4:	fa01 f202 	lsl.w	r2, r1, r2
 8009ce8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	683a      	ldr	r2, [r7, #0]
 8009cf0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	689b      	ldr	r3, [r3, #8]
 8009cf6:	2b10      	cmp	r3, #16
 8009cf8:	d108      	bne.n	8009d0c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	687a      	ldr	r2, [r7, #4]
 8009d00:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	68ba      	ldr	r2, [r7, #8]
 8009d08:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8009d0a:	e007      	b.n	8009d1c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	68ba      	ldr	r2, [r7, #8]
 8009d12:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	687a      	ldr	r2, [r7, #4]
 8009d1a:	60da      	str	r2, [r3, #12]
}
 8009d1c:	bf00      	nop
 8009d1e:	3714      	adds	r7, #20
 8009d20:	46bd      	mov	sp, r7
 8009d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d26:	4770      	bx	lr

08009d28 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009d28:	b480      	push	{r7}
 8009d2a:	b087      	sub	sp, #28
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	461a      	mov	r2, r3
 8009d36:	4b16      	ldr	r3, [pc, #88]	; (8009d90 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8009d38:	429a      	cmp	r2, r3
 8009d3a:	d802      	bhi.n	8009d42 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8009d3c:	4b15      	ldr	r3, [pc, #84]	; (8009d94 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8009d3e:	617b      	str	r3, [r7, #20]
 8009d40:	e001      	b.n	8009d46 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8009d42:	4b15      	ldr	r3, [pc, #84]	; (8009d98 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8009d44:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8009d46:	697b      	ldr	r3, [r7, #20]
 8009d48:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	b2db      	uxtb	r3, r3
 8009d50:	3b08      	subs	r3, #8
 8009d52:	4a12      	ldr	r2, [pc, #72]	; (8009d9c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8009d54:	fba2 2303 	umull	r2, r3, r2, r3
 8009d58:	091b      	lsrs	r3, r3, #4
 8009d5a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d60:	089b      	lsrs	r3, r3, #2
 8009d62:	009a      	lsls	r2, r3, #2
 8009d64:	693b      	ldr	r3, [r7, #16]
 8009d66:	4413      	add	r3, r2
 8009d68:	461a      	mov	r2, r3
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	4a0b      	ldr	r2, [pc, #44]	; (8009da0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8009d72:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	f003 031f 	and.w	r3, r3, #31
 8009d7a:	2201      	movs	r2, #1
 8009d7c:	409a      	lsls	r2, r3
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	651a      	str	r2, [r3, #80]	; 0x50
}
 8009d82:	bf00      	nop
 8009d84:	371c      	adds	r7, #28
 8009d86:	46bd      	mov	sp, r7
 8009d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8c:	4770      	bx	lr
 8009d8e:	bf00      	nop
 8009d90:	40020407 	.word	0x40020407
 8009d94:	40020800 	.word	0x40020800
 8009d98:	40020820 	.word	0x40020820
 8009d9c:	cccccccd 	.word	0xcccccccd
 8009da0:	40020880 	.word	0x40020880

08009da4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009da4:	b480      	push	{r7}
 8009da6:	b085      	sub	sp, #20
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	685b      	ldr	r3, [r3, #4]
 8009db0:	b2db      	uxtb	r3, r3
 8009db2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009db4:	68fa      	ldr	r2, [r7, #12]
 8009db6:	4b0b      	ldr	r3, [pc, #44]	; (8009de4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8009db8:	4413      	add	r3, r2
 8009dba:	009b      	lsls	r3, r3, #2
 8009dbc:	461a      	mov	r2, r3
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	4a08      	ldr	r2, [pc, #32]	; (8009de8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8009dc6:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	3b01      	subs	r3, #1
 8009dcc:	f003 031f 	and.w	r3, r3, #31
 8009dd0:	2201      	movs	r2, #1
 8009dd2:	409a      	lsls	r2, r3
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8009dd8:	bf00      	nop
 8009dda:	3714      	adds	r7, #20
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de2:	4770      	bx	lr
 8009de4:	1000823f 	.word	0x1000823f
 8009de8:	40020940 	.word	0x40020940

08009dec <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b086      	sub	sp, #24
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	60f8      	str	r0, [r7, #12]
 8009df4:	60b9      	str	r1, [r7, #8]
 8009df6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8009dfe:	4b2f      	ldr	r3, [pc, #188]	; (8009ebc <HAL_FLASH_Program+0xd0>)
 8009e00:	781b      	ldrb	r3, [r3, #0]
 8009e02:	2b01      	cmp	r3, #1
 8009e04:	d101      	bne.n	8009e0a <HAL_FLASH_Program+0x1e>
 8009e06:	2302      	movs	r3, #2
 8009e08:	e053      	b.n	8009eb2 <HAL_FLASH_Program+0xc6>
 8009e0a:	4b2c      	ldr	r3, [pc, #176]	; (8009ebc <HAL_FLASH_Program+0xd0>)
 8009e0c:	2201      	movs	r2, #1
 8009e0e:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009e10:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009e14:	f000 f892 	bl	8009f3c <FLASH_WaitForLastOperation>
 8009e18:	4603      	mov	r3, r0
 8009e1a:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8009e1c:	7dfb      	ldrb	r3, [r7, #23]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d143      	bne.n	8009eaa <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8009e22:	4b26      	ldr	r3, [pc, #152]	; (8009ebc <HAL_FLASH_Program+0xd0>)
 8009e24:	2200      	movs	r2, #0
 8009e26:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8009e28:	4b25      	ldr	r3, [pc, #148]	; (8009ec0 <HAL_FLASH_Program+0xd4>)
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d009      	beq.n	8009e48 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8009e34:	4b22      	ldr	r3, [pc, #136]	; (8009ec0 <HAL_FLASH_Program+0xd4>)
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	4a21      	ldr	r2, [pc, #132]	; (8009ec0 <HAL_FLASH_Program+0xd4>)
 8009e3a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009e3e:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8009e40:	4b1e      	ldr	r3, [pc, #120]	; (8009ebc <HAL_FLASH_Program+0xd0>)
 8009e42:	2202      	movs	r2, #2
 8009e44:	771a      	strb	r2, [r3, #28]
 8009e46:	e002      	b.n	8009e4e <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8009e48:	4b1c      	ldr	r3, [pc, #112]	; (8009ebc <HAL_FLASH_Program+0xd0>)
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	771a      	strb	r2, [r3, #28]
    }
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d107      	bne.n	8009e64 <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8009e54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009e58:	68b8      	ldr	r0, [r7, #8]
 8009e5a:	f000 f8c3 	bl	8009fe4 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8009e5e:	2301      	movs	r3, #1
 8009e60:	613b      	str	r3, [r7, #16]
 8009e62:	e010      	b.n	8009e86 <HAL_FLASH_Program+0x9a>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	2b01      	cmp	r3, #1
 8009e68:	d002      	beq.n	8009e70 <HAL_FLASH_Program+0x84>
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	2b02      	cmp	r3, #2
 8009e6e:	d10a      	bne.n	8009e86 <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	4619      	mov	r1, r3
 8009e74:	68b8      	ldr	r0, [r7, #8]
 8009e76:	f000 f8db 	bl	800a030 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	2b02      	cmp	r3, #2
 8009e7e:	d102      	bne.n	8009e86 <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 8009e80:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009e84:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009e86:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009e8a:	f000 f857 	bl	8009f3c <FLASH_WaitForLastOperation>
 8009e8e:	4603      	mov	r3, r0
 8009e90:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8009e92:	693b      	ldr	r3, [r7, #16]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d006      	beq.n	8009ea6 <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8009e98:	4b09      	ldr	r3, [pc, #36]	; (8009ec0 <HAL_FLASH_Program+0xd4>)
 8009e9a:	695a      	ldr	r2, [r3, #20]
 8009e9c:	693b      	ldr	r3, [r7, #16]
 8009e9e:	43db      	mvns	r3, r3
 8009ea0:	4907      	ldr	r1, [pc, #28]	; (8009ec0 <HAL_FLASH_Program+0xd4>)
 8009ea2:	4013      	ands	r3, r2
 8009ea4:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8009ea6:	f000 f9d3 	bl	800a250 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8009eaa:	4b04      	ldr	r3, [pc, #16]	; (8009ebc <HAL_FLASH_Program+0xd0>)
 8009eac:	2200      	movs	r2, #0
 8009eae:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8009eb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	3718      	adds	r7, #24
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	bd80      	pop	{r7, pc}
 8009eba:	bf00      	nop
 8009ebc:	2000023c 	.word	0x2000023c
 8009ec0:	40022000 	.word	0x40022000

08009ec4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8009ec4:	b480      	push	{r7}
 8009ec6:	b083      	sub	sp, #12
 8009ec8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8009eca:	2300      	movs	r3, #0
 8009ecc:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8009ece:	4b0b      	ldr	r3, [pc, #44]	; (8009efc <HAL_FLASH_Unlock+0x38>)
 8009ed0:	695b      	ldr	r3, [r3, #20]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	da0b      	bge.n	8009eee <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8009ed6:	4b09      	ldr	r3, [pc, #36]	; (8009efc <HAL_FLASH_Unlock+0x38>)
 8009ed8:	4a09      	ldr	r2, [pc, #36]	; (8009f00 <HAL_FLASH_Unlock+0x3c>)
 8009eda:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8009edc:	4b07      	ldr	r3, [pc, #28]	; (8009efc <HAL_FLASH_Unlock+0x38>)
 8009ede:	4a09      	ldr	r2, [pc, #36]	; (8009f04 <HAL_FLASH_Unlock+0x40>)
 8009ee0:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8009ee2:	4b06      	ldr	r3, [pc, #24]	; (8009efc <HAL_FLASH_Unlock+0x38>)
 8009ee4:	695b      	ldr	r3, [r3, #20]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	da01      	bge.n	8009eee <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8009eea:	2301      	movs	r3, #1
 8009eec:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8009eee:	79fb      	ldrb	r3, [r7, #7]
}
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	370c      	adds	r7, #12
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efa:	4770      	bx	lr
 8009efc:	40022000 	.word	0x40022000
 8009f00:	45670123 	.word	0x45670123
 8009f04:	cdef89ab 	.word	0xcdef89ab

08009f08 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8009f08:	b480      	push	{r7}
 8009f0a:	b083      	sub	sp, #12
 8009f0c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8009f0e:	2301      	movs	r3, #1
 8009f10:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8009f12:	4b09      	ldr	r3, [pc, #36]	; (8009f38 <HAL_FLASH_Lock+0x30>)
 8009f14:	695b      	ldr	r3, [r3, #20]
 8009f16:	4a08      	ldr	r2, [pc, #32]	; (8009f38 <HAL_FLASH_Lock+0x30>)
 8009f18:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009f1c:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8009f1e:	4b06      	ldr	r3, [pc, #24]	; (8009f38 <HAL_FLASH_Lock+0x30>)
 8009f20:	695b      	ldr	r3, [r3, #20]
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	da01      	bge.n	8009f2a <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 8009f26:	2300      	movs	r3, #0
 8009f28:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8009f2a:	79fb      	ldrb	r3, [r7, #7]
}
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	370c      	adds	r7, #12
 8009f30:	46bd      	mov	sp, r7
 8009f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f36:	4770      	bx	lr
 8009f38:	40022000 	.word	0x40022000

08009f3c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b084      	sub	sp, #16
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8009f44:	f7fc fda8 	bl	8006a98 <HAL_GetTick>
 8009f48:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8009f4a:	e009      	b.n	8009f60 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 8009f4c:	f7fc fda4 	bl	8006a98 <HAL_GetTick>
 8009f50:	4602      	mov	r2, r0
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	1ad3      	subs	r3, r2, r3
 8009f56:	687a      	ldr	r2, [r7, #4]
 8009f58:	429a      	cmp	r2, r3
 8009f5a:	d201      	bcs.n	8009f60 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8009f5c:	2303      	movs	r3, #3
 8009f5e:	e038      	b.n	8009fd2 <FLASH_WaitForLastOperation+0x96>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8009f60:	4b1e      	ldr	r3, [pc, #120]	; (8009fdc <FLASH_WaitForLastOperation+0xa0>)
 8009f62:	691b      	ldr	r3, [r3, #16]
 8009f64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009f68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009f6c:	d0ee      	beq.n	8009f4c <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8009f6e:	4b1b      	ldr	r3, [pc, #108]	; (8009fdc <FLASH_WaitForLastOperation+0xa0>)
 8009f70:	691a      	ldr	r2, [r3, #16]
 8009f72:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8009f76:	4013      	ands	r3, r2
 8009f78:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 8009f7a:	68bb      	ldr	r3, [r7, #8]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d01e      	beq.n	8009fbe <FLASH_WaitForLastOperation+0x82>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 8009f80:	4b17      	ldr	r3, [pc, #92]	; (8009fe0 <FLASH_WaitForLastOperation+0xa4>)
 8009f82:	685a      	ldr	r2, [r3, #4]
 8009f84:	68bb      	ldr	r3, [r7, #8]
 8009f86:	4313      	orrs	r3, r2
 8009f88:	4a15      	ldr	r2, [pc, #84]	; (8009fe0 <FLASH_WaitForLastOperation+0xa4>)
 8009f8a:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8009f8c:	68bb      	ldr	r3, [r7, #8]
 8009f8e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d007      	beq.n	8009fa6 <FLASH_WaitForLastOperation+0x6a>
 8009f96:	4b11      	ldr	r3, [pc, #68]	; (8009fdc <FLASH_WaitForLastOperation+0xa0>)
 8009f98:	699a      	ldr	r2, [r3, #24]
 8009f9a:	68bb      	ldr	r3, [r7, #8]
 8009f9c:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8009fa0:	490e      	ldr	r1, [pc, #56]	; (8009fdc <FLASH_WaitForLastOperation+0xa0>)
 8009fa2:	4313      	orrs	r3, r2
 8009fa4:	618b      	str	r3, [r1, #24]
 8009fa6:	68bb      	ldr	r3, [r7, #8]
 8009fa8:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d004      	beq.n	8009fba <FLASH_WaitForLastOperation+0x7e>
 8009fb0:	4a0a      	ldr	r2, [pc, #40]	; (8009fdc <FLASH_WaitForLastOperation+0xa0>)
 8009fb2:	68bb      	ldr	r3, [r7, #8]
 8009fb4:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8009fb8:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8009fba:	2301      	movs	r3, #1
 8009fbc:	e009      	b.n	8009fd2 <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8009fbe:	4b07      	ldr	r3, [pc, #28]	; (8009fdc <FLASH_WaitForLastOperation+0xa0>)
 8009fc0:	691b      	ldr	r3, [r3, #16]
 8009fc2:	f003 0301 	and.w	r3, r3, #1
 8009fc6:	2b01      	cmp	r3, #1
 8009fc8:	d102      	bne.n	8009fd0 <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8009fca:	4b04      	ldr	r3, [pc, #16]	; (8009fdc <FLASH_WaitForLastOperation+0xa0>)
 8009fcc:	2201      	movs	r2, #1
 8009fce:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8009fd0:	2300      	movs	r3, #0
}
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	3710      	adds	r7, #16
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	bd80      	pop	{r7, pc}
 8009fda:	bf00      	nop
 8009fdc:	40022000 	.word	0x40022000
 8009fe0:	2000023c 	.word	0x2000023c

08009fe4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8009fe4:	b480      	push	{r7}
 8009fe6:	b085      	sub	sp, #20
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	60f8      	str	r0, [r7, #12]
 8009fec:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8009ff0:	4b0e      	ldr	r3, [pc, #56]	; (800a02c <FLASH_Program_DoubleWord+0x48>)
 8009ff2:	695b      	ldr	r3, [r3, #20]
 8009ff4:	4a0d      	ldr	r2, [pc, #52]	; (800a02c <FLASH_Program_DoubleWord+0x48>)
 8009ff6:	f043 0301 	orr.w	r3, r3, #1
 8009ffa:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	683a      	ldr	r2, [r7, #0]
 800a000:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800a002:	f3bf 8f6f 	isb	sy
}
 800a006:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 800a008:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a00c:	f04f 0200 	mov.w	r2, #0
 800a010:	f04f 0300 	mov.w	r3, #0
 800a014:	000a      	movs	r2, r1
 800a016:	2300      	movs	r3, #0
 800a018:	68f9      	ldr	r1, [r7, #12]
 800a01a:	3104      	adds	r1, #4
 800a01c:	4613      	mov	r3, r2
 800a01e:	600b      	str	r3, [r1, #0]
}
 800a020:	bf00      	nop
 800a022:	3714      	adds	r7, #20
 800a024:	46bd      	mov	sp, r7
 800a026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02a:	4770      	bx	lr
 800a02c:	40022000 	.word	0x40022000

0800a030 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 800a030:	b480      	push	{r7}
 800a032:	b089      	sub	sp, #36	; 0x24
 800a034:	af00      	add	r7, sp, #0
 800a036:	6078      	str	r0, [r7, #4]
 800a038:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800a03a:	2340      	movs	r3, #64	; 0x40
 800a03c:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 800a042:	683b      	ldr	r3, [r7, #0]
 800a044:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 800a046:	4b14      	ldr	r3, [pc, #80]	; (800a098 <FLASH_Program_Fast+0x68>)
 800a048:	695b      	ldr	r3, [r3, #20]
 800a04a:	4a13      	ldr	r2, [pc, #76]	; (800a098 <FLASH_Program_Fast+0x68>)
 800a04c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a050:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a052:	f3ef 8310 	mrs	r3, PRIMASK
 800a056:	60fb      	str	r3, [r7, #12]
  return(result);
 800a058:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 800a05a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800a05c:	b672      	cpsid	i
}
 800a05e:	bf00      	nop
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 800a060:	697b      	ldr	r3, [r7, #20]
 800a062:	681a      	ldr	r2, [r3, #0]
 800a064:	69bb      	ldr	r3, [r7, #24]
 800a066:	601a      	str	r2, [r3, #0]
    dest_addr++;
 800a068:	69bb      	ldr	r3, [r7, #24]
 800a06a:	3304      	adds	r3, #4
 800a06c:	61bb      	str	r3, [r7, #24]
    src_addr++;
 800a06e:	697b      	ldr	r3, [r7, #20]
 800a070:	3304      	adds	r3, #4
 800a072:	617b      	str	r3, [r7, #20]
    row_index--;
 800a074:	7ffb      	ldrb	r3, [r7, #31]
 800a076:	3b01      	subs	r3, #1
 800a078:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 800a07a:	7ffb      	ldrb	r3, [r7, #31]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d1ef      	bne.n	800a060 <FLASH_Program_Fast+0x30>
 800a080:	693b      	ldr	r3, [r7, #16]
 800a082:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a084:	68bb      	ldr	r3, [r7, #8]
 800a086:	f383 8810 	msr	PRIMASK, r3
}
 800a08a:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 800a08c:	bf00      	nop
 800a08e:	3724      	adds	r7, #36	; 0x24
 800a090:	46bd      	mov	sp, r7
 800a092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a096:	4770      	bx	lr
 800a098:	40022000 	.word	0x40022000

0800a09c <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b084      	sub	sp, #16
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
 800a0a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800a0a6:	4b47      	ldr	r3, [pc, #284]	; (800a1c4 <HAL_FLASHEx_Erase+0x128>)
 800a0a8:	781b      	ldrb	r3, [r3, #0]
 800a0aa:	2b01      	cmp	r3, #1
 800a0ac:	d101      	bne.n	800a0b2 <HAL_FLASHEx_Erase+0x16>
 800a0ae:	2302      	movs	r3, #2
 800a0b0:	e083      	b.n	800a1ba <HAL_FLASHEx_Erase+0x11e>
 800a0b2:	4b44      	ldr	r3, [pc, #272]	; (800a1c4 <HAL_FLASHEx_Erase+0x128>)
 800a0b4:	2201      	movs	r2, #1
 800a0b6:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800a0b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a0bc:	f7ff ff3e 	bl	8009f3c <FLASH_WaitForLastOperation>
 800a0c0:	4603      	mov	r3, r0
 800a0c2:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800a0c4:	7bfb      	ldrb	r3, [r7, #15]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d173      	bne.n	800a1b2 <HAL_FLASHEx_Erase+0x116>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800a0ca:	4b3e      	ldr	r3, [pc, #248]	; (800a1c4 <HAL_FLASHEx_Erase+0x128>)
 800a0cc:	2200      	movs	r2, #0
 800a0ce:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 800a0d0:	4b3d      	ldr	r3, [pc, #244]	; (800a1c8 <HAL_FLASHEx_Erase+0x12c>)
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d013      	beq.n	800a104 <HAL_FLASHEx_Erase+0x68>
    {
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800a0dc:	4b3a      	ldr	r3, [pc, #232]	; (800a1c8 <HAL_FLASHEx_Erase+0x12c>)
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d009      	beq.n	800a0fc <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 800a0e8:	4b37      	ldr	r3, [pc, #220]	; (800a1c8 <HAL_FLASHEx_Erase+0x12c>)
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	4a36      	ldr	r2, [pc, #216]	; (800a1c8 <HAL_FLASHEx_Erase+0x12c>)
 800a0ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a0f2:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 800a0f4:	4b33      	ldr	r3, [pc, #204]	; (800a1c4 <HAL_FLASHEx_Erase+0x128>)
 800a0f6:	2203      	movs	r2, #3
 800a0f8:	771a      	strb	r2, [r3, #28]
 800a0fa:	e016      	b.n	800a12a <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 800a0fc:	4b31      	ldr	r3, [pc, #196]	; (800a1c4 <HAL_FLASHEx_Erase+0x128>)
 800a0fe:	2201      	movs	r2, #1
 800a100:	771a      	strb	r2, [r3, #28]
 800a102:	e012      	b.n	800a12a <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800a104:	4b30      	ldr	r3, [pc, #192]	; (800a1c8 <HAL_FLASHEx_Erase+0x12c>)
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d009      	beq.n	800a124 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800a110:	4b2d      	ldr	r3, [pc, #180]	; (800a1c8 <HAL_FLASHEx_Erase+0x12c>)
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	4a2c      	ldr	r2, [pc, #176]	; (800a1c8 <HAL_FLASHEx_Erase+0x12c>)
 800a116:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a11a:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800a11c:	4b29      	ldr	r3, [pc, #164]	; (800a1c4 <HAL_FLASHEx_Erase+0x128>)
 800a11e:	2202      	movs	r2, #2
 800a120:	771a      	strb	r2, [r3, #28]
 800a122:	e002      	b.n	800a12a <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800a124:	4b27      	ldr	r3, [pc, #156]	; (800a1c4 <HAL_FLASHEx_Erase+0x128>)
 800a126:	2200      	movs	r2, #0
 800a128:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	2b01      	cmp	r3, #1
 800a130:	d111      	bne.n	800a156 <HAL_FLASHEx_Erase+0xba>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	685b      	ldr	r3, [r3, #4]
 800a136:	4618      	mov	r0, r3
 800a138:	f000 f848 	bl	800a1cc <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800a13c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a140:	f7ff fefc 	bl	8009f3c <FLASH_WaitForLastOperation>
 800a144:	4603      	mov	r3, r0
 800a146:	73fb      	strb	r3, [r7, #15]
#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 800a148:	4b1f      	ldr	r3, [pc, #124]	; (800a1c8 <HAL_FLASHEx_Erase+0x12c>)
 800a14a:	695b      	ldr	r3, [r3, #20]
 800a14c:	4a1e      	ldr	r2, [pc, #120]	; (800a1c8 <HAL_FLASHEx_Erase+0x12c>)
 800a14e:	f023 0304 	bic.w	r3, r3, #4
 800a152:	6153      	str	r3, [r2, #20]
 800a154:	e02b      	b.n	800a1ae <HAL_FLASHEx_Erase+0x112>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800a156:	683b      	ldr	r3, [r7, #0]
 800a158:	f04f 32ff 	mov.w	r2, #4294967295
 800a15c:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	689b      	ldr	r3, [r3, #8]
 800a162:	60bb      	str	r3, [r7, #8]
 800a164:	e01b      	b.n	800a19e <HAL_FLASHEx_Erase+0x102>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	685b      	ldr	r3, [r3, #4]
 800a16a:	4619      	mov	r1, r3
 800a16c:	68b8      	ldr	r0, [r7, #8]
 800a16e:	f000 f84b 	bl	800a208 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800a172:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a176:	f7ff fee1 	bl	8009f3c <FLASH_WaitForLastOperation>
 800a17a:	4603      	mov	r3, r0
 800a17c:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 800a17e:	4b12      	ldr	r3, [pc, #72]	; (800a1c8 <HAL_FLASHEx_Erase+0x12c>)
 800a180:	695b      	ldr	r3, [r3, #20]
 800a182:	4a11      	ldr	r2, [pc, #68]	; (800a1c8 <HAL_FLASHEx_Erase+0x12c>)
 800a184:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 800a188:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 800a18a:	7bfb      	ldrb	r3, [r7, #15]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d003      	beq.n	800a198 <HAL_FLASHEx_Erase+0xfc>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 800a190:	683b      	ldr	r3, [r7, #0]
 800a192:	68ba      	ldr	r2, [r7, #8]
 800a194:	601a      	str	r2, [r3, #0]
          break;
 800a196:	e00a      	b.n	800a1ae <HAL_FLASHEx_Erase+0x112>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800a198:	68bb      	ldr	r3, [r7, #8]
 800a19a:	3301      	adds	r3, #1
 800a19c:	60bb      	str	r3, [r7, #8]
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	689a      	ldr	r2, [r3, #8]
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	68db      	ldr	r3, [r3, #12]
 800a1a6:	4413      	add	r3, r2
 800a1a8:	68ba      	ldr	r2, [r7, #8]
 800a1aa:	429a      	cmp	r2, r3
 800a1ac:	d3db      	bcc.n	800a166 <HAL_FLASHEx_Erase+0xca>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800a1ae:	f000 f84f 	bl	800a250 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800a1b2:	4b04      	ldr	r3, [pc, #16]	; (800a1c4 <HAL_FLASHEx_Erase+0x128>)
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	701a      	strb	r2, [r3, #0]

  return status;
 800a1b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	3710      	adds	r7, #16
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	bd80      	pop	{r7, pc}
 800a1c2:	bf00      	nop
 800a1c4:	2000023c 	.word	0x2000023c
 800a1c8:	40022000 	.word	0x40022000

0800a1cc <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800a1cc:	b480      	push	{r7}
 800a1ce:	b083      	sub	sp, #12
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	f003 0301 	and.w	r3, r3, #1
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d005      	beq.n	800a1ea <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 800a1de:	4b09      	ldr	r3, [pc, #36]	; (800a204 <FLASH_MassErase+0x38>)
 800a1e0:	695b      	ldr	r3, [r3, #20]
 800a1e2:	4a08      	ldr	r2, [pc, #32]	; (800a204 <FLASH_MassErase+0x38>)
 800a1e4:	f043 0304 	orr.w	r3, r3, #4
 800a1e8:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800a1ea:	4b06      	ldr	r3, [pc, #24]	; (800a204 <FLASH_MassErase+0x38>)
 800a1ec:	695b      	ldr	r3, [r3, #20]
 800a1ee:	4a05      	ldr	r2, [pc, #20]	; (800a204 <FLASH_MassErase+0x38>)
 800a1f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a1f4:	6153      	str	r3, [r2, #20]
}
 800a1f6:	bf00      	nop
 800a1f8:	370c      	adds	r7, #12
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a200:	4770      	bx	lr
 800a202:	bf00      	nop
 800a204:	40022000 	.word	0x40022000

0800a208 <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 800a208:	b480      	push	{r7}
 800a20a:	b083      	sub	sp, #12
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
 800a210:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_OPTR_DBANK */

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 800a212:	4b0e      	ldr	r3, [pc, #56]	; (800a24c <FLASH_PageErase+0x44>)
 800a214:	695b      	ldr	r3, [r3, #20]
 800a216:	f423 72fc 	bic.w	r2, r3, #504	; 0x1f8
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	00db      	lsls	r3, r3, #3
 800a21e:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 800a222:	490a      	ldr	r1, [pc, #40]	; (800a24c <FLASH_PageErase+0x44>)
 800a224:	4313      	orrs	r3, r2
 800a226:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 800a228:	4b08      	ldr	r3, [pc, #32]	; (800a24c <FLASH_PageErase+0x44>)
 800a22a:	695b      	ldr	r3, [r3, #20]
 800a22c:	4a07      	ldr	r2, [pc, #28]	; (800a24c <FLASH_PageErase+0x44>)
 800a22e:	f043 0302 	orr.w	r3, r3, #2
 800a232:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800a234:	4b05      	ldr	r3, [pc, #20]	; (800a24c <FLASH_PageErase+0x44>)
 800a236:	695b      	ldr	r3, [r3, #20]
 800a238:	4a04      	ldr	r2, [pc, #16]	; (800a24c <FLASH_PageErase+0x44>)
 800a23a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a23e:	6153      	str	r3, [r2, #20]
}
 800a240:	bf00      	nop
 800a242:	370c      	adds	r7, #12
 800a244:	46bd      	mov	sp, r7
 800a246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24a:	4770      	bx	lr
 800a24c:	40022000 	.word	0x40022000

0800a250 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800a250:	b480      	push	{r7}
 800a252:	b083      	sub	sp, #12
 800a254:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 800a256:	4b21      	ldr	r3, [pc, #132]	; (800a2dc <FLASH_FlushCaches+0x8c>)
 800a258:	7f1b      	ldrb	r3, [r3, #28]
 800a25a:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 800a25c:	79fb      	ldrb	r3, [r7, #7]
 800a25e:	2b01      	cmp	r3, #1
 800a260:	d002      	beq.n	800a268 <FLASH_FlushCaches+0x18>
 800a262:	79fb      	ldrb	r3, [r7, #7]
 800a264:	2b03      	cmp	r3, #3
 800a266:	d117      	bne.n	800a298 <FLASH_FlushCaches+0x48>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800a268:	4b1d      	ldr	r3, [pc, #116]	; (800a2e0 <FLASH_FlushCaches+0x90>)
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	4a1c      	ldr	r2, [pc, #112]	; (800a2e0 <FLASH_FlushCaches+0x90>)
 800a26e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a272:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800a274:	4b1a      	ldr	r3, [pc, #104]	; (800a2e0 <FLASH_FlushCaches+0x90>)
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	4a19      	ldr	r2, [pc, #100]	; (800a2e0 <FLASH_FlushCaches+0x90>)
 800a27a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a27e:	6013      	str	r3, [r2, #0]
 800a280:	4b17      	ldr	r3, [pc, #92]	; (800a2e0 <FLASH_FlushCaches+0x90>)
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	4a16      	ldr	r2, [pc, #88]	; (800a2e0 <FLASH_FlushCaches+0x90>)
 800a286:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a28a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800a28c:	4b14      	ldr	r3, [pc, #80]	; (800a2e0 <FLASH_FlushCaches+0x90>)
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	4a13      	ldr	r2, [pc, #76]	; (800a2e0 <FLASH_FlushCaches+0x90>)
 800a292:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a296:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 800a298:	79fb      	ldrb	r3, [r7, #7]
 800a29a:	2b02      	cmp	r3, #2
 800a29c:	d002      	beq.n	800a2a4 <FLASH_FlushCaches+0x54>
 800a29e:	79fb      	ldrb	r3, [r7, #7]
 800a2a0:	2b03      	cmp	r3, #3
 800a2a2:	d111      	bne.n	800a2c8 <FLASH_FlushCaches+0x78>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800a2a4:	4b0e      	ldr	r3, [pc, #56]	; (800a2e0 <FLASH_FlushCaches+0x90>)
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	4a0d      	ldr	r2, [pc, #52]	; (800a2e0 <FLASH_FlushCaches+0x90>)
 800a2aa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a2ae:	6013      	str	r3, [r2, #0]
 800a2b0:	4b0b      	ldr	r3, [pc, #44]	; (800a2e0 <FLASH_FlushCaches+0x90>)
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	4a0a      	ldr	r2, [pc, #40]	; (800a2e0 <FLASH_FlushCaches+0x90>)
 800a2b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a2ba:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800a2bc:	4b08      	ldr	r3, [pc, #32]	; (800a2e0 <FLASH_FlushCaches+0x90>)
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	4a07      	ldr	r2, [pc, #28]	; (800a2e0 <FLASH_FlushCaches+0x90>)
 800a2c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a2c6:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800a2c8:	4b04      	ldr	r3, [pc, #16]	; (800a2dc <FLASH_FlushCaches+0x8c>)
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	771a      	strb	r2, [r3, #28]
}
 800a2ce:	bf00      	nop
 800a2d0:	370c      	adds	r7, #12
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d8:	4770      	bx	lr
 800a2da:	bf00      	nop
 800a2dc:	2000023c 	.word	0x2000023c
 800a2e0:	40022000 	.word	0x40022000

0800a2e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a2e4:	b480      	push	{r7}
 800a2e6:	b087      	sub	sp, #28
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	6078      	str	r0, [r7, #4]
 800a2ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a2f2:	e15a      	b.n	800a5aa <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a2f4:	683b      	ldr	r3, [r7, #0]
 800a2f6:	681a      	ldr	r2, [r3, #0]
 800a2f8:	2101      	movs	r1, #1
 800a2fa:	697b      	ldr	r3, [r7, #20]
 800a2fc:	fa01 f303 	lsl.w	r3, r1, r3
 800a300:	4013      	ands	r3, r2
 800a302:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	2b00      	cmp	r3, #0
 800a308:	f000 814c 	beq.w	800a5a4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a30c:	683b      	ldr	r3, [r7, #0]
 800a30e:	685b      	ldr	r3, [r3, #4]
 800a310:	f003 0303 	and.w	r3, r3, #3
 800a314:	2b01      	cmp	r3, #1
 800a316:	d005      	beq.n	800a324 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a318:	683b      	ldr	r3, [r7, #0]
 800a31a:	685b      	ldr	r3, [r3, #4]
 800a31c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a320:	2b02      	cmp	r3, #2
 800a322:	d130      	bne.n	800a386 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	689b      	ldr	r3, [r3, #8]
 800a328:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a32a:	697b      	ldr	r3, [r7, #20]
 800a32c:	005b      	lsls	r3, r3, #1
 800a32e:	2203      	movs	r2, #3
 800a330:	fa02 f303 	lsl.w	r3, r2, r3
 800a334:	43db      	mvns	r3, r3
 800a336:	693a      	ldr	r2, [r7, #16]
 800a338:	4013      	ands	r3, r2
 800a33a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a33c:	683b      	ldr	r3, [r7, #0]
 800a33e:	68da      	ldr	r2, [r3, #12]
 800a340:	697b      	ldr	r3, [r7, #20]
 800a342:	005b      	lsls	r3, r3, #1
 800a344:	fa02 f303 	lsl.w	r3, r2, r3
 800a348:	693a      	ldr	r2, [r7, #16]
 800a34a:	4313      	orrs	r3, r2
 800a34c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	693a      	ldr	r2, [r7, #16]
 800a352:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	685b      	ldr	r3, [r3, #4]
 800a358:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a35a:	2201      	movs	r2, #1
 800a35c:	697b      	ldr	r3, [r7, #20]
 800a35e:	fa02 f303 	lsl.w	r3, r2, r3
 800a362:	43db      	mvns	r3, r3
 800a364:	693a      	ldr	r2, [r7, #16]
 800a366:	4013      	ands	r3, r2
 800a368:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a36a:	683b      	ldr	r3, [r7, #0]
 800a36c:	685b      	ldr	r3, [r3, #4]
 800a36e:	091b      	lsrs	r3, r3, #4
 800a370:	f003 0201 	and.w	r2, r3, #1
 800a374:	697b      	ldr	r3, [r7, #20]
 800a376:	fa02 f303 	lsl.w	r3, r2, r3
 800a37a:	693a      	ldr	r2, [r7, #16]
 800a37c:	4313      	orrs	r3, r2
 800a37e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	693a      	ldr	r2, [r7, #16]
 800a384:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a386:	683b      	ldr	r3, [r7, #0]
 800a388:	685b      	ldr	r3, [r3, #4]
 800a38a:	f003 0303 	and.w	r3, r3, #3
 800a38e:	2b03      	cmp	r3, #3
 800a390:	d017      	beq.n	800a3c2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	68db      	ldr	r3, [r3, #12]
 800a396:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a398:	697b      	ldr	r3, [r7, #20]
 800a39a:	005b      	lsls	r3, r3, #1
 800a39c:	2203      	movs	r2, #3
 800a39e:	fa02 f303 	lsl.w	r3, r2, r3
 800a3a2:	43db      	mvns	r3, r3
 800a3a4:	693a      	ldr	r2, [r7, #16]
 800a3a6:	4013      	ands	r3, r2
 800a3a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	689a      	ldr	r2, [r3, #8]
 800a3ae:	697b      	ldr	r3, [r7, #20]
 800a3b0:	005b      	lsls	r3, r3, #1
 800a3b2:	fa02 f303 	lsl.w	r3, r2, r3
 800a3b6:	693a      	ldr	r2, [r7, #16]
 800a3b8:	4313      	orrs	r3, r2
 800a3ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	693a      	ldr	r2, [r7, #16]
 800a3c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	685b      	ldr	r3, [r3, #4]
 800a3c6:	f003 0303 	and.w	r3, r3, #3
 800a3ca:	2b02      	cmp	r3, #2
 800a3cc:	d123      	bne.n	800a416 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a3ce:	697b      	ldr	r3, [r7, #20]
 800a3d0:	08da      	lsrs	r2, r3, #3
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	3208      	adds	r2, #8
 800a3d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a3dc:	697b      	ldr	r3, [r7, #20]
 800a3de:	f003 0307 	and.w	r3, r3, #7
 800a3e2:	009b      	lsls	r3, r3, #2
 800a3e4:	220f      	movs	r2, #15
 800a3e6:	fa02 f303 	lsl.w	r3, r2, r3
 800a3ea:	43db      	mvns	r3, r3
 800a3ec:	693a      	ldr	r2, [r7, #16]
 800a3ee:	4013      	ands	r3, r2
 800a3f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a3f2:	683b      	ldr	r3, [r7, #0]
 800a3f4:	691a      	ldr	r2, [r3, #16]
 800a3f6:	697b      	ldr	r3, [r7, #20]
 800a3f8:	f003 0307 	and.w	r3, r3, #7
 800a3fc:	009b      	lsls	r3, r3, #2
 800a3fe:	fa02 f303 	lsl.w	r3, r2, r3
 800a402:	693a      	ldr	r2, [r7, #16]
 800a404:	4313      	orrs	r3, r2
 800a406:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800a408:	697b      	ldr	r3, [r7, #20]
 800a40a:	08da      	lsrs	r2, r3, #3
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	3208      	adds	r2, #8
 800a410:	6939      	ldr	r1, [r7, #16]
 800a412:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a41c:	697b      	ldr	r3, [r7, #20]
 800a41e:	005b      	lsls	r3, r3, #1
 800a420:	2203      	movs	r2, #3
 800a422:	fa02 f303 	lsl.w	r3, r2, r3
 800a426:	43db      	mvns	r3, r3
 800a428:	693a      	ldr	r2, [r7, #16]
 800a42a:	4013      	ands	r3, r2
 800a42c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a42e:	683b      	ldr	r3, [r7, #0]
 800a430:	685b      	ldr	r3, [r3, #4]
 800a432:	f003 0203 	and.w	r2, r3, #3
 800a436:	697b      	ldr	r3, [r7, #20]
 800a438:	005b      	lsls	r3, r3, #1
 800a43a:	fa02 f303 	lsl.w	r3, r2, r3
 800a43e:	693a      	ldr	r2, [r7, #16]
 800a440:	4313      	orrs	r3, r2
 800a442:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	693a      	ldr	r2, [r7, #16]
 800a448:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800a44a:	683b      	ldr	r3, [r7, #0]
 800a44c:	685b      	ldr	r3, [r3, #4]
 800a44e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a452:	2b00      	cmp	r3, #0
 800a454:	f000 80a6 	beq.w	800a5a4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a458:	4b5b      	ldr	r3, [pc, #364]	; (800a5c8 <HAL_GPIO_Init+0x2e4>)
 800a45a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a45c:	4a5a      	ldr	r2, [pc, #360]	; (800a5c8 <HAL_GPIO_Init+0x2e4>)
 800a45e:	f043 0301 	orr.w	r3, r3, #1
 800a462:	6613      	str	r3, [r2, #96]	; 0x60
 800a464:	4b58      	ldr	r3, [pc, #352]	; (800a5c8 <HAL_GPIO_Init+0x2e4>)
 800a466:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a468:	f003 0301 	and.w	r3, r3, #1
 800a46c:	60bb      	str	r3, [r7, #8]
 800a46e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a470:	4a56      	ldr	r2, [pc, #344]	; (800a5cc <HAL_GPIO_Init+0x2e8>)
 800a472:	697b      	ldr	r3, [r7, #20]
 800a474:	089b      	lsrs	r3, r3, #2
 800a476:	3302      	adds	r3, #2
 800a478:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a47c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a47e:	697b      	ldr	r3, [r7, #20]
 800a480:	f003 0303 	and.w	r3, r3, #3
 800a484:	009b      	lsls	r3, r3, #2
 800a486:	220f      	movs	r2, #15
 800a488:	fa02 f303 	lsl.w	r3, r2, r3
 800a48c:	43db      	mvns	r3, r3
 800a48e:	693a      	ldr	r2, [r7, #16]
 800a490:	4013      	ands	r3, r2
 800a492:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800a49a:	d01f      	beq.n	800a4dc <HAL_GPIO_Init+0x1f8>
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	4a4c      	ldr	r2, [pc, #304]	; (800a5d0 <HAL_GPIO_Init+0x2ec>)
 800a4a0:	4293      	cmp	r3, r2
 800a4a2:	d019      	beq.n	800a4d8 <HAL_GPIO_Init+0x1f4>
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	4a4b      	ldr	r2, [pc, #300]	; (800a5d4 <HAL_GPIO_Init+0x2f0>)
 800a4a8:	4293      	cmp	r3, r2
 800a4aa:	d013      	beq.n	800a4d4 <HAL_GPIO_Init+0x1f0>
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	4a4a      	ldr	r2, [pc, #296]	; (800a5d8 <HAL_GPIO_Init+0x2f4>)
 800a4b0:	4293      	cmp	r3, r2
 800a4b2:	d00d      	beq.n	800a4d0 <HAL_GPIO_Init+0x1ec>
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	4a49      	ldr	r2, [pc, #292]	; (800a5dc <HAL_GPIO_Init+0x2f8>)
 800a4b8:	4293      	cmp	r3, r2
 800a4ba:	d007      	beq.n	800a4cc <HAL_GPIO_Init+0x1e8>
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	4a48      	ldr	r2, [pc, #288]	; (800a5e0 <HAL_GPIO_Init+0x2fc>)
 800a4c0:	4293      	cmp	r3, r2
 800a4c2:	d101      	bne.n	800a4c8 <HAL_GPIO_Init+0x1e4>
 800a4c4:	2305      	movs	r3, #5
 800a4c6:	e00a      	b.n	800a4de <HAL_GPIO_Init+0x1fa>
 800a4c8:	2306      	movs	r3, #6
 800a4ca:	e008      	b.n	800a4de <HAL_GPIO_Init+0x1fa>
 800a4cc:	2304      	movs	r3, #4
 800a4ce:	e006      	b.n	800a4de <HAL_GPIO_Init+0x1fa>
 800a4d0:	2303      	movs	r3, #3
 800a4d2:	e004      	b.n	800a4de <HAL_GPIO_Init+0x1fa>
 800a4d4:	2302      	movs	r3, #2
 800a4d6:	e002      	b.n	800a4de <HAL_GPIO_Init+0x1fa>
 800a4d8:	2301      	movs	r3, #1
 800a4da:	e000      	b.n	800a4de <HAL_GPIO_Init+0x1fa>
 800a4dc:	2300      	movs	r3, #0
 800a4de:	697a      	ldr	r2, [r7, #20]
 800a4e0:	f002 0203 	and.w	r2, r2, #3
 800a4e4:	0092      	lsls	r2, r2, #2
 800a4e6:	4093      	lsls	r3, r2
 800a4e8:	693a      	ldr	r2, [r7, #16]
 800a4ea:	4313      	orrs	r3, r2
 800a4ec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a4ee:	4937      	ldr	r1, [pc, #220]	; (800a5cc <HAL_GPIO_Init+0x2e8>)
 800a4f0:	697b      	ldr	r3, [r7, #20]
 800a4f2:	089b      	lsrs	r3, r3, #2
 800a4f4:	3302      	adds	r3, #2
 800a4f6:	693a      	ldr	r2, [r7, #16]
 800a4f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a4fc:	4b39      	ldr	r3, [pc, #228]	; (800a5e4 <HAL_GPIO_Init+0x300>)
 800a4fe:	689b      	ldr	r3, [r3, #8]
 800a500:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	43db      	mvns	r3, r3
 800a506:	693a      	ldr	r2, [r7, #16]
 800a508:	4013      	ands	r3, r2
 800a50a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a50c:	683b      	ldr	r3, [r7, #0]
 800a50e:	685b      	ldr	r3, [r3, #4]
 800a510:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a514:	2b00      	cmp	r3, #0
 800a516:	d003      	beq.n	800a520 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800a518:	693a      	ldr	r2, [r7, #16]
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	4313      	orrs	r3, r2
 800a51e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a520:	4a30      	ldr	r2, [pc, #192]	; (800a5e4 <HAL_GPIO_Init+0x300>)
 800a522:	693b      	ldr	r3, [r7, #16]
 800a524:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800a526:	4b2f      	ldr	r3, [pc, #188]	; (800a5e4 <HAL_GPIO_Init+0x300>)
 800a528:	68db      	ldr	r3, [r3, #12]
 800a52a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	43db      	mvns	r3, r3
 800a530:	693a      	ldr	r2, [r7, #16]
 800a532:	4013      	ands	r3, r2
 800a534:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a536:	683b      	ldr	r3, [r7, #0]
 800a538:	685b      	ldr	r3, [r3, #4]
 800a53a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d003      	beq.n	800a54a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800a542:	693a      	ldr	r2, [r7, #16]
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	4313      	orrs	r3, r2
 800a548:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a54a:	4a26      	ldr	r2, [pc, #152]	; (800a5e4 <HAL_GPIO_Init+0x300>)
 800a54c:	693b      	ldr	r3, [r7, #16]
 800a54e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800a550:	4b24      	ldr	r3, [pc, #144]	; (800a5e4 <HAL_GPIO_Init+0x300>)
 800a552:	685b      	ldr	r3, [r3, #4]
 800a554:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	43db      	mvns	r3, r3
 800a55a:	693a      	ldr	r2, [r7, #16]
 800a55c:	4013      	ands	r3, r2
 800a55e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a560:	683b      	ldr	r3, [r7, #0]
 800a562:	685b      	ldr	r3, [r3, #4]
 800a564:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d003      	beq.n	800a574 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800a56c:	693a      	ldr	r2, [r7, #16]
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	4313      	orrs	r3, r2
 800a572:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a574:	4a1b      	ldr	r2, [pc, #108]	; (800a5e4 <HAL_GPIO_Init+0x300>)
 800a576:	693b      	ldr	r3, [r7, #16]
 800a578:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800a57a:	4b1a      	ldr	r3, [pc, #104]	; (800a5e4 <HAL_GPIO_Init+0x300>)
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	43db      	mvns	r3, r3
 800a584:	693a      	ldr	r2, [r7, #16]
 800a586:	4013      	ands	r3, r2
 800a588:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a58a:	683b      	ldr	r3, [r7, #0]
 800a58c:	685b      	ldr	r3, [r3, #4]
 800a58e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a592:	2b00      	cmp	r3, #0
 800a594:	d003      	beq.n	800a59e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800a596:	693a      	ldr	r2, [r7, #16]
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	4313      	orrs	r3, r2
 800a59c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a59e:	4a11      	ldr	r2, [pc, #68]	; (800a5e4 <HAL_GPIO_Init+0x300>)
 800a5a0:	693b      	ldr	r3, [r7, #16]
 800a5a2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800a5a4:	697b      	ldr	r3, [r7, #20]
 800a5a6:	3301      	adds	r3, #1
 800a5a8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a5aa:	683b      	ldr	r3, [r7, #0]
 800a5ac:	681a      	ldr	r2, [r3, #0]
 800a5ae:	697b      	ldr	r3, [r7, #20]
 800a5b0:	fa22 f303 	lsr.w	r3, r2, r3
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	f47f ae9d 	bne.w	800a2f4 <HAL_GPIO_Init+0x10>
  }
}
 800a5ba:	bf00      	nop
 800a5bc:	bf00      	nop
 800a5be:	371c      	adds	r7, #28
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c6:	4770      	bx	lr
 800a5c8:	40021000 	.word	0x40021000
 800a5cc:	40010000 	.word	0x40010000
 800a5d0:	48000400 	.word	0x48000400
 800a5d4:	48000800 	.word	0x48000800
 800a5d8:	48000c00 	.word	0x48000c00
 800a5dc:	48001000 	.word	0x48001000
 800a5e0:	48001400 	.word	0x48001400
 800a5e4:	40010400 	.word	0x40010400

0800a5e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800a5e8:	b480      	push	{r7}
 800a5ea:	b085      	sub	sp, #20
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
 800a5f0:	460b      	mov	r3, r1
 800a5f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	691a      	ldr	r2, [r3, #16]
 800a5f8:	887b      	ldrh	r3, [r7, #2]
 800a5fa:	4013      	ands	r3, r2
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d002      	beq.n	800a606 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800a600:	2301      	movs	r3, #1
 800a602:	73fb      	strb	r3, [r7, #15]
 800a604:	e001      	b.n	800a60a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a606:	2300      	movs	r3, #0
 800a608:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a60a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a60c:	4618      	mov	r0, r3
 800a60e:	3714      	adds	r7, #20
 800a610:	46bd      	mov	sp, r7
 800a612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a616:	4770      	bx	lr

0800a618 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a618:	b480      	push	{r7}
 800a61a:	b083      	sub	sp, #12
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	6078      	str	r0, [r7, #4]
 800a620:	460b      	mov	r3, r1
 800a622:	807b      	strh	r3, [r7, #2]
 800a624:	4613      	mov	r3, r2
 800a626:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a628:	787b      	ldrb	r3, [r7, #1]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d003      	beq.n	800a636 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a62e:	887a      	ldrh	r2, [r7, #2]
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800a634:	e002      	b.n	800a63c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800a636:	887a      	ldrh	r2, [r7, #2]
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800a63c:	bf00      	nop
 800a63e:	370c      	adds	r7, #12
 800a640:	46bd      	mov	sp, r7
 800a642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a646:	4770      	bx	lr

0800a648 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800a648:	b580      	push	{r7, lr}
 800a64a:	b082      	sub	sp, #8
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	4603      	mov	r3, r0
 800a650:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800a652:	4b08      	ldr	r3, [pc, #32]	; (800a674 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800a654:	695a      	ldr	r2, [r3, #20]
 800a656:	88fb      	ldrh	r3, [r7, #6]
 800a658:	4013      	ands	r3, r2
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d006      	beq.n	800a66c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800a65e:	4a05      	ldr	r2, [pc, #20]	; (800a674 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800a660:	88fb      	ldrh	r3, [r7, #6]
 800a662:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800a664:	88fb      	ldrh	r3, [r7, #6]
 800a666:	4618      	mov	r0, r3
 800a668:	f7f9 f9a4 	bl	80039b4 <HAL_GPIO_EXTI_Callback>
  }
}
 800a66c:	bf00      	nop
 800a66e:	3708      	adds	r7, #8
 800a670:	46bd      	mov	sp, r7
 800a672:	bd80      	pop	{r7, pc}
 800a674:	40010400 	.word	0x40010400

0800a678 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b082      	sub	sp, #8
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	2b00      	cmp	r3, #0
 800a684:	d101      	bne.n	800a68a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a686:	2301      	movs	r3, #1
 800a688:	e08d      	b.n	800a7a6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a690:	b2db      	uxtb	r3, r3
 800a692:	2b00      	cmp	r3, #0
 800a694:	d106      	bne.n	800a6a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	2200      	movs	r2, #0
 800a69a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a69e:	6878      	ldr	r0, [r7, #4]
 800a6a0:	f7fb f8d8 	bl	8005854 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	2224      	movs	r2, #36	; 0x24
 800a6a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	681a      	ldr	r2, [r3, #0]
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	f022 0201 	bic.w	r2, r2, #1
 800a6ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	685a      	ldr	r2, [r3, #4]
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800a6c8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	689a      	ldr	r2, [r3, #8]
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a6d8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	68db      	ldr	r3, [r3, #12]
 800a6de:	2b01      	cmp	r3, #1
 800a6e0:	d107      	bne.n	800a6f2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	689a      	ldr	r2, [r3, #8]
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a6ee:	609a      	str	r2, [r3, #8]
 800a6f0:	e006      	b.n	800a700 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	689a      	ldr	r2, [r3, #8]
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800a6fe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	68db      	ldr	r3, [r3, #12]
 800a704:	2b02      	cmp	r3, #2
 800a706:	d108      	bne.n	800a71a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	685a      	ldr	r2, [r3, #4]
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a716:	605a      	str	r2, [r3, #4]
 800a718:	e007      	b.n	800a72a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	685a      	ldr	r2, [r3, #4]
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a728:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	685b      	ldr	r3, [r3, #4]
 800a730:	687a      	ldr	r2, [r7, #4]
 800a732:	6812      	ldr	r2, [r2, #0]
 800a734:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a738:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a73c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	68da      	ldr	r2, [r3, #12]
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a74c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	691a      	ldr	r2, [r3, #16]
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	695b      	ldr	r3, [r3, #20]
 800a756:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	699b      	ldr	r3, [r3, #24]
 800a75e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	430a      	orrs	r2, r1
 800a766:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	69d9      	ldr	r1, [r3, #28]
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	6a1a      	ldr	r2, [r3, #32]
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	430a      	orrs	r2, r1
 800a776:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	681a      	ldr	r2, [r3, #0]
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	f042 0201 	orr.w	r2, r2, #1
 800a786:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	2200      	movs	r2, #0
 800a78c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	2220      	movs	r2, #32
 800a792:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	2200      	movs	r2, #0
 800a79a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	2200      	movs	r2, #0
 800a7a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800a7a4:	2300      	movs	r3, #0
}
 800a7a6:	4618      	mov	r0, r3
 800a7a8:	3708      	adds	r7, #8
 800a7aa:	46bd      	mov	sp, r7
 800a7ac:	bd80      	pop	{r7, pc}

0800a7ae <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a7ae:	b480      	push	{r7}
 800a7b0:	b083      	sub	sp, #12
 800a7b2:	af00      	add	r7, sp, #0
 800a7b4:	6078      	str	r0, [r7, #4]
 800a7b6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a7be:	b2db      	uxtb	r3, r3
 800a7c0:	2b20      	cmp	r3, #32
 800a7c2:	d138      	bne.n	800a836 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a7ca:	2b01      	cmp	r3, #1
 800a7cc:	d101      	bne.n	800a7d2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a7ce:	2302      	movs	r3, #2
 800a7d0:	e032      	b.n	800a838 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	2201      	movs	r2, #1
 800a7d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2224      	movs	r2, #36	; 0x24
 800a7de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	681a      	ldr	r2, [r3, #0]
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	f022 0201 	bic.w	r2, r2, #1
 800a7f0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	681a      	ldr	r2, [r3, #0]
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a800:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	6819      	ldr	r1, [r3, #0]
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	683a      	ldr	r2, [r7, #0]
 800a80e:	430a      	orrs	r2, r1
 800a810:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	681a      	ldr	r2, [r3, #0]
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	f042 0201 	orr.w	r2, r2, #1
 800a820:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	2220      	movs	r2, #32
 800a826:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	2200      	movs	r2, #0
 800a82e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800a832:	2300      	movs	r3, #0
 800a834:	e000      	b.n	800a838 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a836:	2302      	movs	r3, #2
  }
}
 800a838:	4618      	mov	r0, r3
 800a83a:	370c      	adds	r7, #12
 800a83c:	46bd      	mov	sp, r7
 800a83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a842:	4770      	bx	lr

0800a844 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a844:	b480      	push	{r7}
 800a846:	b085      	sub	sp, #20
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
 800a84c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a854:	b2db      	uxtb	r3, r3
 800a856:	2b20      	cmp	r3, #32
 800a858:	d139      	bne.n	800a8ce <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a860:	2b01      	cmp	r3, #1
 800a862:	d101      	bne.n	800a868 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a864:	2302      	movs	r3, #2
 800a866:	e033      	b.n	800a8d0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	2201      	movs	r2, #1
 800a86c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	2224      	movs	r2, #36	; 0x24
 800a874:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	681a      	ldr	r2, [r3, #0]
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	f022 0201 	bic.w	r2, r2, #1
 800a886:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800a896:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a898:	683b      	ldr	r3, [r7, #0]
 800a89a:	021b      	lsls	r3, r3, #8
 800a89c:	68fa      	ldr	r2, [r7, #12]
 800a89e:	4313      	orrs	r3, r2
 800a8a0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	68fa      	ldr	r2, [r7, #12]
 800a8a8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	681a      	ldr	r2, [r3, #0]
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	f042 0201 	orr.w	r2, r2, #1
 800a8b8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2220      	movs	r2, #32
 800a8be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	e000      	b.n	800a8d0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a8ce:	2302      	movs	r3, #2
  }
}
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	3714      	adds	r7, #20
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8da:	4770      	bx	lr

0800a8dc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a8dc:	b480      	push	{r7}
 800a8de:	b085      	sub	sp, #20
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d141      	bne.n	800a96e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a8ea:	4b4b      	ldr	r3, [pc, #300]	; (800aa18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a8f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a8f6:	d131      	bne.n	800a95c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a8f8:	4b47      	ldr	r3, [pc, #284]	; (800aa18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a8fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a8fe:	4a46      	ldr	r2, [pc, #280]	; (800aa18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a900:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a904:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a908:	4b43      	ldr	r3, [pc, #268]	; (800aa18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a910:	4a41      	ldr	r2, [pc, #260]	; (800aa18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a912:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a916:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a918:	4b40      	ldr	r3, [pc, #256]	; (800aa1c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	2232      	movs	r2, #50	; 0x32
 800a91e:	fb02 f303 	mul.w	r3, r2, r3
 800a922:	4a3f      	ldr	r2, [pc, #252]	; (800aa20 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a924:	fba2 2303 	umull	r2, r3, r2, r3
 800a928:	0c9b      	lsrs	r3, r3, #18
 800a92a:	3301      	adds	r3, #1
 800a92c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a92e:	e002      	b.n	800a936 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	3b01      	subs	r3, #1
 800a934:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a936:	4b38      	ldr	r3, [pc, #224]	; (800aa18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a938:	695b      	ldr	r3, [r3, #20]
 800a93a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a93e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a942:	d102      	bne.n	800a94a <HAL_PWREx_ControlVoltageScaling+0x6e>
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d1f2      	bne.n	800a930 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a94a:	4b33      	ldr	r3, [pc, #204]	; (800aa18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a94c:	695b      	ldr	r3, [r3, #20]
 800a94e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a952:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a956:	d158      	bne.n	800aa0a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a958:	2303      	movs	r3, #3
 800a95a:	e057      	b.n	800aa0c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a95c:	4b2e      	ldr	r3, [pc, #184]	; (800aa18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a95e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a962:	4a2d      	ldr	r2, [pc, #180]	; (800aa18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a964:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a968:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800a96c:	e04d      	b.n	800aa0a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a974:	d141      	bne.n	800a9fa <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a976:	4b28      	ldr	r3, [pc, #160]	; (800aa18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a97e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a982:	d131      	bne.n	800a9e8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a984:	4b24      	ldr	r3, [pc, #144]	; (800aa18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a986:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a98a:	4a23      	ldr	r2, [pc, #140]	; (800aa18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a98c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a990:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a994:	4b20      	ldr	r3, [pc, #128]	; (800aa18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a99c:	4a1e      	ldr	r2, [pc, #120]	; (800aa18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a99e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a9a2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a9a4:	4b1d      	ldr	r3, [pc, #116]	; (800aa1c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	2232      	movs	r2, #50	; 0x32
 800a9aa:	fb02 f303 	mul.w	r3, r2, r3
 800a9ae:	4a1c      	ldr	r2, [pc, #112]	; (800aa20 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a9b0:	fba2 2303 	umull	r2, r3, r2, r3
 800a9b4:	0c9b      	lsrs	r3, r3, #18
 800a9b6:	3301      	adds	r3, #1
 800a9b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a9ba:	e002      	b.n	800a9c2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	3b01      	subs	r3, #1
 800a9c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a9c2:	4b15      	ldr	r3, [pc, #84]	; (800aa18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a9c4:	695b      	ldr	r3, [r3, #20]
 800a9c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a9ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a9ce:	d102      	bne.n	800a9d6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d1f2      	bne.n	800a9bc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a9d6:	4b10      	ldr	r3, [pc, #64]	; (800aa18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a9d8:	695b      	ldr	r3, [r3, #20]
 800a9da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a9de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a9e2:	d112      	bne.n	800aa0a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a9e4:	2303      	movs	r3, #3
 800a9e6:	e011      	b.n	800aa0c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a9e8:	4b0b      	ldr	r3, [pc, #44]	; (800aa18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a9ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a9ee:	4a0a      	ldr	r2, [pc, #40]	; (800aa18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a9f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a9f4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800a9f8:	e007      	b.n	800aa0a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800a9fa:	4b07      	ldr	r3, [pc, #28]	; (800aa18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800aa02:	4a05      	ldr	r2, [pc, #20]	; (800aa18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aa04:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800aa08:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800aa0a:	2300      	movs	r3, #0
}
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	3714      	adds	r7, #20
 800aa10:	46bd      	mov	sp, r7
 800aa12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa16:	4770      	bx	lr
 800aa18:	40007000 	.word	0x40007000
 800aa1c:	20000220 	.word	0x20000220
 800aa20:	431bde83 	.word	0x431bde83

0800aa24 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800aa24:	b480      	push	{r7}
 800aa26:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800aa28:	4b05      	ldr	r3, [pc, #20]	; (800aa40 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800aa2a:	689b      	ldr	r3, [r3, #8]
 800aa2c:	4a04      	ldr	r2, [pc, #16]	; (800aa40 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800aa2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800aa32:	6093      	str	r3, [r2, #8]
}
 800aa34:	bf00      	nop
 800aa36:	46bd      	mov	sp, r7
 800aa38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3c:	4770      	bx	lr
 800aa3e:	bf00      	nop
 800aa40:	40007000 	.word	0x40007000

0800aa44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b088      	sub	sp, #32
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d101      	bne.n	800aa56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800aa52:	2301      	movs	r3, #1
 800aa54:	e2fe      	b.n	800b054 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	f003 0301 	and.w	r3, r3, #1
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d075      	beq.n	800ab4e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800aa62:	4b97      	ldr	r3, [pc, #604]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800aa64:	689b      	ldr	r3, [r3, #8]
 800aa66:	f003 030c 	and.w	r3, r3, #12
 800aa6a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800aa6c:	4b94      	ldr	r3, [pc, #592]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800aa6e:	68db      	ldr	r3, [r3, #12]
 800aa70:	f003 0303 	and.w	r3, r3, #3
 800aa74:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800aa76:	69bb      	ldr	r3, [r7, #24]
 800aa78:	2b0c      	cmp	r3, #12
 800aa7a:	d102      	bne.n	800aa82 <HAL_RCC_OscConfig+0x3e>
 800aa7c:	697b      	ldr	r3, [r7, #20]
 800aa7e:	2b03      	cmp	r3, #3
 800aa80:	d002      	beq.n	800aa88 <HAL_RCC_OscConfig+0x44>
 800aa82:	69bb      	ldr	r3, [r7, #24]
 800aa84:	2b08      	cmp	r3, #8
 800aa86:	d10b      	bne.n	800aaa0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800aa88:	4b8d      	ldr	r3, [pc, #564]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d05b      	beq.n	800ab4c <HAL_RCC_OscConfig+0x108>
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	685b      	ldr	r3, [r3, #4]
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d157      	bne.n	800ab4c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800aa9c:	2301      	movs	r3, #1
 800aa9e:	e2d9      	b.n	800b054 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	685b      	ldr	r3, [r3, #4]
 800aaa4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aaa8:	d106      	bne.n	800aab8 <HAL_RCC_OscConfig+0x74>
 800aaaa:	4b85      	ldr	r3, [pc, #532]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	4a84      	ldr	r2, [pc, #528]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800aab0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aab4:	6013      	str	r3, [r2, #0]
 800aab6:	e01d      	b.n	800aaf4 <HAL_RCC_OscConfig+0xb0>
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	685b      	ldr	r3, [r3, #4]
 800aabc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800aac0:	d10c      	bne.n	800aadc <HAL_RCC_OscConfig+0x98>
 800aac2:	4b7f      	ldr	r3, [pc, #508]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	4a7e      	ldr	r2, [pc, #504]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800aac8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800aacc:	6013      	str	r3, [r2, #0]
 800aace:	4b7c      	ldr	r3, [pc, #496]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	4a7b      	ldr	r2, [pc, #492]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800aad4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aad8:	6013      	str	r3, [r2, #0]
 800aada:	e00b      	b.n	800aaf4 <HAL_RCC_OscConfig+0xb0>
 800aadc:	4b78      	ldr	r3, [pc, #480]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	4a77      	ldr	r2, [pc, #476]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800aae2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800aae6:	6013      	str	r3, [r2, #0]
 800aae8:	4b75      	ldr	r3, [pc, #468]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	4a74      	ldr	r2, [pc, #464]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800aaee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800aaf2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	685b      	ldr	r3, [r3, #4]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d013      	beq.n	800ab24 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aafc:	f7fb ffcc 	bl	8006a98 <HAL_GetTick>
 800ab00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ab02:	e008      	b.n	800ab16 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ab04:	f7fb ffc8 	bl	8006a98 <HAL_GetTick>
 800ab08:	4602      	mov	r2, r0
 800ab0a:	693b      	ldr	r3, [r7, #16]
 800ab0c:	1ad3      	subs	r3, r2, r3
 800ab0e:	2b64      	cmp	r3, #100	; 0x64
 800ab10:	d901      	bls.n	800ab16 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800ab12:	2303      	movs	r3, #3
 800ab14:	e29e      	b.n	800b054 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ab16:	4b6a      	ldr	r3, [pc, #424]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d0f0      	beq.n	800ab04 <HAL_RCC_OscConfig+0xc0>
 800ab22:	e014      	b.n	800ab4e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab24:	f7fb ffb8 	bl	8006a98 <HAL_GetTick>
 800ab28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800ab2a:	e008      	b.n	800ab3e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ab2c:	f7fb ffb4 	bl	8006a98 <HAL_GetTick>
 800ab30:	4602      	mov	r2, r0
 800ab32:	693b      	ldr	r3, [r7, #16]
 800ab34:	1ad3      	subs	r3, r2, r3
 800ab36:	2b64      	cmp	r3, #100	; 0x64
 800ab38:	d901      	bls.n	800ab3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800ab3a:	2303      	movs	r3, #3
 800ab3c:	e28a      	b.n	800b054 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800ab3e:	4b60      	ldr	r3, [pc, #384]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d1f0      	bne.n	800ab2c <HAL_RCC_OscConfig+0xe8>
 800ab4a:	e000      	b.n	800ab4e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ab4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	f003 0302 	and.w	r3, r3, #2
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d075      	beq.n	800ac46 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ab5a:	4b59      	ldr	r3, [pc, #356]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800ab5c:	689b      	ldr	r3, [r3, #8]
 800ab5e:	f003 030c 	and.w	r3, r3, #12
 800ab62:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ab64:	4b56      	ldr	r3, [pc, #344]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800ab66:	68db      	ldr	r3, [r3, #12]
 800ab68:	f003 0303 	and.w	r3, r3, #3
 800ab6c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800ab6e:	69bb      	ldr	r3, [r7, #24]
 800ab70:	2b0c      	cmp	r3, #12
 800ab72:	d102      	bne.n	800ab7a <HAL_RCC_OscConfig+0x136>
 800ab74:	697b      	ldr	r3, [r7, #20]
 800ab76:	2b02      	cmp	r3, #2
 800ab78:	d002      	beq.n	800ab80 <HAL_RCC_OscConfig+0x13c>
 800ab7a:	69bb      	ldr	r3, [r7, #24]
 800ab7c:	2b04      	cmp	r3, #4
 800ab7e:	d11f      	bne.n	800abc0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ab80:	4b4f      	ldr	r3, [pc, #316]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d005      	beq.n	800ab98 <HAL_RCC_OscConfig+0x154>
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	68db      	ldr	r3, [r3, #12]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d101      	bne.n	800ab98 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800ab94:	2301      	movs	r3, #1
 800ab96:	e25d      	b.n	800b054 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ab98:	4b49      	ldr	r3, [pc, #292]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800ab9a:	685b      	ldr	r3, [r3, #4]
 800ab9c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	691b      	ldr	r3, [r3, #16]
 800aba4:	061b      	lsls	r3, r3, #24
 800aba6:	4946      	ldr	r1, [pc, #280]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800aba8:	4313      	orrs	r3, r2
 800abaa:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800abac:	4b45      	ldr	r3, [pc, #276]	; (800acc4 <HAL_RCC_OscConfig+0x280>)
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	4618      	mov	r0, r3
 800abb2:	f7fb ff25 	bl	8006a00 <HAL_InitTick>
 800abb6:	4603      	mov	r3, r0
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d043      	beq.n	800ac44 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800abbc:	2301      	movs	r3, #1
 800abbe:	e249      	b.n	800b054 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	68db      	ldr	r3, [r3, #12]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d023      	beq.n	800ac10 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800abc8:	4b3d      	ldr	r3, [pc, #244]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	4a3c      	ldr	r2, [pc, #240]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800abce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800abd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800abd4:	f7fb ff60 	bl	8006a98 <HAL_GetTick>
 800abd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800abda:	e008      	b.n	800abee <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800abdc:	f7fb ff5c 	bl	8006a98 <HAL_GetTick>
 800abe0:	4602      	mov	r2, r0
 800abe2:	693b      	ldr	r3, [r7, #16]
 800abe4:	1ad3      	subs	r3, r2, r3
 800abe6:	2b02      	cmp	r3, #2
 800abe8:	d901      	bls.n	800abee <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800abea:	2303      	movs	r3, #3
 800abec:	e232      	b.n	800b054 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800abee:	4b34      	ldr	r3, [pc, #208]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d0f0      	beq.n	800abdc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800abfa:	4b31      	ldr	r3, [pc, #196]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800abfc:	685b      	ldr	r3, [r3, #4]
 800abfe:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	691b      	ldr	r3, [r3, #16]
 800ac06:	061b      	lsls	r3, r3, #24
 800ac08:	492d      	ldr	r1, [pc, #180]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800ac0a:	4313      	orrs	r3, r2
 800ac0c:	604b      	str	r3, [r1, #4]
 800ac0e:	e01a      	b.n	800ac46 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ac10:	4b2b      	ldr	r3, [pc, #172]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	4a2a      	ldr	r2, [pc, #168]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800ac16:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ac1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac1c:	f7fb ff3c 	bl	8006a98 <HAL_GetTick>
 800ac20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ac22:	e008      	b.n	800ac36 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ac24:	f7fb ff38 	bl	8006a98 <HAL_GetTick>
 800ac28:	4602      	mov	r2, r0
 800ac2a:	693b      	ldr	r3, [r7, #16]
 800ac2c:	1ad3      	subs	r3, r2, r3
 800ac2e:	2b02      	cmp	r3, #2
 800ac30:	d901      	bls.n	800ac36 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800ac32:	2303      	movs	r3, #3
 800ac34:	e20e      	b.n	800b054 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ac36:	4b22      	ldr	r3, [pc, #136]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d1f0      	bne.n	800ac24 <HAL_RCC_OscConfig+0x1e0>
 800ac42:	e000      	b.n	800ac46 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ac44:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	f003 0308 	and.w	r3, r3, #8
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d041      	beq.n	800acd6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	695b      	ldr	r3, [r3, #20]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d01c      	beq.n	800ac94 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ac5a:	4b19      	ldr	r3, [pc, #100]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800ac5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ac60:	4a17      	ldr	r2, [pc, #92]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800ac62:	f043 0301 	orr.w	r3, r3, #1
 800ac66:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac6a:	f7fb ff15 	bl	8006a98 <HAL_GetTick>
 800ac6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ac70:	e008      	b.n	800ac84 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ac72:	f7fb ff11 	bl	8006a98 <HAL_GetTick>
 800ac76:	4602      	mov	r2, r0
 800ac78:	693b      	ldr	r3, [r7, #16]
 800ac7a:	1ad3      	subs	r3, r2, r3
 800ac7c:	2b02      	cmp	r3, #2
 800ac7e:	d901      	bls.n	800ac84 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800ac80:	2303      	movs	r3, #3
 800ac82:	e1e7      	b.n	800b054 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ac84:	4b0e      	ldr	r3, [pc, #56]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800ac86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ac8a:	f003 0302 	and.w	r3, r3, #2
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d0ef      	beq.n	800ac72 <HAL_RCC_OscConfig+0x22e>
 800ac92:	e020      	b.n	800acd6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ac94:	4b0a      	ldr	r3, [pc, #40]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800ac96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ac9a:	4a09      	ldr	r2, [pc, #36]	; (800acc0 <HAL_RCC_OscConfig+0x27c>)
 800ac9c:	f023 0301 	bic.w	r3, r3, #1
 800aca0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aca4:	f7fb fef8 	bl	8006a98 <HAL_GetTick>
 800aca8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800acaa:	e00d      	b.n	800acc8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800acac:	f7fb fef4 	bl	8006a98 <HAL_GetTick>
 800acb0:	4602      	mov	r2, r0
 800acb2:	693b      	ldr	r3, [r7, #16]
 800acb4:	1ad3      	subs	r3, r2, r3
 800acb6:	2b02      	cmp	r3, #2
 800acb8:	d906      	bls.n	800acc8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800acba:	2303      	movs	r3, #3
 800acbc:	e1ca      	b.n	800b054 <HAL_RCC_OscConfig+0x610>
 800acbe:	bf00      	nop
 800acc0:	40021000 	.word	0x40021000
 800acc4:	20000234 	.word	0x20000234
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800acc8:	4b8c      	ldr	r3, [pc, #560]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800acca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800acce:	f003 0302 	and.w	r3, r3, #2
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d1ea      	bne.n	800acac <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	f003 0304 	and.w	r3, r3, #4
 800acde:	2b00      	cmp	r3, #0
 800ace0:	f000 80a6 	beq.w	800ae30 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ace4:	2300      	movs	r3, #0
 800ace6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800ace8:	4b84      	ldr	r3, [pc, #528]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800acea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800acec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d101      	bne.n	800acf8 <HAL_RCC_OscConfig+0x2b4>
 800acf4:	2301      	movs	r3, #1
 800acf6:	e000      	b.n	800acfa <HAL_RCC_OscConfig+0x2b6>
 800acf8:	2300      	movs	r3, #0
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d00d      	beq.n	800ad1a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800acfe:	4b7f      	ldr	r3, [pc, #508]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800ad00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ad02:	4a7e      	ldr	r2, [pc, #504]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800ad04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ad08:	6593      	str	r3, [r2, #88]	; 0x58
 800ad0a:	4b7c      	ldr	r3, [pc, #496]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800ad0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ad0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ad12:	60fb      	str	r3, [r7, #12]
 800ad14:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800ad16:	2301      	movs	r3, #1
 800ad18:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ad1a:	4b79      	ldr	r3, [pc, #484]	; (800af00 <HAL_RCC_OscConfig+0x4bc>)
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d118      	bne.n	800ad58 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ad26:	4b76      	ldr	r3, [pc, #472]	; (800af00 <HAL_RCC_OscConfig+0x4bc>)
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	4a75      	ldr	r2, [pc, #468]	; (800af00 <HAL_RCC_OscConfig+0x4bc>)
 800ad2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ad30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ad32:	f7fb feb1 	bl	8006a98 <HAL_GetTick>
 800ad36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ad38:	e008      	b.n	800ad4c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ad3a:	f7fb fead 	bl	8006a98 <HAL_GetTick>
 800ad3e:	4602      	mov	r2, r0
 800ad40:	693b      	ldr	r3, [r7, #16]
 800ad42:	1ad3      	subs	r3, r2, r3
 800ad44:	2b02      	cmp	r3, #2
 800ad46:	d901      	bls.n	800ad4c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800ad48:	2303      	movs	r3, #3
 800ad4a:	e183      	b.n	800b054 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ad4c:	4b6c      	ldr	r3, [pc, #432]	; (800af00 <HAL_RCC_OscConfig+0x4bc>)
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d0f0      	beq.n	800ad3a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	689b      	ldr	r3, [r3, #8]
 800ad5c:	2b01      	cmp	r3, #1
 800ad5e:	d108      	bne.n	800ad72 <HAL_RCC_OscConfig+0x32e>
 800ad60:	4b66      	ldr	r3, [pc, #408]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800ad62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad66:	4a65      	ldr	r2, [pc, #404]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800ad68:	f043 0301 	orr.w	r3, r3, #1
 800ad6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800ad70:	e024      	b.n	800adbc <HAL_RCC_OscConfig+0x378>
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	689b      	ldr	r3, [r3, #8]
 800ad76:	2b05      	cmp	r3, #5
 800ad78:	d110      	bne.n	800ad9c <HAL_RCC_OscConfig+0x358>
 800ad7a:	4b60      	ldr	r3, [pc, #384]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800ad7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad80:	4a5e      	ldr	r2, [pc, #376]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800ad82:	f043 0304 	orr.w	r3, r3, #4
 800ad86:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800ad8a:	4b5c      	ldr	r3, [pc, #368]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800ad8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad90:	4a5a      	ldr	r2, [pc, #360]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800ad92:	f043 0301 	orr.w	r3, r3, #1
 800ad96:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800ad9a:	e00f      	b.n	800adbc <HAL_RCC_OscConfig+0x378>
 800ad9c:	4b57      	ldr	r3, [pc, #348]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800ad9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ada2:	4a56      	ldr	r2, [pc, #344]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800ada4:	f023 0301 	bic.w	r3, r3, #1
 800ada8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800adac:	4b53      	ldr	r3, [pc, #332]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800adae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800adb2:	4a52      	ldr	r2, [pc, #328]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800adb4:	f023 0304 	bic.w	r3, r3, #4
 800adb8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	689b      	ldr	r3, [r3, #8]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d016      	beq.n	800adf2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800adc4:	f7fb fe68 	bl	8006a98 <HAL_GetTick>
 800adc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800adca:	e00a      	b.n	800ade2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800adcc:	f7fb fe64 	bl	8006a98 <HAL_GetTick>
 800add0:	4602      	mov	r2, r0
 800add2:	693b      	ldr	r3, [r7, #16]
 800add4:	1ad3      	subs	r3, r2, r3
 800add6:	f241 3288 	movw	r2, #5000	; 0x1388
 800adda:	4293      	cmp	r3, r2
 800addc:	d901      	bls.n	800ade2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800adde:	2303      	movs	r3, #3
 800ade0:	e138      	b.n	800b054 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ade2:	4b46      	ldr	r3, [pc, #280]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800ade4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ade8:	f003 0302 	and.w	r3, r3, #2
 800adec:	2b00      	cmp	r3, #0
 800adee:	d0ed      	beq.n	800adcc <HAL_RCC_OscConfig+0x388>
 800adf0:	e015      	b.n	800ae1e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800adf2:	f7fb fe51 	bl	8006a98 <HAL_GetTick>
 800adf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800adf8:	e00a      	b.n	800ae10 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800adfa:	f7fb fe4d 	bl	8006a98 <HAL_GetTick>
 800adfe:	4602      	mov	r2, r0
 800ae00:	693b      	ldr	r3, [r7, #16]
 800ae02:	1ad3      	subs	r3, r2, r3
 800ae04:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae08:	4293      	cmp	r3, r2
 800ae0a:	d901      	bls.n	800ae10 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800ae0c:	2303      	movs	r3, #3
 800ae0e:	e121      	b.n	800b054 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ae10:	4b3a      	ldr	r3, [pc, #232]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800ae12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ae16:	f003 0302 	and.w	r3, r3, #2
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d1ed      	bne.n	800adfa <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800ae1e:	7ffb      	ldrb	r3, [r7, #31]
 800ae20:	2b01      	cmp	r3, #1
 800ae22:	d105      	bne.n	800ae30 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ae24:	4b35      	ldr	r3, [pc, #212]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800ae26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ae28:	4a34      	ldr	r2, [pc, #208]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800ae2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ae2e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	f003 0320 	and.w	r3, r3, #32
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d03c      	beq.n	800aeb6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	699b      	ldr	r3, [r3, #24]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d01c      	beq.n	800ae7e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800ae44:	4b2d      	ldr	r3, [pc, #180]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800ae46:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800ae4a:	4a2c      	ldr	r2, [pc, #176]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800ae4c:	f043 0301 	orr.w	r3, r3, #1
 800ae50:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ae54:	f7fb fe20 	bl	8006a98 <HAL_GetTick>
 800ae58:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800ae5a:	e008      	b.n	800ae6e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ae5c:	f7fb fe1c 	bl	8006a98 <HAL_GetTick>
 800ae60:	4602      	mov	r2, r0
 800ae62:	693b      	ldr	r3, [r7, #16]
 800ae64:	1ad3      	subs	r3, r2, r3
 800ae66:	2b02      	cmp	r3, #2
 800ae68:	d901      	bls.n	800ae6e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800ae6a:	2303      	movs	r3, #3
 800ae6c:	e0f2      	b.n	800b054 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800ae6e:	4b23      	ldr	r3, [pc, #140]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800ae70:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800ae74:	f003 0302 	and.w	r3, r3, #2
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d0ef      	beq.n	800ae5c <HAL_RCC_OscConfig+0x418>
 800ae7c:	e01b      	b.n	800aeb6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800ae7e:	4b1f      	ldr	r3, [pc, #124]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800ae80:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800ae84:	4a1d      	ldr	r2, [pc, #116]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800ae86:	f023 0301 	bic.w	r3, r3, #1
 800ae8a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ae8e:	f7fb fe03 	bl	8006a98 <HAL_GetTick>
 800ae92:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ae94:	e008      	b.n	800aea8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ae96:	f7fb fdff 	bl	8006a98 <HAL_GetTick>
 800ae9a:	4602      	mov	r2, r0
 800ae9c:	693b      	ldr	r3, [r7, #16]
 800ae9e:	1ad3      	subs	r3, r2, r3
 800aea0:	2b02      	cmp	r3, #2
 800aea2:	d901      	bls.n	800aea8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800aea4:	2303      	movs	r3, #3
 800aea6:	e0d5      	b.n	800b054 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800aea8:	4b14      	ldr	r3, [pc, #80]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800aeaa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800aeae:	f003 0302 	and.w	r3, r3, #2
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d1ef      	bne.n	800ae96 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	69db      	ldr	r3, [r3, #28]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	f000 80c9 	beq.w	800b052 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800aec0:	4b0e      	ldr	r3, [pc, #56]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800aec2:	689b      	ldr	r3, [r3, #8]
 800aec4:	f003 030c 	and.w	r3, r3, #12
 800aec8:	2b0c      	cmp	r3, #12
 800aeca:	f000 8083 	beq.w	800afd4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	69db      	ldr	r3, [r3, #28]
 800aed2:	2b02      	cmp	r3, #2
 800aed4:	d15e      	bne.n	800af94 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aed6:	4b09      	ldr	r3, [pc, #36]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	4a08      	ldr	r2, [pc, #32]	; (800aefc <HAL_RCC_OscConfig+0x4b8>)
 800aedc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800aee0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aee2:	f7fb fdd9 	bl	8006a98 <HAL_GetTick>
 800aee6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aee8:	e00c      	b.n	800af04 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aeea:	f7fb fdd5 	bl	8006a98 <HAL_GetTick>
 800aeee:	4602      	mov	r2, r0
 800aef0:	693b      	ldr	r3, [r7, #16]
 800aef2:	1ad3      	subs	r3, r2, r3
 800aef4:	2b02      	cmp	r3, #2
 800aef6:	d905      	bls.n	800af04 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800aef8:	2303      	movs	r3, #3
 800aefa:	e0ab      	b.n	800b054 <HAL_RCC_OscConfig+0x610>
 800aefc:	40021000 	.word	0x40021000
 800af00:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800af04:	4b55      	ldr	r3, [pc, #340]	; (800b05c <HAL_RCC_OscConfig+0x618>)
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d1ec      	bne.n	800aeea <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800af10:	4b52      	ldr	r3, [pc, #328]	; (800b05c <HAL_RCC_OscConfig+0x618>)
 800af12:	68da      	ldr	r2, [r3, #12]
 800af14:	4b52      	ldr	r3, [pc, #328]	; (800b060 <HAL_RCC_OscConfig+0x61c>)
 800af16:	4013      	ands	r3, r2
 800af18:	687a      	ldr	r2, [r7, #4]
 800af1a:	6a11      	ldr	r1, [r2, #32]
 800af1c:	687a      	ldr	r2, [r7, #4]
 800af1e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800af20:	3a01      	subs	r2, #1
 800af22:	0112      	lsls	r2, r2, #4
 800af24:	4311      	orrs	r1, r2
 800af26:	687a      	ldr	r2, [r7, #4]
 800af28:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800af2a:	0212      	lsls	r2, r2, #8
 800af2c:	4311      	orrs	r1, r2
 800af2e:	687a      	ldr	r2, [r7, #4]
 800af30:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800af32:	0852      	lsrs	r2, r2, #1
 800af34:	3a01      	subs	r2, #1
 800af36:	0552      	lsls	r2, r2, #21
 800af38:	4311      	orrs	r1, r2
 800af3a:	687a      	ldr	r2, [r7, #4]
 800af3c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800af3e:	0852      	lsrs	r2, r2, #1
 800af40:	3a01      	subs	r2, #1
 800af42:	0652      	lsls	r2, r2, #25
 800af44:	4311      	orrs	r1, r2
 800af46:	687a      	ldr	r2, [r7, #4]
 800af48:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800af4a:	06d2      	lsls	r2, r2, #27
 800af4c:	430a      	orrs	r2, r1
 800af4e:	4943      	ldr	r1, [pc, #268]	; (800b05c <HAL_RCC_OscConfig+0x618>)
 800af50:	4313      	orrs	r3, r2
 800af52:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800af54:	4b41      	ldr	r3, [pc, #260]	; (800b05c <HAL_RCC_OscConfig+0x618>)
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	4a40      	ldr	r2, [pc, #256]	; (800b05c <HAL_RCC_OscConfig+0x618>)
 800af5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800af5e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800af60:	4b3e      	ldr	r3, [pc, #248]	; (800b05c <HAL_RCC_OscConfig+0x618>)
 800af62:	68db      	ldr	r3, [r3, #12]
 800af64:	4a3d      	ldr	r2, [pc, #244]	; (800b05c <HAL_RCC_OscConfig+0x618>)
 800af66:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800af6a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af6c:	f7fb fd94 	bl	8006a98 <HAL_GetTick>
 800af70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800af72:	e008      	b.n	800af86 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800af74:	f7fb fd90 	bl	8006a98 <HAL_GetTick>
 800af78:	4602      	mov	r2, r0
 800af7a:	693b      	ldr	r3, [r7, #16]
 800af7c:	1ad3      	subs	r3, r2, r3
 800af7e:	2b02      	cmp	r3, #2
 800af80:	d901      	bls.n	800af86 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800af82:	2303      	movs	r3, #3
 800af84:	e066      	b.n	800b054 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800af86:	4b35      	ldr	r3, [pc, #212]	; (800b05c <HAL_RCC_OscConfig+0x618>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d0f0      	beq.n	800af74 <HAL_RCC_OscConfig+0x530>
 800af92:	e05e      	b.n	800b052 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800af94:	4b31      	ldr	r3, [pc, #196]	; (800b05c <HAL_RCC_OscConfig+0x618>)
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	4a30      	ldr	r2, [pc, #192]	; (800b05c <HAL_RCC_OscConfig+0x618>)
 800af9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800af9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800afa0:	f7fb fd7a 	bl	8006a98 <HAL_GetTick>
 800afa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800afa6:	e008      	b.n	800afba <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800afa8:	f7fb fd76 	bl	8006a98 <HAL_GetTick>
 800afac:	4602      	mov	r2, r0
 800afae:	693b      	ldr	r3, [r7, #16]
 800afb0:	1ad3      	subs	r3, r2, r3
 800afb2:	2b02      	cmp	r3, #2
 800afb4:	d901      	bls.n	800afba <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800afb6:	2303      	movs	r3, #3
 800afb8:	e04c      	b.n	800b054 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800afba:	4b28      	ldr	r3, [pc, #160]	; (800b05c <HAL_RCC_OscConfig+0x618>)
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d1f0      	bne.n	800afa8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800afc6:	4b25      	ldr	r3, [pc, #148]	; (800b05c <HAL_RCC_OscConfig+0x618>)
 800afc8:	68da      	ldr	r2, [r3, #12]
 800afca:	4924      	ldr	r1, [pc, #144]	; (800b05c <HAL_RCC_OscConfig+0x618>)
 800afcc:	4b25      	ldr	r3, [pc, #148]	; (800b064 <HAL_RCC_OscConfig+0x620>)
 800afce:	4013      	ands	r3, r2
 800afd0:	60cb      	str	r3, [r1, #12]
 800afd2:	e03e      	b.n	800b052 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	69db      	ldr	r3, [r3, #28]
 800afd8:	2b01      	cmp	r3, #1
 800afda:	d101      	bne.n	800afe0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800afdc:	2301      	movs	r3, #1
 800afde:	e039      	b.n	800b054 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800afe0:	4b1e      	ldr	r3, [pc, #120]	; (800b05c <HAL_RCC_OscConfig+0x618>)
 800afe2:	68db      	ldr	r3, [r3, #12]
 800afe4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800afe6:	697b      	ldr	r3, [r7, #20]
 800afe8:	f003 0203 	and.w	r2, r3, #3
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	6a1b      	ldr	r3, [r3, #32]
 800aff0:	429a      	cmp	r2, r3
 800aff2:	d12c      	bne.n	800b04e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800aff4:	697b      	ldr	r3, [r7, #20]
 800aff6:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800affe:	3b01      	subs	r3, #1
 800b000:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b002:	429a      	cmp	r2, r3
 800b004:	d123      	bne.n	800b04e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b006:	697b      	ldr	r3, [r7, #20]
 800b008:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b010:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b012:	429a      	cmp	r2, r3
 800b014:	d11b      	bne.n	800b04e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b016:	697b      	ldr	r3, [r7, #20]
 800b018:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b020:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b022:	429a      	cmp	r2, r3
 800b024:	d113      	bne.n	800b04e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b026:	697b      	ldr	r3, [r7, #20]
 800b028:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b030:	085b      	lsrs	r3, r3, #1
 800b032:	3b01      	subs	r3, #1
 800b034:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b036:	429a      	cmp	r2, r3
 800b038:	d109      	bne.n	800b04e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b03a:	697b      	ldr	r3, [r7, #20]
 800b03c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b044:	085b      	lsrs	r3, r3, #1
 800b046:	3b01      	subs	r3, #1
 800b048:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b04a:	429a      	cmp	r2, r3
 800b04c:	d001      	beq.n	800b052 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800b04e:	2301      	movs	r3, #1
 800b050:	e000      	b.n	800b054 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800b052:	2300      	movs	r3, #0
}
 800b054:	4618      	mov	r0, r3
 800b056:	3720      	adds	r7, #32
 800b058:	46bd      	mov	sp, r7
 800b05a:	bd80      	pop	{r7, pc}
 800b05c:	40021000 	.word	0x40021000
 800b060:	019f800c 	.word	0x019f800c
 800b064:	feeefffc 	.word	0xfeeefffc

0800b068 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b068:	b580      	push	{r7, lr}
 800b06a:	b086      	sub	sp, #24
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	6078      	str	r0, [r7, #4]
 800b070:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800b072:	2300      	movs	r3, #0
 800b074:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d101      	bne.n	800b080 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b07c:	2301      	movs	r3, #1
 800b07e:	e11e      	b.n	800b2be <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b080:	4b91      	ldr	r3, [pc, #580]	; (800b2c8 <HAL_RCC_ClockConfig+0x260>)
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	f003 030f 	and.w	r3, r3, #15
 800b088:	683a      	ldr	r2, [r7, #0]
 800b08a:	429a      	cmp	r2, r3
 800b08c:	d910      	bls.n	800b0b0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b08e:	4b8e      	ldr	r3, [pc, #568]	; (800b2c8 <HAL_RCC_ClockConfig+0x260>)
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	f023 020f 	bic.w	r2, r3, #15
 800b096:	498c      	ldr	r1, [pc, #560]	; (800b2c8 <HAL_RCC_ClockConfig+0x260>)
 800b098:	683b      	ldr	r3, [r7, #0]
 800b09a:	4313      	orrs	r3, r2
 800b09c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b09e:	4b8a      	ldr	r3, [pc, #552]	; (800b2c8 <HAL_RCC_ClockConfig+0x260>)
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	f003 030f 	and.w	r3, r3, #15
 800b0a6:	683a      	ldr	r2, [r7, #0]
 800b0a8:	429a      	cmp	r2, r3
 800b0aa:	d001      	beq.n	800b0b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b0ac:	2301      	movs	r3, #1
 800b0ae:	e106      	b.n	800b2be <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	f003 0301 	and.w	r3, r3, #1
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d073      	beq.n	800b1a4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	685b      	ldr	r3, [r3, #4]
 800b0c0:	2b03      	cmp	r3, #3
 800b0c2:	d129      	bne.n	800b118 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b0c4:	4b81      	ldr	r3, [pc, #516]	; (800b2cc <HAL_RCC_ClockConfig+0x264>)
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d101      	bne.n	800b0d4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800b0d0:	2301      	movs	r3, #1
 800b0d2:	e0f4      	b.n	800b2be <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800b0d4:	f000 f99e 	bl	800b414 <RCC_GetSysClockFreqFromPLLSource>
 800b0d8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800b0da:	693b      	ldr	r3, [r7, #16]
 800b0dc:	4a7c      	ldr	r2, [pc, #496]	; (800b2d0 <HAL_RCC_ClockConfig+0x268>)
 800b0de:	4293      	cmp	r3, r2
 800b0e0:	d93f      	bls.n	800b162 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b0e2:	4b7a      	ldr	r3, [pc, #488]	; (800b2cc <HAL_RCC_ClockConfig+0x264>)
 800b0e4:	689b      	ldr	r3, [r3, #8]
 800b0e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d009      	beq.n	800b102 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d033      	beq.n	800b162 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d12f      	bne.n	800b162 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b102:	4b72      	ldr	r3, [pc, #456]	; (800b2cc <HAL_RCC_ClockConfig+0x264>)
 800b104:	689b      	ldr	r3, [r3, #8]
 800b106:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b10a:	4a70      	ldr	r2, [pc, #448]	; (800b2cc <HAL_RCC_ClockConfig+0x264>)
 800b10c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b110:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800b112:	2380      	movs	r3, #128	; 0x80
 800b114:	617b      	str	r3, [r7, #20]
 800b116:	e024      	b.n	800b162 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	685b      	ldr	r3, [r3, #4]
 800b11c:	2b02      	cmp	r3, #2
 800b11e:	d107      	bne.n	800b130 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b120:	4b6a      	ldr	r3, [pc, #424]	; (800b2cc <HAL_RCC_ClockConfig+0x264>)
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d109      	bne.n	800b140 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b12c:	2301      	movs	r3, #1
 800b12e:	e0c6      	b.n	800b2be <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b130:	4b66      	ldr	r3, [pc, #408]	; (800b2cc <HAL_RCC_ClockConfig+0x264>)
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d101      	bne.n	800b140 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b13c:	2301      	movs	r3, #1
 800b13e:	e0be      	b.n	800b2be <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800b140:	f000 f8ce 	bl	800b2e0 <HAL_RCC_GetSysClockFreq>
 800b144:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800b146:	693b      	ldr	r3, [r7, #16]
 800b148:	4a61      	ldr	r2, [pc, #388]	; (800b2d0 <HAL_RCC_ClockConfig+0x268>)
 800b14a:	4293      	cmp	r3, r2
 800b14c:	d909      	bls.n	800b162 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b14e:	4b5f      	ldr	r3, [pc, #380]	; (800b2cc <HAL_RCC_ClockConfig+0x264>)
 800b150:	689b      	ldr	r3, [r3, #8]
 800b152:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b156:	4a5d      	ldr	r2, [pc, #372]	; (800b2cc <HAL_RCC_ClockConfig+0x264>)
 800b158:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b15c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800b15e:	2380      	movs	r3, #128	; 0x80
 800b160:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b162:	4b5a      	ldr	r3, [pc, #360]	; (800b2cc <HAL_RCC_ClockConfig+0x264>)
 800b164:	689b      	ldr	r3, [r3, #8]
 800b166:	f023 0203 	bic.w	r2, r3, #3
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	685b      	ldr	r3, [r3, #4]
 800b16e:	4957      	ldr	r1, [pc, #348]	; (800b2cc <HAL_RCC_ClockConfig+0x264>)
 800b170:	4313      	orrs	r3, r2
 800b172:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b174:	f7fb fc90 	bl	8006a98 <HAL_GetTick>
 800b178:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b17a:	e00a      	b.n	800b192 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b17c:	f7fb fc8c 	bl	8006a98 <HAL_GetTick>
 800b180:	4602      	mov	r2, r0
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	1ad3      	subs	r3, r2, r3
 800b186:	f241 3288 	movw	r2, #5000	; 0x1388
 800b18a:	4293      	cmp	r3, r2
 800b18c:	d901      	bls.n	800b192 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800b18e:	2303      	movs	r3, #3
 800b190:	e095      	b.n	800b2be <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b192:	4b4e      	ldr	r3, [pc, #312]	; (800b2cc <HAL_RCC_ClockConfig+0x264>)
 800b194:	689b      	ldr	r3, [r3, #8]
 800b196:	f003 020c 	and.w	r2, r3, #12
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	685b      	ldr	r3, [r3, #4]
 800b19e:	009b      	lsls	r3, r3, #2
 800b1a0:	429a      	cmp	r2, r3
 800b1a2:	d1eb      	bne.n	800b17c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	f003 0302 	and.w	r3, r3, #2
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d023      	beq.n	800b1f8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	f003 0304 	and.w	r3, r3, #4
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d005      	beq.n	800b1c8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b1bc:	4b43      	ldr	r3, [pc, #268]	; (800b2cc <HAL_RCC_ClockConfig+0x264>)
 800b1be:	689b      	ldr	r3, [r3, #8]
 800b1c0:	4a42      	ldr	r2, [pc, #264]	; (800b2cc <HAL_RCC_ClockConfig+0x264>)
 800b1c2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800b1c6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	f003 0308 	and.w	r3, r3, #8
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d007      	beq.n	800b1e4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800b1d4:	4b3d      	ldr	r3, [pc, #244]	; (800b2cc <HAL_RCC_ClockConfig+0x264>)
 800b1d6:	689b      	ldr	r3, [r3, #8]
 800b1d8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800b1dc:	4a3b      	ldr	r2, [pc, #236]	; (800b2cc <HAL_RCC_ClockConfig+0x264>)
 800b1de:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800b1e2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b1e4:	4b39      	ldr	r3, [pc, #228]	; (800b2cc <HAL_RCC_ClockConfig+0x264>)
 800b1e6:	689b      	ldr	r3, [r3, #8]
 800b1e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	689b      	ldr	r3, [r3, #8]
 800b1f0:	4936      	ldr	r1, [pc, #216]	; (800b2cc <HAL_RCC_ClockConfig+0x264>)
 800b1f2:	4313      	orrs	r3, r2
 800b1f4:	608b      	str	r3, [r1, #8]
 800b1f6:	e008      	b.n	800b20a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800b1f8:	697b      	ldr	r3, [r7, #20]
 800b1fa:	2b80      	cmp	r3, #128	; 0x80
 800b1fc:	d105      	bne.n	800b20a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800b1fe:	4b33      	ldr	r3, [pc, #204]	; (800b2cc <HAL_RCC_ClockConfig+0x264>)
 800b200:	689b      	ldr	r3, [r3, #8]
 800b202:	4a32      	ldr	r2, [pc, #200]	; (800b2cc <HAL_RCC_ClockConfig+0x264>)
 800b204:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b208:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b20a:	4b2f      	ldr	r3, [pc, #188]	; (800b2c8 <HAL_RCC_ClockConfig+0x260>)
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	f003 030f 	and.w	r3, r3, #15
 800b212:	683a      	ldr	r2, [r7, #0]
 800b214:	429a      	cmp	r2, r3
 800b216:	d21d      	bcs.n	800b254 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b218:	4b2b      	ldr	r3, [pc, #172]	; (800b2c8 <HAL_RCC_ClockConfig+0x260>)
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	f023 020f 	bic.w	r2, r3, #15
 800b220:	4929      	ldr	r1, [pc, #164]	; (800b2c8 <HAL_RCC_ClockConfig+0x260>)
 800b222:	683b      	ldr	r3, [r7, #0]
 800b224:	4313      	orrs	r3, r2
 800b226:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800b228:	f7fb fc36 	bl	8006a98 <HAL_GetTick>
 800b22c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b22e:	e00a      	b.n	800b246 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b230:	f7fb fc32 	bl	8006a98 <HAL_GetTick>
 800b234:	4602      	mov	r2, r0
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	1ad3      	subs	r3, r2, r3
 800b23a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b23e:	4293      	cmp	r3, r2
 800b240:	d901      	bls.n	800b246 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800b242:	2303      	movs	r3, #3
 800b244:	e03b      	b.n	800b2be <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b246:	4b20      	ldr	r3, [pc, #128]	; (800b2c8 <HAL_RCC_ClockConfig+0x260>)
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	f003 030f 	and.w	r3, r3, #15
 800b24e:	683a      	ldr	r2, [r7, #0]
 800b250:	429a      	cmp	r2, r3
 800b252:	d1ed      	bne.n	800b230 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	f003 0304 	and.w	r3, r3, #4
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d008      	beq.n	800b272 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b260:	4b1a      	ldr	r3, [pc, #104]	; (800b2cc <HAL_RCC_ClockConfig+0x264>)
 800b262:	689b      	ldr	r3, [r3, #8]
 800b264:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	68db      	ldr	r3, [r3, #12]
 800b26c:	4917      	ldr	r1, [pc, #92]	; (800b2cc <HAL_RCC_ClockConfig+0x264>)
 800b26e:	4313      	orrs	r3, r2
 800b270:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	f003 0308 	and.w	r3, r3, #8
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d009      	beq.n	800b292 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b27e:	4b13      	ldr	r3, [pc, #76]	; (800b2cc <HAL_RCC_ClockConfig+0x264>)
 800b280:	689b      	ldr	r3, [r3, #8]
 800b282:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	691b      	ldr	r3, [r3, #16]
 800b28a:	00db      	lsls	r3, r3, #3
 800b28c:	490f      	ldr	r1, [pc, #60]	; (800b2cc <HAL_RCC_ClockConfig+0x264>)
 800b28e:	4313      	orrs	r3, r2
 800b290:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b292:	f000 f825 	bl	800b2e0 <HAL_RCC_GetSysClockFreq>
 800b296:	4602      	mov	r2, r0
 800b298:	4b0c      	ldr	r3, [pc, #48]	; (800b2cc <HAL_RCC_ClockConfig+0x264>)
 800b29a:	689b      	ldr	r3, [r3, #8]
 800b29c:	091b      	lsrs	r3, r3, #4
 800b29e:	f003 030f 	and.w	r3, r3, #15
 800b2a2:	490c      	ldr	r1, [pc, #48]	; (800b2d4 <HAL_RCC_ClockConfig+0x26c>)
 800b2a4:	5ccb      	ldrb	r3, [r1, r3]
 800b2a6:	f003 031f 	and.w	r3, r3, #31
 800b2aa:	fa22 f303 	lsr.w	r3, r2, r3
 800b2ae:	4a0a      	ldr	r2, [pc, #40]	; (800b2d8 <HAL_RCC_ClockConfig+0x270>)
 800b2b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800b2b2:	4b0a      	ldr	r3, [pc, #40]	; (800b2dc <HAL_RCC_ClockConfig+0x274>)
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	4618      	mov	r0, r3
 800b2b8:	f7fb fba2 	bl	8006a00 <HAL_InitTick>
 800b2bc:	4603      	mov	r3, r0
}
 800b2be:	4618      	mov	r0, r3
 800b2c0:	3718      	adds	r7, #24
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	bd80      	pop	{r7, pc}
 800b2c6:	bf00      	nop
 800b2c8:	40022000 	.word	0x40022000
 800b2cc:	40021000 	.word	0x40021000
 800b2d0:	04c4b400 	.word	0x04c4b400
 800b2d4:	080160c4 	.word	0x080160c4
 800b2d8:	20000220 	.word	0x20000220
 800b2dc:	20000234 	.word	0x20000234

0800b2e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b2e0:	b480      	push	{r7}
 800b2e2:	b087      	sub	sp, #28
 800b2e4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800b2e6:	4b2c      	ldr	r3, [pc, #176]	; (800b398 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b2e8:	689b      	ldr	r3, [r3, #8]
 800b2ea:	f003 030c 	and.w	r3, r3, #12
 800b2ee:	2b04      	cmp	r3, #4
 800b2f0:	d102      	bne.n	800b2f8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b2f2:	4b2a      	ldr	r3, [pc, #168]	; (800b39c <HAL_RCC_GetSysClockFreq+0xbc>)
 800b2f4:	613b      	str	r3, [r7, #16]
 800b2f6:	e047      	b.n	800b388 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800b2f8:	4b27      	ldr	r3, [pc, #156]	; (800b398 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b2fa:	689b      	ldr	r3, [r3, #8]
 800b2fc:	f003 030c 	and.w	r3, r3, #12
 800b300:	2b08      	cmp	r3, #8
 800b302:	d102      	bne.n	800b30a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b304:	4b26      	ldr	r3, [pc, #152]	; (800b3a0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800b306:	613b      	str	r3, [r7, #16]
 800b308:	e03e      	b.n	800b388 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800b30a:	4b23      	ldr	r3, [pc, #140]	; (800b398 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b30c:	689b      	ldr	r3, [r3, #8]
 800b30e:	f003 030c 	and.w	r3, r3, #12
 800b312:	2b0c      	cmp	r3, #12
 800b314:	d136      	bne.n	800b384 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b316:	4b20      	ldr	r3, [pc, #128]	; (800b398 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b318:	68db      	ldr	r3, [r3, #12]
 800b31a:	f003 0303 	and.w	r3, r3, #3
 800b31e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b320:	4b1d      	ldr	r3, [pc, #116]	; (800b398 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b322:	68db      	ldr	r3, [r3, #12]
 800b324:	091b      	lsrs	r3, r3, #4
 800b326:	f003 030f 	and.w	r3, r3, #15
 800b32a:	3301      	adds	r3, #1
 800b32c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	2b03      	cmp	r3, #3
 800b332:	d10c      	bne.n	800b34e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b334:	4a1a      	ldr	r2, [pc, #104]	; (800b3a0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800b336:	68bb      	ldr	r3, [r7, #8]
 800b338:	fbb2 f3f3 	udiv	r3, r2, r3
 800b33c:	4a16      	ldr	r2, [pc, #88]	; (800b398 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b33e:	68d2      	ldr	r2, [r2, #12]
 800b340:	0a12      	lsrs	r2, r2, #8
 800b342:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b346:	fb02 f303 	mul.w	r3, r2, r3
 800b34a:	617b      	str	r3, [r7, #20]
      break;
 800b34c:	e00c      	b.n	800b368 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b34e:	4a13      	ldr	r2, [pc, #76]	; (800b39c <HAL_RCC_GetSysClockFreq+0xbc>)
 800b350:	68bb      	ldr	r3, [r7, #8]
 800b352:	fbb2 f3f3 	udiv	r3, r2, r3
 800b356:	4a10      	ldr	r2, [pc, #64]	; (800b398 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b358:	68d2      	ldr	r2, [r2, #12]
 800b35a:	0a12      	lsrs	r2, r2, #8
 800b35c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b360:	fb02 f303 	mul.w	r3, r2, r3
 800b364:	617b      	str	r3, [r7, #20]
      break;
 800b366:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b368:	4b0b      	ldr	r3, [pc, #44]	; (800b398 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b36a:	68db      	ldr	r3, [r3, #12]
 800b36c:	0e5b      	lsrs	r3, r3, #25
 800b36e:	f003 0303 	and.w	r3, r3, #3
 800b372:	3301      	adds	r3, #1
 800b374:	005b      	lsls	r3, r3, #1
 800b376:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800b378:	697a      	ldr	r2, [r7, #20]
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b380:	613b      	str	r3, [r7, #16]
 800b382:	e001      	b.n	800b388 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800b384:	2300      	movs	r3, #0
 800b386:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800b388:	693b      	ldr	r3, [r7, #16]
}
 800b38a:	4618      	mov	r0, r3
 800b38c:	371c      	adds	r7, #28
 800b38e:	46bd      	mov	sp, r7
 800b390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b394:	4770      	bx	lr
 800b396:	bf00      	nop
 800b398:	40021000 	.word	0x40021000
 800b39c:	00f42400 	.word	0x00f42400
 800b3a0:	007a1200 	.word	0x007a1200

0800b3a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b3a4:	b480      	push	{r7}
 800b3a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b3a8:	4b03      	ldr	r3, [pc, #12]	; (800b3b8 <HAL_RCC_GetHCLKFreq+0x14>)
 800b3aa:	681b      	ldr	r3, [r3, #0]
}
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b4:	4770      	bx	lr
 800b3b6:	bf00      	nop
 800b3b8:	20000220 	.word	0x20000220

0800b3bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b3bc:	b580      	push	{r7, lr}
 800b3be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800b3c0:	f7ff fff0 	bl	800b3a4 <HAL_RCC_GetHCLKFreq>
 800b3c4:	4602      	mov	r2, r0
 800b3c6:	4b06      	ldr	r3, [pc, #24]	; (800b3e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b3c8:	689b      	ldr	r3, [r3, #8]
 800b3ca:	0a1b      	lsrs	r3, r3, #8
 800b3cc:	f003 0307 	and.w	r3, r3, #7
 800b3d0:	4904      	ldr	r1, [pc, #16]	; (800b3e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b3d2:	5ccb      	ldrb	r3, [r1, r3]
 800b3d4:	f003 031f 	and.w	r3, r3, #31
 800b3d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b3dc:	4618      	mov	r0, r3
 800b3de:	bd80      	pop	{r7, pc}
 800b3e0:	40021000 	.word	0x40021000
 800b3e4:	080160d4 	.word	0x080160d4

0800b3e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b3e8:	b580      	push	{r7, lr}
 800b3ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800b3ec:	f7ff ffda 	bl	800b3a4 <HAL_RCC_GetHCLKFreq>
 800b3f0:	4602      	mov	r2, r0
 800b3f2:	4b06      	ldr	r3, [pc, #24]	; (800b40c <HAL_RCC_GetPCLK2Freq+0x24>)
 800b3f4:	689b      	ldr	r3, [r3, #8]
 800b3f6:	0adb      	lsrs	r3, r3, #11
 800b3f8:	f003 0307 	and.w	r3, r3, #7
 800b3fc:	4904      	ldr	r1, [pc, #16]	; (800b410 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b3fe:	5ccb      	ldrb	r3, [r1, r3]
 800b400:	f003 031f 	and.w	r3, r3, #31
 800b404:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b408:	4618      	mov	r0, r3
 800b40a:	bd80      	pop	{r7, pc}
 800b40c:	40021000 	.word	0x40021000
 800b410:	080160d4 	.word	0x080160d4

0800b414 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800b414:	b480      	push	{r7}
 800b416:	b087      	sub	sp, #28
 800b418:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b41a:	4b1e      	ldr	r3, [pc, #120]	; (800b494 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b41c:	68db      	ldr	r3, [r3, #12]
 800b41e:	f003 0303 	and.w	r3, r3, #3
 800b422:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b424:	4b1b      	ldr	r3, [pc, #108]	; (800b494 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b426:	68db      	ldr	r3, [r3, #12]
 800b428:	091b      	lsrs	r3, r3, #4
 800b42a:	f003 030f 	and.w	r3, r3, #15
 800b42e:	3301      	adds	r3, #1
 800b430:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800b432:	693b      	ldr	r3, [r7, #16]
 800b434:	2b03      	cmp	r3, #3
 800b436:	d10c      	bne.n	800b452 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b438:	4a17      	ldr	r2, [pc, #92]	; (800b498 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b440:	4a14      	ldr	r2, [pc, #80]	; (800b494 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b442:	68d2      	ldr	r2, [r2, #12]
 800b444:	0a12      	lsrs	r2, r2, #8
 800b446:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b44a:	fb02 f303 	mul.w	r3, r2, r3
 800b44e:	617b      	str	r3, [r7, #20]
    break;
 800b450:	e00c      	b.n	800b46c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b452:	4a12      	ldr	r2, [pc, #72]	; (800b49c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	fbb2 f3f3 	udiv	r3, r2, r3
 800b45a:	4a0e      	ldr	r2, [pc, #56]	; (800b494 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b45c:	68d2      	ldr	r2, [r2, #12]
 800b45e:	0a12      	lsrs	r2, r2, #8
 800b460:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b464:	fb02 f303 	mul.w	r3, r2, r3
 800b468:	617b      	str	r3, [r7, #20]
    break;
 800b46a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b46c:	4b09      	ldr	r3, [pc, #36]	; (800b494 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b46e:	68db      	ldr	r3, [r3, #12]
 800b470:	0e5b      	lsrs	r3, r3, #25
 800b472:	f003 0303 	and.w	r3, r3, #3
 800b476:	3301      	adds	r3, #1
 800b478:	005b      	lsls	r3, r3, #1
 800b47a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800b47c:	697a      	ldr	r2, [r7, #20]
 800b47e:	68bb      	ldr	r3, [r7, #8]
 800b480:	fbb2 f3f3 	udiv	r3, r2, r3
 800b484:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800b486:	687b      	ldr	r3, [r7, #4]
}
 800b488:	4618      	mov	r0, r3
 800b48a:	371c      	adds	r7, #28
 800b48c:	46bd      	mov	sp, r7
 800b48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b492:	4770      	bx	lr
 800b494:	40021000 	.word	0x40021000
 800b498:	007a1200 	.word	0x007a1200
 800b49c:	00f42400 	.word	0x00f42400

0800b4a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b4a0:	b580      	push	{r7, lr}
 800b4a2:	b086      	sub	sp, #24
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b4a8:	2300      	movs	r3, #0
 800b4aa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b4ac:	2300      	movs	r3, #0
 800b4ae:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	f000 8098 	beq.w	800b5ee <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b4be:	2300      	movs	r3, #0
 800b4c0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b4c2:	4b43      	ldr	r3, [pc, #268]	; (800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b4c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b4c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d10d      	bne.n	800b4ea <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b4ce:	4b40      	ldr	r3, [pc, #256]	; (800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b4d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b4d2:	4a3f      	ldr	r2, [pc, #252]	; (800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b4d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b4d8:	6593      	str	r3, [r2, #88]	; 0x58
 800b4da:	4b3d      	ldr	r3, [pc, #244]	; (800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b4dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b4de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b4e2:	60bb      	str	r3, [r7, #8]
 800b4e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b4e6:	2301      	movs	r3, #1
 800b4e8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b4ea:	4b3a      	ldr	r3, [pc, #232]	; (800b5d4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	4a39      	ldr	r2, [pc, #228]	; (800b5d4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b4f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b4f4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b4f6:	f7fb facf 	bl	8006a98 <HAL_GetTick>
 800b4fa:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b4fc:	e009      	b.n	800b512 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b4fe:	f7fb facb 	bl	8006a98 <HAL_GetTick>
 800b502:	4602      	mov	r2, r0
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	1ad3      	subs	r3, r2, r3
 800b508:	2b02      	cmp	r3, #2
 800b50a:	d902      	bls.n	800b512 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800b50c:	2303      	movs	r3, #3
 800b50e:	74fb      	strb	r3, [r7, #19]
        break;
 800b510:	e005      	b.n	800b51e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b512:	4b30      	ldr	r3, [pc, #192]	; (800b5d4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d0ef      	beq.n	800b4fe <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800b51e:	7cfb      	ldrb	r3, [r7, #19]
 800b520:	2b00      	cmp	r3, #0
 800b522:	d159      	bne.n	800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b524:	4b2a      	ldr	r3, [pc, #168]	; (800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b526:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b52a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b52e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b530:	697b      	ldr	r3, [r7, #20]
 800b532:	2b00      	cmp	r3, #0
 800b534:	d01e      	beq.n	800b574 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b53a:	697a      	ldr	r2, [r7, #20]
 800b53c:	429a      	cmp	r2, r3
 800b53e:	d019      	beq.n	800b574 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b540:	4b23      	ldr	r3, [pc, #140]	; (800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b542:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b546:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b54a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b54c:	4b20      	ldr	r3, [pc, #128]	; (800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b54e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b552:	4a1f      	ldr	r2, [pc, #124]	; (800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b554:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b558:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b55c:	4b1c      	ldr	r3, [pc, #112]	; (800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b55e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b562:	4a1b      	ldr	r2, [pc, #108]	; (800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b564:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b568:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b56c:	4a18      	ldr	r2, [pc, #96]	; (800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b56e:	697b      	ldr	r3, [r7, #20]
 800b570:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b574:	697b      	ldr	r3, [r7, #20]
 800b576:	f003 0301 	and.w	r3, r3, #1
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d016      	beq.n	800b5ac <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b57e:	f7fb fa8b 	bl	8006a98 <HAL_GetTick>
 800b582:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b584:	e00b      	b.n	800b59e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b586:	f7fb fa87 	bl	8006a98 <HAL_GetTick>
 800b58a:	4602      	mov	r2, r0
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	1ad3      	subs	r3, r2, r3
 800b590:	f241 3288 	movw	r2, #5000	; 0x1388
 800b594:	4293      	cmp	r3, r2
 800b596:	d902      	bls.n	800b59e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800b598:	2303      	movs	r3, #3
 800b59a:	74fb      	strb	r3, [r7, #19]
            break;
 800b59c:	e006      	b.n	800b5ac <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b59e:	4b0c      	ldr	r3, [pc, #48]	; (800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b5a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b5a4:	f003 0302 	and.w	r3, r3, #2
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d0ec      	beq.n	800b586 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800b5ac:	7cfb      	ldrb	r3, [r7, #19]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d10b      	bne.n	800b5ca <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b5b2:	4b07      	ldr	r3, [pc, #28]	; (800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b5b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b5b8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5c0:	4903      	ldr	r1, [pc, #12]	; (800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b5c2:	4313      	orrs	r3, r2
 800b5c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800b5c8:	e008      	b.n	800b5dc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b5ca:	7cfb      	ldrb	r3, [r7, #19]
 800b5cc:	74bb      	strb	r3, [r7, #18]
 800b5ce:	e005      	b.n	800b5dc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800b5d0:	40021000 	.word	0x40021000
 800b5d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b5d8:	7cfb      	ldrb	r3, [r7, #19]
 800b5da:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b5dc:	7c7b      	ldrb	r3, [r7, #17]
 800b5de:	2b01      	cmp	r3, #1
 800b5e0:	d105      	bne.n	800b5ee <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b5e2:	4ba6      	ldr	r3, [pc, #664]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b5e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b5e6:	4aa5      	ldr	r2, [pc, #660]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b5e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b5ec:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	f003 0301 	and.w	r3, r3, #1
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d00a      	beq.n	800b610 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b5fa:	4ba0      	ldr	r3, [pc, #640]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b5fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b600:	f023 0203 	bic.w	r2, r3, #3
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	685b      	ldr	r3, [r3, #4]
 800b608:	499c      	ldr	r1, [pc, #624]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b60a:	4313      	orrs	r3, r2
 800b60c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	f003 0302 	and.w	r3, r3, #2
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d00a      	beq.n	800b632 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b61c:	4b97      	ldr	r3, [pc, #604]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b61e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b622:	f023 020c 	bic.w	r2, r3, #12
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	689b      	ldr	r3, [r3, #8]
 800b62a:	4994      	ldr	r1, [pc, #592]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b62c:	4313      	orrs	r3, r2
 800b62e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	f003 0304 	and.w	r3, r3, #4
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d00a      	beq.n	800b654 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b63e:	4b8f      	ldr	r3, [pc, #572]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b640:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b644:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	68db      	ldr	r3, [r3, #12]
 800b64c:	498b      	ldr	r1, [pc, #556]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b64e:	4313      	orrs	r3, r2
 800b650:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	f003 0308 	and.w	r3, r3, #8
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d00a      	beq.n	800b676 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b660:	4b86      	ldr	r3, [pc, #536]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b662:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b666:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	691b      	ldr	r3, [r3, #16]
 800b66e:	4983      	ldr	r1, [pc, #524]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b670:	4313      	orrs	r3, r2
 800b672:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	f003 0320 	and.w	r3, r3, #32
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d00a      	beq.n	800b698 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b682:	4b7e      	ldr	r3, [pc, #504]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b684:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b688:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	695b      	ldr	r3, [r3, #20]
 800b690:	497a      	ldr	r1, [pc, #488]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b692:	4313      	orrs	r3, r2
 800b694:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d00a      	beq.n	800b6ba <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b6a4:	4b75      	ldr	r3, [pc, #468]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b6a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b6aa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	699b      	ldr	r3, [r3, #24]
 800b6b2:	4972      	ldr	r1, [pc, #456]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b6b4:	4313      	orrs	r3, r2
 800b6b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d00a      	beq.n	800b6dc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b6c6:	4b6d      	ldr	r3, [pc, #436]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b6c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b6cc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	69db      	ldr	r3, [r3, #28]
 800b6d4:	4969      	ldr	r1, [pc, #420]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b6d6:	4313      	orrs	r3, r2
 800b6d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d00a      	beq.n	800b6fe <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b6e8:	4b64      	ldr	r3, [pc, #400]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b6ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b6ee:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	6a1b      	ldr	r3, [r3, #32]
 800b6f6:	4961      	ldr	r1, [pc, #388]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b6f8:	4313      	orrs	r3, r2
 800b6fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b706:	2b00      	cmp	r3, #0
 800b708:	d00a      	beq.n	800b720 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b70a:	4b5c      	ldr	r3, [pc, #368]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b70c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b710:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b718:	4958      	ldr	r1, [pc, #352]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b71a:	4313      	orrs	r3, r2
 800b71c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d015      	beq.n	800b758 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b72c:	4b53      	ldr	r3, [pc, #332]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b72e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b732:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b73a:	4950      	ldr	r1, [pc, #320]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b73c:	4313      	orrs	r3, r2
 800b73e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b746:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b74a:	d105      	bne.n	800b758 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b74c:	4b4b      	ldr	r3, [pc, #300]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b74e:	68db      	ldr	r3, [r3, #12]
 800b750:	4a4a      	ldr	r2, [pc, #296]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b752:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b756:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b760:	2b00      	cmp	r3, #0
 800b762:	d015      	beq.n	800b790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b764:	4b45      	ldr	r3, [pc, #276]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b766:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b76a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b772:	4942      	ldr	r1, [pc, #264]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b774:	4313      	orrs	r3, r2
 800b776:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b77e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b782:	d105      	bne.n	800b790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b784:	4b3d      	ldr	r3, [pc, #244]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b786:	68db      	ldr	r3, [r3, #12]
 800b788:	4a3c      	ldr	r2, [pc, #240]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b78a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b78e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d015      	beq.n	800b7c8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b79c:	4b37      	ldr	r3, [pc, #220]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b79e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b7a2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7aa:	4934      	ldr	r1, [pc, #208]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b7ac:	4313      	orrs	r3, r2
 800b7ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7b6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b7ba:	d105      	bne.n	800b7c8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b7bc:	4b2f      	ldr	r3, [pc, #188]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b7be:	68db      	ldr	r3, [r3, #12]
 800b7c0:	4a2e      	ldr	r2, [pc, #184]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b7c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b7c6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d015      	beq.n	800b800 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b7d4:	4b29      	ldr	r3, [pc, #164]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b7d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b7da:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7e2:	4926      	ldr	r1, [pc, #152]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b7e4:	4313      	orrs	r3, r2
 800b7e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b7f2:	d105      	bne.n	800b800 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b7f4:	4b21      	ldr	r3, [pc, #132]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b7f6:	68db      	ldr	r3, [r3, #12]
 800b7f8:	4a20      	ldr	r2, [pc, #128]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b7fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b7fe:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d015      	beq.n	800b838 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b80c:	4b1b      	ldr	r3, [pc, #108]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b80e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b812:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b81a:	4918      	ldr	r1, [pc, #96]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b81c:	4313      	orrs	r3, r2
 800b81e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b826:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b82a:	d105      	bne.n	800b838 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b82c:	4b13      	ldr	r3, [pc, #76]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b82e:	68db      	ldr	r3, [r3, #12]
 800b830:	4a12      	ldr	r2, [pc, #72]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b832:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b836:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b840:	2b00      	cmp	r3, #0
 800b842:	d015      	beq.n	800b870 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800b844:	4b0d      	ldr	r3, [pc, #52]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b846:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b84a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b852:	490a      	ldr	r1, [pc, #40]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b854:	4313      	orrs	r3, r2
 800b856:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b85e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b862:	d105      	bne.n	800b870 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b864:	4b05      	ldr	r3, [pc, #20]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b866:	68db      	ldr	r3, [r3, #12]
 800b868:	4a04      	ldr	r2, [pc, #16]	; (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b86a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b86e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800b870:	7cbb      	ldrb	r3, [r7, #18]
}
 800b872:	4618      	mov	r0, r3
 800b874:	3718      	adds	r7, #24
 800b876:	46bd      	mov	sp, r7
 800b878:	bd80      	pop	{r7, pc}
 800b87a:	bf00      	nop
 800b87c:	40021000 	.word	0x40021000

0800b880 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b880:	b580      	push	{r7, lr}
 800b882:	b084      	sub	sp, #16
 800b884:	af00      	add	r7, sp, #0
 800b886:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d101      	bne.n	800b892 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b88e:	2301      	movs	r3, #1
 800b890:	e09d      	b.n	800b9ce <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b896:	2b00      	cmp	r3, #0
 800b898:	d108      	bne.n	800b8ac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	685b      	ldr	r3, [r3, #4]
 800b89e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b8a2:	d009      	beq.n	800b8b8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	2200      	movs	r2, #0
 800b8a8:	61da      	str	r2, [r3, #28]
 800b8aa:	e005      	b.n	800b8b8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	2200      	movs	r2, #0
 800b8b0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	2200      	movs	r2, #0
 800b8b6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b8c4:	b2db      	uxtb	r3, r3
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d106      	bne.n	800b8d8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	2200      	movs	r2, #0
 800b8ce:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b8d2:	6878      	ldr	r0, [r7, #4]
 800b8d4:	f7fa f836 	bl	8005944 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	2202      	movs	r2, #2
 800b8dc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	681a      	ldr	r2, [r3, #0]
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b8ee:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	68db      	ldr	r3, [r3, #12]
 800b8f4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b8f8:	d902      	bls.n	800b900 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	60fb      	str	r3, [r7, #12]
 800b8fe:	e002      	b.n	800b906 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b900:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b904:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	68db      	ldr	r3, [r3, #12]
 800b90a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800b90e:	d007      	beq.n	800b920 <HAL_SPI_Init+0xa0>
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	68db      	ldr	r3, [r3, #12]
 800b914:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b918:	d002      	beq.n	800b920 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	2200      	movs	r2, #0
 800b91e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	685b      	ldr	r3, [r3, #4]
 800b924:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	689b      	ldr	r3, [r3, #8]
 800b92c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800b930:	431a      	orrs	r2, r3
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	691b      	ldr	r3, [r3, #16]
 800b936:	f003 0302 	and.w	r3, r3, #2
 800b93a:	431a      	orrs	r2, r3
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	695b      	ldr	r3, [r3, #20]
 800b940:	f003 0301 	and.w	r3, r3, #1
 800b944:	431a      	orrs	r2, r3
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	699b      	ldr	r3, [r3, #24]
 800b94a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b94e:	431a      	orrs	r2, r3
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	69db      	ldr	r3, [r3, #28]
 800b954:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b958:	431a      	orrs	r2, r3
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	6a1b      	ldr	r3, [r3, #32]
 800b95e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b962:	ea42 0103 	orr.w	r1, r2, r3
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b96a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	430a      	orrs	r2, r1
 800b974:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	699b      	ldr	r3, [r3, #24]
 800b97a:	0c1b      	lsrs	r3, r3, #16
 800b97c:	f003 0204 	and.w	r2, r3, #4
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b984:	f003 0310 	and.w	r3, r3, #16
 800b988:	431a      	orrs	r2, r3
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b98e:	f003 0308 	and.w	r3, r3, #8
 800b992:	431a      	orrs	r2, r3
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	68db      	ldr	r3, [r3, #12]
 800b998:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800b99c:	ea42 0103 	orr.w	r1, r2, r3
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	430a      	orrs	r2, r1
 800b9ac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	69da      	ldr	r2, [r3, #28]
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b9bc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	2200      	movs	r2, #0
 800b9c2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	2201      	movs	r2, #1
 800b9c8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800b9cc:	2300      	movs	r3, #0
}
 800b9ce:	4618      	mov	r0, r3
 800b9d0:	3710      	adds	r7, #16
 800b9d2:	46bd      	mov	sp, r7
 800b9d4:	bd80      	pop	{r7, pc}

0800b9d6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b9d6:	b580      	push	{r7, lr}
 800b9d8:	b088      	sub	sp, #32
 800b9da:	af00      	add	r7, sp, #0
 800b9dc:	60f8      	str	r0, [r7, #12]
 800b9de:	60b9      	str	r1, [r7, #8]
 800b9e0:	603b      	str	r3, [r7, #0]
 800b9e2:	4613      	mov	r3, r2
 800b9e4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800b9f0:	2b01      	cmp	r3, #1
 800b9f2:	d101      	bne.n	800b9f8 <HAL_SPI_Transmit+0x22>
 800b9f4:	2302      	movs	r3, #2
 800b9f6:	e15f      	b.n	800bcb8 <HAL_SPI_Transmit+0x2e2>
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	2201      	movs	r2, #1
 800b9fc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ba00:	f7fb f84a 	bl	8006a98 <HAL_GetTick>
 800ba04:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800ba06:	88fb      	ldrh	r3, [r7, #6]
 800ba08:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ba10:	b2db      	uxtb	r3, r3
 800ba12:	2b01      	cmp	r3, #1
 800ba14:	d002      	beq.n	800ba1c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800ba16:	2302      	movs	r3, #2
 800ba18:	77fb      	strb	r3, [r7, #31]
    goto error;
 800ba1a:	e148      	b.n	800bcae <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 800ba1c:	68bb      	ldr	r3, [r7, #8]
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d002      	beq.n	800ba28 <HAL_SPI_Transmit+0x52>
 800ba22:	88fb      	ldrh	r3, [r7, #6]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d102      	bne.n	800ba2e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800ba28:	2301      	movs	r3, #1
 800ba2a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800ba2c:	e13f      	b.n	800bcae <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	2203      	movs	r2, #3
 800ba32:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	2200      	movs	r2, #0
 800ba3a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	68ba      	ldr	r2, [r7, #8]
 800ba40:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	88fa      	ldrh	r2, [r7, #6]
 800ba46:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	88fa      	ldrh	r2, [r7, #6]
 800ba4c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	2200      	movs	r2, #0
 800ba52:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	2200      	movs	r2, #0
 800ba58:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	2200      	movs	r2, #0
 800ba60:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	2200      	movs	r2, #0
 800ba68:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	2200      	movs	r2, #0
 800ba6e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	689b      	ldr	r3, [r3, #8]
 800ba74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ba78:	d10f      	bne.n	800ba9a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	681a      	ldr	r2, [r3, #0]
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ba88:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	681a      	ldr	r2, [r3, #0]
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ba98:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800baa4:	2b40      	cmp	r3, #64	; 0x40
 800baa6:	d007      	beq.n	800bab8 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	681a      	ldr	r2, [r3, #0]
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bab6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	68db      	ldr	r3, [r3, #12]
 800babc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bac0:	d94f      	bls.n	800bb62 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	685b      	ldr	r3, [r3, #4]
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d002      	beq.n	800bad0 <HAL_SPI_Transmit+0xfa>
 800baca:	8afb      	ldrh	r3, [r7, #22]
 800bacc:	2b01      	cmp	r3, #1
 800bace:	d142      	bne.n	800bb56 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bad4:	881a      	ldrh	r2, [r3, #0]
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bae0:	1c9a      	adds	r2, r3, #2
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800baea:	b29b      	uxth	r3, r3
 800baec:	3b01      	subs	r3, #1
 800baee:	b29a      	uxth	r2, r3
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800baf4:	e02f      	b.n	800bb56 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	689b      	ldr	r3, [r3, #8]
 800bafc:	f003 0302 	and.w	r3, r3, #2
 800bb00:	2b02      	cmp	r3, #2
 800bb02:	d112      	bne.n	800bb2a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb08:	881a      	ldrh	r2, [r3, #0]
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb14:	1c9a      	adds	r2, r3, #2
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb1e:	b29b      	uxth	r3, r3
 800bb20:	3b01      	subs	r3, #1
 800bb22:	b29a      	uxth	r2, r3
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bb28:	e015      	b.n	800bb56 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bb2a:	f7fa ffb5 	bl	8006a98 <HAL_GetTick>
 800bb2e:	4602      	mov	r2, r0
 800bb30:	69bb      	ldr	r3, [r7, #24]
 800bb32:	1ad3      	subs	r3, r2, r3
 800bb34:	683a      	ldr	r2, [r7, #0]
 800bb36:	429a      	cmp	r2, r3
 800bb38:	d803      	bhi.n	800bb42 <HAL_SPI_Transmit+0x16c>
 800bb3a:	683b      	ldr	r3, [r7, #0]
 800bb3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb40:	d102      	bne.n	800bb48 <HAL_SPI_Transmit+0x172>
 800bb42:	683b      	ldr	r3, [r7, #0]
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d106      	bne.n	800bb56 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 800bb48:	2303      	movs	r3, #3
 800bb4a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	2201      	movs	r2, #1
 800bb50:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800bb54:	e0ab      	b.n	800bcae <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb5a:	b29b      	uxth	r3, r3
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d1ca      	bne.n	800baf6 <HAL_SPI_Transmit+0x120>
 800bb60:	e080      	b.n	800bc64 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	685b      	ldr	r3, [r3, #4]
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d002      	beq.n	800bb70 <HAL_SPI_Transmit+0x19a>
 800bb6a:	8afb      	ldrh	r3, [r7, #22]
 800bb6c:	2b01      	cmp	r3, #1
 800bb6e:	d174      	bne.n	800bc5a <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb74:	b29b      	uxth	r3, r3
 800bb76:	2b01      	cmp	r3, #1
 800bb78:	d912      	bls.n	800bba0 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb7e:	881a      	ldrh	r2, [r3, #0]
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb8a:	1c9a      	adds	r2, r3, #2
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb94:	b29b      	uxth	r3, r3
 800bb96:	3b02      	subs	r3, #2
 800bb98:	b29a      	uxth	r2, r3
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bb9e:	e05c      	b.n	800bc5a <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	330c      	adds	r3, #12
 800bbaa:	7812      	ldrb	r2, [r2, #0]
 800bbac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbb2:	1c5a      	adds	r2, r3, #1
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bbbc:	b29b      	uxth	r3, r3
 800bbbe:	3b01      	subs	r3, #1
 800bbc0:	b29a      	uxth	r2, r3
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800bbc6:	e048      	b.n	800bc5a <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	689b      	ldr	r3, [r3, #8]
 800bbce:	f003 0302 	and.w	r3, r3, #2
 800bbd2:	2b02      	cmp	r3, #2
 800bbd4:	d12b      	bne.n	800bc2e <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bbda:	b29b      	uxth	r3, r3
 800bbdc:	2b01      	cmp	r3, #1
 800bbde:	d912      	bls.n	800bc06 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbe4:	881a      	ldrh	r2, [r3, #0]
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbf0:	1c9a      	adds	r2, r3, #2
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bbfa:	b29b      	uxth	r3, r3
 800bbfc:	3b02      	subs	r3, #2
 800bbfe:	b29a      	uxth	r2, r3
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bc04:	e029      	b.n	800bc5a <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	330c      	adds	r3, #12
 800bc10:	7812      	ldrb	r2, [r2, #0]
 800bc12:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc18:	1c5a      	adds	r2, r3, #1
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bc22:	b29b      	uxth	r3, r3
 800bc24:	3b01      	subs	r3, #1
 800bc26:	b29a      	uxth	r2, r3
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bc2c:	e015      	b.n	800bc5a <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bc2e:	f7fa ff33 	bl	8006a98 <HAL_GetTick>
 800bc32:	4602      	mov	r2, r0
 800bc34:	69bb      	ldr	r3, [r7, #24]
 800bc36:	1ad3      	subs	r3, r2, r3
 800bc38:	683a      	ldr	r2, [r7, #0]
 800bc3a:	429a      	cmp	r2, r3
 800bc3c:	d803      	bhi.n	800bc46 <HAL_SPI_Transmit+0x270>
 800bc3e:	683b      	ldr	r3, [r7, #0]
 800bc40:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc44:	d102      	bne.n	800bc4c <HAL_SPI_Transmit+0x276>
 800bc46:	683b      	ldr	r3, [r7, #0]
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d106      	bne.n	800bc5a <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 800bc4c:	2303      	movs	r3, #3
 800bc4e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	2201      	movs	r2, #1
 800bc54:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800bc58:	e029      	b.n	800bcae <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bc5e:	b29b      	uxth	r3, r3
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d1b1      	bne.n	800bbc8 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bc64:	69ba      	ldr	r2, [r7, #24]
 800bc66:	6839      	ldr	r1, [r7, #0]
 800bc68:	68f8      	ldr	r0, [r7, #12]
 800bc6a:	f000 fad7 	bl	800c21c <SPI_EndRxTxTransaction>
 800bc6e:	4603      	mov	r3, r0
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d002      	beq.n	800bc7a <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	2220      	movs	r2, #32
 800bc78:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	689b      	ldr	r3, [r3, #8]
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d10a      	bne.n	800bc98 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bc82:	2300      	movs	r3, #0
 800bc84:	613b      	str	r3, [r7, #16]
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	68db      	ldr	r3, [r3, #12]
 800bc8c:	613b      	str	r3, [r7, #16]
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	689b      	ldr	r3, [r3, #8]
 800bc94:	613b      	str	r3, [r7, #16]
 800bc96:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d002      	beq.n	800bca6 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 800bca0:	2301      	movs	r3, #1
 800bca2:	77fb      	strb	r3, [r7, #31]
 800bca4:	e003      	b.n	800bcae <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	2201      	movs	r2, #1
 800bcaa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	2200      	movs	r2, #0
 800bcb2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800bcb6:	7ffb      	ldrb	r3, [r7, #31]
}
 800bcb8:	4618      	mov	r0, r3
 800bcba:	3720      	adds	r7, #32
 800bcbc:	46bd      	mov	sp, r7
 800bcbe:	bd80      	pop	{r7, pc}

0800bcc0 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800bcc0:	b580      	push	{r7, lr}
 800bcc2:	b086      	sub	sp, #24
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	60f8      	str	r0, [r7, #12]
 800bcc8:	60b9      	str	r1, [r7, #8]
 800bcca:	4613      	mov	r3, r2
 800bccc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bcce:	2300      	movs	r3, #0
 800bcd0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800bcd8:	2b01      	cmp	r3, #1
 800bcda:	d101      	bne.n	800bce0 <HAL_SPI_Transmit_DMA+0x20>
 800bcdc:	2302      	movs	r3, #2
 800bcde:	e0d4      	b.n	800be8a <HAL_SPI_Transmit_DMA+0x1ca>
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	2201      	movs	r2, #1
 800bce4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bcee:	b2db      	uxtb	r3, r3
 800bcf0:	2b01      	cmp	r3, #1
 800bcf2:	d002      	beq.n	800bcfa <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800bcf4:	2302      	movs	r3, #2
 800bcf6:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bcf8:	e0c2      	b.n	800be80 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  if ((pData == NULL) || (Size == 0U))
 800bcfa:	68bb      	ldr	r3, [r7, #8]
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d002      	beq.n	800bd06 <HAL_SPI_Transmit_DMA+0x46>
 800bd00:	88fb      	ldrh	r3, [r7, #6]
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d102      	bne.n	800bd0c <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800bd06:	2301      	movs	r3, #1
 800bd08:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bd0a:	e0b9      	b.n	800be80 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	2203      	movs	r2, #3
 800bd10:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	2200      	movs	r2, #0
 800bd18:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	68ba      	ldr	r2, [r7, #8]
 800bd1e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	88fa      	ldrh	r2, [r7, #6]
 800bd24:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	88fa      	ldrh	r2, [r7, #6]
 800bd2a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	2200      	movs	r2, #0
 800bd30:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	2200      	movs	r2, #0
 800bd36:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	2200      	movs	r2, #0
 800bd3c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	2200      	movs	r2, #0
 800bd42:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	2200      	movs	r2, #0
 800bd4a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	689b      	ldr	r3, [r3, #8]
 800bd52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bd56:	d10f      	bne.n	800bd78 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	681a      	ldr	r2, [r3, #0]
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bd66:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	681a      	ldr	r2, [r3, #0]
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bd76:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd7c:	4a45      	ldr	r2, [pc, #276]	; (800be94 <HAL_SPI_Transmit_DMA+0x1d4>)
 800bd7e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd84:	4a44      	ldr	r2, [pc, #272]	; (800be98 <HAL_SPI_Transmit_DMA+0x1d8>)
 800bd86:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd8c:	4a43      	ldr	r2, [pc, #268]	; (800be9c <HAL_SPI_Transmit_DMA+0x1dc>)
 800bd8e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd94:	2200      	movs	r2, #0
 800bd96:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	685a      	ldr	r2, [r3, #4]
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800bda6:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	68db      	ldr	r3, [r3, #12]
 800bdac:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bdb0:	d82d      	bhi.n	800be0e <HAL_SPI_Transmit_DMA+0x14e>
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bdb6:	699b      	ldr	r3, [r3, #24]
 800bdb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bdbc:	d127      	bne.n	800be0e <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bdc2:	b29b      	uxth	r3, r3
 800bdc4:	f003 0301 	and.w	r3, r3, #1
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d10f      	bne.n	800bdec <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	685a      	ldr	r2, [r3, #4]
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800bdda:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bde0:	b29b      	uxth	r3, r3
 800bde2:	085b      	lsrs	r3, r3, #1
 800bde4:	b29a      	uxth	r2, r3
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bdea:	e010      	b.n	800be0e <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	685a      	ldr	r2, [r3, #4]
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bdfa:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be00:	b29b      	uxth	r3, r3
 800be02:	085b      	lsrs	r3, r3, #1
 800be04:	b29b      	uxth	r3, r3
 800be06:	3301      	adds	r3, #1
 800be08:	b29a      	uxth	r2, r3
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be16:	4619      	mov	r1, r3
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	330c      	adds	r3, #12
 800be1e:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be24:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800be26:	f7fd fd49 	bl	80098bc <HAL_DMA_Start_IT>
 800be2a:	4603      	mov	r3, r0
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d008      	beq.n	800be42 <HAL_SPI_Transmit_DMA+0x182>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800be34:	f043 0210 	orr.w	r2, r3, #16
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800be3c:	2301      	movs	r3, #1
 800be3e:	75fb      	strb	r3, [r7, #23]

    goto error;
 800be40:	e01e      	b.n	800be80 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800be42:	68fb      	ldr	r3, [r7, #12]
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be4c:	2b40      	cmp	r3, #64	; 0x40
 800be4e:	d007      	beq.n	800be60 <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	681a      	ldr	r2, [r3, #0]
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800be5e:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	685a      	ldr	r2, [r3, #4]
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	f042 0220 	orr.w	r2, r2, #32
 800be6e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	685a      	ldr	r2, [r3, #4]
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	f042 0202 	orr.w	r2, r2, #2
 800be7e:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	2200      	movs	r2, #0
 800be84:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800be88:	7dfb      	ldrb	r3, [r7, #23]
}
 800be8a:	4618      	mov	r0, r3
 800be8c:	3718      	adds	r7, #24
 800be8e:	46bd      	mov	sp, r7
 800be90:	bd80      	pop	{r7, pc}
 800be92:	bf00      	nop
 800be94:	0800bf83 	.word	0x0800bf83
 800be98:	0800bedd 	.word	0x0800bedd
 800be9c:	0800bf9f 	.word	0x0800bf9f

0800bea0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800bea0:	b480      	push	{r7}
 800bea2:	b083      	sub	sp, #12
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800bea8:	bf00      	nop
 800beaa:	370c      	adds	r7, #12
 800beac:	46bd      	mov	sp, r7
 800beae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb2:	4770      	bx	lr

0800beb4 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800beb4:	b480      	push	{r7}
 800beb6:	b083      	sub	sp, #12
 800beb8:	af00      	add	r7, sp, #0
 800beba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800bebc:	bf00      	nop
 800bebe:	370c      	adds	r7, #12
 800bec0:	46bd      	mov	sp, r7
 800bec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec6:	4770      	bx	lr

0800bec8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800bec8:	b480      	push	{r7}
 800beca:	b083      	sub	sp, #12
 800becc:	af00      	add	r7, sp, #0
 800bece:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800bed0:	bf00      	nop
 800bed2:	370c      	adds	r7, #12
 800bed4:	46bd      	mov	sp, r7
 800bed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beda:	4770      	bx	lr

0800bedc <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800bedc:	b580      	push	{r7, lr}
 800bede:	b086      	sub	sp, #24
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bee8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800beea:	f7fa fdd5 	bl	8006a98 <HAL_GetTick>
 800beee:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	f003 0320 	and.w	r3, r3, #32
 800befa:	2b20      	cmp	r3, #32
 800befc:	d03b      	beq.n	800bf76 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800befe:	697b      	ldr	r3, [r7, #20]
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	685a      	ldr	r2, [r3, #4]
 800bf04:	697b      	ldr	r3, [r7, #20]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	f022 0220 	bic.w	r2, r2, #32
 800bf0c:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800bf0e:	697b      	ldr	r3, [r7, #20]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	685a      	ldr	r2, [r3, #4]
 800bf14:	697b      	ldr	r3, [r7, #20]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	f022 0202 	bic.w	r2, r2, #2
 800bf1c:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800bf1e:	693a      	ldr	r2, [r7, #16]
 800bf20:	2164      	movs	r1, #100	; 0x64
 800bf22:	6978      	ldr	r0, [r7, #20]
 800bf24:	f000 f97a 	bl	800c21c <SPI_EndRxTxTransaction>
 800bf28:	4603      	mov	r3, r0
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d005      	beq.n	800bf3a <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bf2e:	697b      	ldr	r3, [r7, #20]
 800bf30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bf32:	f043 0220 	orr.w	r2, r3, #32
 800bf36:	697b      	ldr	r3, [r7, #20]
 800bf38:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bf3a:	697b      	ldr	r3, [r7, #20]
 800bf3c:	689b      	ldr	r3, [r3, #8]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d10a      	bne.n	800bf58 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bf42:	2300      	movs	r3, #0
 800bf44:	60fb      	str	r3, [r7, #12]
 800bf46:	697b      	ldr	r3, [r7, #20]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	68db      	ldr	r3, [r3, #12]
 800bf4c:	60fb      	str	r3, [r7, #12]
 800bf4e:	697b      	ldr	r3, [r7, #20]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	689b      	ldr	r3, [r3, #8]
 800bf54:	60fb      	str	r3, [r7, #12]
 800bf56:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800bf58:	697b      	ldr	r3, [r7, #20]
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800bf5e:	697b      	ldr	r3, [r7, #20]
 800bf60:	2201      	movs	r2, #1
 800bf62:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bf66:	697b      	ldr	r3, [r7, #20]
 800bf68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d003      	beq.n	800bf76 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800bf6e:	6978      	ldr	r0, [r7, #20]
 800bf70:	f7ff ffaa 	bl	800bec8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800bf74:	e002      	b.n	800bf7c <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800bf76:	6978      	ldr	r0, [r7, #20]
 800bf78:	f7ff ff92 	bl	800bea0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bf7c:	3718      	adds	r7, #24
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	bd80      	pop	{r7, pc}

0800bf82 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800bf82:	b580      	push	{r7, lr}
 800bf84:	b084      	sub	sp, #16
 800bf86:	af00      	add	r7, sp, #0
 800bf88:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf8e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800bf90:	68f8      	ldr	r0, [r7, #12]
 800bf92:	f7ff ff8f 	bl	800beb4 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bf96:	bf00      	nop
 800bf98:	3710      	adds	r7, #16
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	bd80      	pop	{r7, pc}

0800bf9e <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800bf9e:	b580      	push	{r7, lr}
 800bfa0:	b084      	sub	sp, #16
 800bfa2:	af00      	add	r7, sp, #0
 800bfa4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bfaa:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	685a      	ldr	r2, [r3, #4]
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	f022 0203 	bic.w	r2, r2, #3
 800bfba:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bfc0:	f043 0210 	orr.w	r2, r3, #16
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	2201      	movs	r2, #1
 800bfcc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800bfd0:	68f8      	ldr	r0, [r7, #12]
 800bfd2:	f7ff ff79 	bl	800bec8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bfd6:	bf00      	nop
 800bfd8:	3710      	adds	r7, #16
 800bfda:	46bd      	mov	sp, r7
 800bfdc:	bd80      	pop	{r7, pc}
	...

0800bfe0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bfe0:	b580      	push	{r7, lr}
 800bfe2:	b088      	sub	sp, #32
 800bfe4:	af00      	add	r7, sp, #0
 800bfe6:	60f8      	str	r0, [r7, #12]
 800bfe8:	60b9      	str	r1, [r7, #8]
 800bfea:	603b      	str	r3, [r7, #0]
 800bfec:	4613      	mov	r3, r2
 800bfee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800bff0:	f7fa fd52 	bl	8006a98 <HAL_GetTick>
 800bff4:	4602      	mov	r2, r0
 800bff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bff8:	1a9b      	subs	r3, r3, r2
 800bffa:	683a      	ldr	r2, [r7, #0]
 800bffc:	4413      	add	r3, r2
 800bffe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c000:	f7fa fd4a 	bl	8006a98 <HAL_GetTick>
 800c004:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c006:	4b39      	ldr	r3, [pc, #228]	; (800c0ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	015b      	lsls	r3, r3, #5
 800c00c:	0d1b      	lsrs	r3, r3, #20
 800c00e:	69fa      	ldr	r2, [r7, #28]
 800c010:	fb02 f303 	mul.w	r3, r2, r3
 800c014:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c016:	e054      	b.n	800c0c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c018:	683b      	ldr	r3, [r7, #0]
 800c01a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c01e:	d050      	beq.n	800c0c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c020:	f7fa fd3a 	bl	8006a98 <HAL_GetTick>
 800c024:	4602      	mov	r2, r0
 800c026:	69bb      	ldr	r3, [r7, #24]
 800c028:	1ad3      	subs	r3, r2, r3
 800c02a:	69fa      	ldr	r2, [r7, #28]
 800c02c:	429a      	cmp	r2, r3
 800c02e:	d902      	bls.n	800c036 <SPI_WaitFlagStateUntilTimeout+0x56>
 800c030:	69fb      	ldr	r3, [r7, #28]
 800c032:	2b00      	cmp	r3, #0
 800c034:	d13d      	bne.n	800c0b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	685a      	ldr	r2, [r3, #4]
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c044:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	685b      	ldr	r3, [r3, #4]
 800c04a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c04e:	d111      	bne.n	800c074 <SPI_WaitFlagStateUntilTimeout+0x94>
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	689b      	ldr	r3, [r3, #8]
 800c054:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c058:	d004      	beq.n	800c064 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	689b      	ldr	r3, [r3, #8]
 800c05e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c062:	d107      	bne.n	800c074 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	681a      	ldr	r2, [r3, #0]
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c072:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c078:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c07c:	d10f      	bne.n	800c09e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	681a      	ldr	r2, [r3, #0]
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c08c:	601a      	str	r2, [r3, #0]
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	681a      	ldr	r2, [r3, #0]
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c09c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	2201      	movs	r2, #1
 800c0a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800c0ae:	2303      	movs	r3, #3
 800c0b0:	e017      	b.n	800c0e2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c0b2:	697b      	ldr	r3, [r7, #20]
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d101      	bne.n	800c0bc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c0b8:	2300      	movs	r3, #0
 800c0ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c0bc:	697b      	ldr	r3, [r7, #20]
 800c0be:	3b01      	subs	r3, #1
 800c0c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	689a      	ldr	r2, [r3, #8]
 800c0c8:	68bb      	ldr	r3, [r7, #8]
 800c0ca:	4013      	ands	r3, r2
 800c0cc:	68ba      	ldr	r2, [r7, #8]
 800c0ce:	429a      	cmp	r2, r3
 800c0d0:	bf0c      	ite	eq
 800c0d2:	2301      	moveq	r3, #1
 800c0d4:	2300      	movne	r3, #0
 800c0d6:	b2db      	uxtb	r3, r3
 800c0d8:	461a      	mov	r2, r3
 800c0da:	79fb      	ldrb	r3, [r7, #7]
 800c0dc:	429a      	cmp	r2, r3
 800c0de:	d19b      	bne.n	800c018 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c0e0:	2300      	movs	r3, #0
}
 800c0e2:	4618      	mov	r0, r3
 800c0e4:	3720      	adds	r7, #32
 800c0e6:	46bd      	mov	sp, r7
 800c0e8:	bd80      	pop	{r7, pc}
 800c0ea:	bf00      	nop
 800c0ec:	20000220 	.word	0x20000220

0800c0f0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c0f0:	b580      	push	{r7, lr}
 800c0f2:	b08a      	sub	sp, #40	; 0x28
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	60f8      	str	r0, [r7, #12]
 800c0f8:	60b9      	str	r1, [r7, #8]
 800c0fa:	607a      	str	r2, [r7, #4]
 800c0fc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800c0fe:	2300      	movs	r3, #0
 800c100:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800c102:	f7fa fcc9 	bl	8006a98 <HAL_GetTick>
 800c106:	4602      	mov	r2, r0
 800c108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c10a:	1a9b      	subs	r3, r3, r2
 800c10c:	683a      	ldr	r2, [r7, #0]
 800c10e:	4413      	add	r3, r2
 800c110:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800c112:	f7fa fcc1 	bl	8006a98 <HAL_GetTick>
 800c116:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	330c      	adds	r3, #12
 800c11e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800c120:	4b3d      	ldr	r3, [pc, #244]	; (800c218 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800c122:	681a      	ldr	r2, [r3, #0]
 800c124:	4613      	mov	r3, r2
 800c126:	009b      	lsls	r3, r3, #2
 800c128:	4413      	add	r3, r2
 800c12a:	00da      	lsls	r2, r3, #3
 800c12c:	1ad3      	subs	r3, r2, r3
 800c12e:	0d1b      	lsrs	r3, r3, #20
 800c130:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c132:	fb02 f303 	mul.w	r3, r2, r3
 800c136:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800c138:	e060      	b.n	800c1fc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800c13a:	68bb      	ldr	r3, [r7, #8]
 800c13c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800c140:	d107      	bne.n	800c152 <SPI_WaitFifoStateUntilTimeout+0x62>
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d104      	bne.n	800c152 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800c148:	69fb      	ldr	r3, [r7, #28]
 800c14a:	781b      	ldrb	r3, [r3, #0]
 800c14c:	b2db      	uxtb	r3, r3
 800c14e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800c150:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800c152:	683b      	ldr	r3, [r7, #0]
 800c154:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c158:	d050      	beq.n	800c1fc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c15a:	f7fa fc9d 	bl	8006a98 <HAL_GetTick>
 800c15e:	4602      	mov	r2, r0
 800c160:	6a3b      	ldr	r3, [r7, #32]
 800c162:	1ad3      	subs	r3, r2, r3
 800c164:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c166:	429a      	cmp	r2, r3
 800c168:	d902      	bls.n	800c170 <SPI_WaitFifoStateUntilTimeout+0x80>
 800c16a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d13d      	bne.n	800c1ec <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	685a      	ldr	r2, [r3, #4]
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c17e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	685b      	ldr	r3, [r3, #4]
 800c184:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c188:	d111      	bne.n	800c1ae <SPI_WaitFifoStateUntilTimeout+0xbe>
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	689b      	ldr	r3, [r3, #8]
 800c18e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c192:	d004      	beq.n	800c19e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	689b      	ldr	r3, [r3, #8]
 800c198:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c19c:	d107      	bne.n	800c1ae <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	681a      	ldr	r2, [r3, #0]
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c1ac:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c1b6:	d10f      	bne.n	800c1d8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	681a      	ldr	r2, [r3, #0]
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c1c6:	601a      	str	r2, [r3, #0]
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	681a      	ldr	r2, [r3, #0]
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c1d6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	2201      	movs	r2, #1
 800c1dc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	2200      	movs	r2, #0
 800c1e4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800c1e8:	2303      	movs	r3, #3
 800c1ea:	e010      	b.n	800c20e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c1ec:	69bb      	ldr	r3, [r7, #24]
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d101      	bne.n	800c1f6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800c1f2:	2300      	movs	r3, #0
 800c1f4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800c1f6:	69bb      	ldr	r3, [r7, #24]
 800c1f8:	3b01      	subs	r3, #1
 800c1fa:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	689a      	ldr	r2, [r3, #8]
 800c202:	68bb      	ldr	r3, [r7, #8]
 800c204:	4013      	ands	r3, r2
 800c206:	687a      	ldr	r2, [r7, #4]
 800c208:	429a      	cmp	r2, r3
 800c20a:	d196      	bne.n	800c13a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800c20c:	2300      	movs	r3, #0
}
 800c20e:	4618      	mov	r0, r3
 800c210:	3728      	adds	r7, #40	; 0x28
 800c212:	46bd      	mov	sp, r7
 800c214:	bd80      	pop	{r7, pc}
 800c216:	bf00      	nop
 800c218:	20000220 	.word	0x20000220

0800c21c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c21c:	b580      	push	{r7, lr}
 800c21e:	b086      	sub	sp, #24
 800c220:	af02      	add	r7, sp, #8
 800c222:	60f8      	str	r0, [r7, #12]
 800c224:	60b9      	str	r1, [r7, #8]
 800c226:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	9300      	str	r3, [sp, #0]
 800c22c:	68bb      	ldr	r3, [r7, #8]
 800c22e:	2200      	movs	r2, #0
 800c230:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800c234:	68f8      	ldr	r0, [r7, #12]
 800c236:	f7ff ff5b 	bl	800c0f0 <SPI_WaitFifoStateUntilTimeout>
 800c23a:	4603      	mov	r3, r0
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d007      	beq.n	800c250 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c244:	f043 0220 	orr.w	r2, r3, #32
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c24c:	2303      	movs	r3, #3
 800c24e:	e027      	b.n	800c2a0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	9300      	str	r3, [sp, #0]
 800c254:	68bb      	ldr	r3, [r7, #8]
 800c256:	2200      	movs	r2, #0
 800c258:	2180      	movs	r1, #128	; 0x80
 800c25a:	68f8      	ldr	r0, [r7, #12]
 800c25c:	f7ff fec0 	bl	800bfe0 <SPI_WaitFlagStateUntilTimeout>
 800c260:	4603      	mov	r3, r0
 800c262:	2b00      	cmp	r3, #0
 800c264:	d007      	beq.n	800c276 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c26a:	f043 0220 	orr.w	r2, r3, #32
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c272:	2303      	movs	r3, #3
 800c274:	e014      	b.n	800c2a0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	9300      	str	r3, [sp, #0]
 800c27a:	68bb      	ldr	r3, [r7, #8]
 800c27c:	2200      	movs	r2, #0
 800c27e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800c282:	68f8      	ldr	r0, [r7, #12]
 800c284:	f7ff ff34 	bl	800c0f0 <SPI_WaitFifoStateUntilTimeout>
 800c288:	4603      	mov	r3, r0
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d007      	beq.n	800c29e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c292:	f043 0220 	orr.w	r2, r3, #32
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c29a:	2303      	movs	r3, #3
 800c29c:	e000      	b.n	800c2a0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800c29e:	2300      	movs	r3, #0
}
 800c2a0:	4618      	mov	r0, r3
 800c2a2:	3710      	adds	r7, #16
 800c2a4:	46bd      	mov	sp, r7
 800c2a6:	bd80      	pop	{r7, pc}

0800c2a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c2a8:	b580      	push	{r7, lr}
 800c2aa:	b082      	sub	sp, #8
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d101      	bne.n	800c2ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c2b6:	2301      	movs	r3, #1
 800c2b8:	e049      	b.n	800c34e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c2c0:	b2db      	uxtb	r3, r3
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d106      	bne.n	800c2d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	2200      	movs	r2, #0
 800c2ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c2ce:	6878      	ldr	r0, [r7, #4]
 800c2d0:	f7f9 fc5a 	bl	8005b88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	2202      	movs	r2, #2
 800c2d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	681a      	ldr	r2, [r3, #0]
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	3304      	adds	r3, #4
 800c2e4:	4619      	mov	r1, r3
 800c2e6:	4610      	mov	r0, r2
 800c2e8:	f000 ff72 	bl	800d1d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	2201      	movs	r2, #1
 800c2f0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	2201      	movs	r2, #1
 800c2f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	2201      	movs	r2, #1
 800c300:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	2201      	movs	r2, #1
 800c308:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	2201      	movs	r2, #1
 800c310:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	2201      	movs	r2, #1
 800c318:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	2201      	movs	r2, #1
 800c320:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	2201      	movs	r2, #1
 800c328:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	2201      	movs	r2, #1
 800c330:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	2201      	movs	r2, #1
 800c338:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	2201      	movs	r2, #1
 800c340:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	2201      	movs	r2, #1
 800c348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c34c:	2300      	movs	r3, #0
}
 800c34e:	4618      	mov	r0, r3
 800c350:	3708      	adds	r7, #8
 800c352:	46bd      	mov	sp, r7
 800c354:	bd80      	pop	{r7, pc}
	...

0800c358 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c358:	b480      	push	{r7}
 800c35a:	b085      	sub	sp, #20
 800c35c:	af00      	add	r7, sp, #0
 800c35e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c366:	b2db      	uxtb	r3, r3
 800c368:	2b01      	cmp	r3, #1
 800c36a:	d001      	beq.n	800c370 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c36c:	2301      	movs	r3, #1
 800c36e:	e04a      	b.n	800c406 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	2202      	movs	r2, #2
 800c374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	68da      	ldr	r2, [r3, #12]
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	f042 0201 	orr.w	r2, r2, #1
 800c386:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	4a21      	ldr	r2, [pc, #132]	; (800c414 <HAL_TIM_Base_Start_IT+0xbc>)
 800c38e:	4293      	cmp	r3, r2
 800c390:	d018      	beq.n	800c3c4 <HAL_TIM_Base_Start_IT+0x6c>
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c39a:	d013      	beq.n	800c3c4 <HAL_TIM_Base_Start_IT+0x6c>
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	4a1d      	ldr	r2, [pc, #116]	; (800c418 <HAL_TIM_Base_Start_IT+0xc0>)
 800c3a2:	4293      	cmp	r3, r2
 800c3a4:	d00e      	beq.n	800c3c4 <HAL_TIM_Base_Start_IT+0x6c>
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	4a1c      	ldr	r2, [pc, #112]	; (800c41c <HAL_TIM_Base_Start_IT+0xc4>)
 800c3ac:	4293      	cmp	r3, r2
 800c3ae:	d009      	beq.n	800c3c4 <HAL_TIM_Base_Start_IT+0x6c>
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	4a1a      	ldr	r2, [pc, #104]	; (800c420 <HAL_TIM_Base_Start_IT+0xc8>)
 800c3b6:	4293      	cmp	r3, r2
 800c3b8:	d004      	beq.n	800c3c4 <HAL_TIM_Base_Start_IT+0x6c>
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	4a19      	ldr	r2, [pc, #100]	; (800c424 <HAL_TIM_Base_Start_IT+0xcc>)
 800c3c0:	4293      	cmp	r3, r2
 800c3c2:	d115      	bne.n	800c3f0 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	689a      	ldr	r2, [r3, #8]
 800c3ca:	4b17      	ldr	r3, [pc, #92]	; (800c428 <HAL_TIM_Base_Start_IT+0xd0>)
 800c3cc:	4013      	ands	r3, r2
 800c3ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	2b06      	cmp	r3, #6
 800c3d4:	d015      	beq.n	800c402 <HAL_TIM_Base_Start_IT+0xaa>
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c3dc:	d011      	beq.n	800c402 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	681a      	ldr	r2, [r3, #0]
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	f042 0201 	orr.w	r2, r2, #1
 800c3ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c3ee:	e008      	b.n	800c402 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	681a      	ldr	r2, [r3, #0]
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	f042 0201 	orr.w	r2, r2, #1
 800c3fe:	601a      	str	r2, [r3, #0]
 800c400:	e000      	b.n	800c404 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c402:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c404:	2300      	movs	r3, #0
}
 800c406:	4618      	mov	r0, r3
 800c408:	3714      	adds	r7, #20
 800c40a:	46bd      	mov	sp, r7
 800c40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c410:	4770      	bx	lr
 800c412:	bf00      	nop
 800c414:	40012c00 	.word	0x40012c00
 800c418:	40000400 	.word	0x40000400
 800c41c:	40000800 	.word	0x40000800
 800c420:	40013400 	.word	0x40013400
 800c424:	40014000 	.word	0x40014000
 800c428:	00010007 	.word	0x00010007

0800c42c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800c42c:	b480      	push	{r7}
 800c42e:	b083      	sub	sp, #12
 800c430:	af00      	add	r7, sp, #0
 800c432:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	68da      	ldr	r2, [r3, #12]
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	f022 0201 	bic.w	r2, r2, #1
 800c442:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	6a1a      	ldr	r2, [r3, #32]
 800c44a:	f241 1311 	movw	r3, #4369	; 0x1111
 800c44e:	4013      	ands	r3, r2
 800c450:	2b00      	cmp	r3, #0
 800c452:	d10f      	bne.n	800c474 <HAL_TIM_Base_Stop_IT+0x48>
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	6a1a      	ldr	r2, [r3, #32]
 800c45a:	f244 4344 	movw	r3, #17476	; 0x4444
 800c45e:	4013      	ands	r3, r2
 800c460:	2b00      	cmp	r3, #0
 800c462:	d107      	bne.n	800c474 <HAL_TIM_Base_Stop_IT+0x48>
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	681a      	ldr	r2, [r3, #0]
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	f022 0201 	bic.w	r2, r2, #1
 800c472:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	2201      	movs	r2, #1
 800c478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800c47c:	2300      	movs	r3, #0
}
 800c47e:	4618      	mov	r0, r3
 800c480:	370c      	adds	r7, #12
 800c482:	46bd      	mov	sp, r7
 800c484:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c488:	4770      	bx	lr

0800c48a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c48a:	b580      	push	{r7, lr}
 800c48c:	b082      	sub	sp, #8
 800c48e:	af00      	add	r7, sp, #0
 800c490:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	2b00      	cmp	r3, #0
 800c496:	d101      	bne.n	800c49c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c498:	2301      	movs	r3, #1
 800c49a:	e049      	b.n	800c530 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c4a2:	b2db      	uxtb	r3, r3
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d106      	bne.n	800c4b6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	2200      	movs	r2, #0
 800c4ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c4b0:	6878      	ldr	r0, [r7, #4]
 800c4b2:	f7f9 fab9 	bl	8005a28 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	2202      	movs	r2, #2
 800c4ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	681a      	ldr	r2, [r3, #0]
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	3304      	adds	r3, #4
 800c4c6:	4619      	mov	r1, r3
 800c4c8:	4610      	mov	r0, r2
 800c4ca:	f000 fe81 	bl	800d1d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	2201      	movs	r2, #1
 800c4d2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	2201      	movs	r2, #1
 800c4da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	2201      	movs	r2, #1
 800c4e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	2201      	movs	r2, #1
 800c4ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	2201      	movs	r2, #1
 800c4f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	2201      	movs	r2, #1
 800c4fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	2201      	movs	r2, #1
 800c502:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	2201      	movs	r2, #1
 800c50a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	2201      	movs	r2, #1
 800c512:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	2201      	movs	r2, #1
 800c51a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	2201      	movs	r2, #1
 800c522:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	2201      	movs	r2, #1
 800c52a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c52e:	2300      	movs	r3, #0
}
 800c530:	4618      	mov	r0, r3
 800c532:	3708      	adds	r7, #8
 800c534:	46bd      	mov	sp, r7
 800c536:	bd80      	pop	{r7, pc}

0800c538 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c538:	b580      	push	{r7, lr}
 800c53a:	b084      	sub	sp, #16
 800c53c:	af00      	add	r7, sp, #0
 800c53e:	6078      	str	r0, [r7, #4]
 800c540:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c542:	2300      	movs	r3, #0
 800c544:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c546:	683b      	ldr	r3, [r7, #0]
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d109      	bne.n	800c560 <HAL_TIM_PWM_Start_IT+0x28>
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c552:	b2db      	uxtb	r3, r3
 800c554:	2b01      	cmp	r3, #1
 800c556:	bf14      	ite	ne
 800c558:	2301      	movne	r3, #1
 800c55a:	2300      	moveq	r3, #0
 800c55c:	b2db      	uxtb	r3, r3
 800c55e:	e03c      	b.n	800c5da <HAL_TIM_PWM_Start_IT+0xa2>
 800c560:	683b      	ldr	r3, [r7, #0]
 800c562:	2b04      	cmp	r3, #4
 800c564:	d109      	bne.n	800c57a <HAL_TIM_PWM_Start_IT+0x42>
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800c56c:	b2db      	uxtb	r3, r3
 800c56e:	2b01      	cmp	r3, #1
 800c570:	bf14      	ite	ne
 800c572:	2301      	movne	r3, #1
 800c574:	2300      	moveq	r3, #0
 800c576:	b2db      	uxtb	r3, r3
 800c578:	e02f      	b.n	800c5da <HAL_TIM_PWM_Start_IT+0xa2>
 800c57a:	683b      	ldr	r3, [r7, #0]
 800c57c:	2b08      	cmp	r3, #8
 800c57e:	d109      	bne.n	800c594 <HAL_TIM_PWM_Start_IT+0x5c>
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c586:	b2db      	uxtb	r3, r3
 800c588:	2b01      	cmp	r3, #1
 800c58a:	bf14      	ite	ne
 800c58c:	2301      	movne	r3, #1
 800c58e:	2300      	moveq	r3, #0
 800c590:	b2db      	uxtb	r3, r3
 800c592:	e022      	b.n	800c5da <HAL_TIM_PWM_Start_IT+0xa2>
 800c594:	683b      	ldr	r3, [r7, #0]
 800c596:	2b0c      	cmp	r3, #12
 800c598:	d109      	bne.n	800c5ae <HAL_TIM_PWM_Start_IT+0x76>
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c5a0:	b2db      	uxtb	r3, r3
 800c5a2:	2b01      	cmp	r3, #1
 800c5a4:	bf14      	ite	ne
 800c5a6:	2301      	movne	r3, #1
 800c5a8:	2300      	moveq	r3, #0
 800c5aa:	b2db      	uxtb	r3, r3
 800c5ac:	e015      	b.n	800c5da <HAL_TIM_PWM_Start_IT+0xa2>
 800c5ae:	683b      	ldr	r3, [r7, #0]
 800c5b0:	2b10      	cmp	r3, #16
 800c5b2:	d109      	bne.n	800c5c8 <HAL_TIM_PWM_Start_IT+0x90>
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c5ba:	b2db      	uxtb	r3, r3
 800c5bc:	2b01      	cmp	r3, #1
 800c5be:	bf14      	ite	ne
 800c5c0:	2301      	movne	r3, #1
 800c5c2:	2300      	moveq	r3, #0
 800c5c4:	b2db      	uxtb	r3, r3
 800c5c6:	e008      	b.n	800c5da <HAL_TIM_PWM_Start_IT+0xa2>
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800c5ce:	b2db      	uxtb	r3, r3
 800c5d0:	2b01      	cmp	r3, #1
 800c5d2:	bf14      	ite	ne
 800c5d4:	2301      	movne	r3, #1
 800c5d6:	2300      	moveq	r3, #0
 800c5d8:	b2db      	uxtb	r3, r3
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d001      	beq.n	800c5e2 <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800c5de:	2301      	movs	r3, #1
 800c5e0:	e0e2      	b.n	800c7a8 <HAL_TIM_PWM_Start_IT+0x270>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c5e2:	683b      	ldr	r3, [r7, #0]
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d104      	bne.n	800c5f2 <HAL_TIM_PWM_Start_IT+0xba>
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	2202      	movs	r2, #2
 800c5ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c5f0:	e023      	b.n	800c63a <HAL_TIM_PWM_Start_IT+0x102>
 800c5f2:	683b      	ldr	r3, [r7, #0]
 800c5f4:	2b04      	cmp	r3, #4
 800c5f6:	d104      	bne.n	800c602 <HAL_TIM_PWM_Start_IT+0xca>
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	2202      	movs	r2, #2
 800c5fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c600:	e01b      	b.n	800c63a <HAL_TIM_PWM_Start_IT+0x102>
 800c602:	683b      	ldr	r3, [r7, #0]
 800c604:	2b08      	cmp	r3, #8
 800c606:	d104      	bne.n	800c612 <HAL_TIM_PWM_Start_IT+0xda>
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	2202      	movs	r2, #2
 800c60c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c610:	e013      	b.n	800c63a <HAL_TIM_PWM_Start_IT+0x102>
 800c612:	683b      	ldr	r3, [r7, #0]
 800c614:	2b0c      	cmp	r3, #12
 800c616:	d104      	bne.n	800c622 <HAL_TIM_PWM_Start_IT+0xea>
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	2202      	movs	r2, #2
 800c61c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c620:	e00b      	b.n	800c63a <HAL_TIM_PWM_Start_IT+0x102>
 800c622:	683b      	ldr	r3, [r7, #0]
 800c624:	2b10      	cmp	r3, #16
 800c626:	d104      	bne.n	800c632 <HAL_TIM_PWM_Start_IT+0xfa>
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	2202      	movs	r2, #2
 800c62c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c630:	e003      	b.n	800c63a <HAL_TIM_PWM_Start_IT+0x102>
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	2202      	movs	r2, #2
 800c636:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 800c63a:	683b      	ldr	r3, [r7, #0]
 800c63c:	2b0c      	cmp	r3, #12
 800c63e:	d841      	bhi.n	800c6c4 <HAL_TIM_PWM_Start_IT+0x18c>
 800c640:	a201      	add	r2, pc, #4	; (adr r2, 800c648 <HAL_TIM_PWM_Start_IT+0x110>)
 800c642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c646:	bf00      	nop
 800c648:	0800c67d 	.word	0x0800c67d
 800c64c:	0800c6c5 	.word	0x0800c6c5
 800c650:	0800c6c5 	.word	0x0800c6c5
 800c654:	0800c6c5 	.word	0x0800c6c5
 800c658:	0800c68f 	.word	0x0800c68f
 800c65c:	0800c6c5 	.word	0x0800c6c5
 800c660:	0800c6c5 	.word	0x0800c6c5
 800c664:	0800c6c5 	.word	0x0800c6c5
 800c668:	0800c6a1 	.word	0x0800c6a1
 800c66c:	0800c6c5 	.word	0x0800c6c5
 800c670:	0800c6c5 	.word	0x0800c6c5
 800c674:	0800c6c5 	.word	0x0800c6c5
 800c678:	0800c6b3 	.word	0x0800c6b3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	68da      	ldr	r2, [r3, #12]
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	f042 0202 	orr.w	r2, r2, #2
 800c68a:	60da      	str	r2, [r3, #12]
      break;
 800c68c:	e01d      	b.n	800c6ca <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	68da      	ldr	r2, [r3, #12]
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	f042 0204 	orr.w	r2, r2, #4
 800c69c:	60da      	str	r2, [r3, #12]
      break;
 800c69e:	e014      	b.n	800c6ca <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	68da      	ldr	r2, [r3, #12]
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	f042 0208 	orr.w	r2, r2, #8
 800c6ae:	60da      	str	r2, [r3, #12]
      break;
 800c6b0:	e00b      	b.n	800c6ca <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	68da      	ldr	r2, [r3, #12]
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	f042 0210 	orr.w	r2, r2, #16
 800c6c0:	60da      	str	r2, [r3, #12]
      break;
 800c6c2:	e002      	b.n	800c6ca <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800c6c4:	2301      	movs	r3, #1
 800c6c6:	73fb      	strb	r3, [r7, #15]
      break;
 800c6c8:	bf00      	nop
  }

  if (status == HAL_OK)
 800c6ca:	7bfb      	ldrb	r3, [r7, #15]
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d16a      	bne.n	800c7a6 <HAL_TIM_PWM_Start_IT+0x26e>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	2201      	movs	r2, #1
 800c6d6:	6839      	ldr	r1, [r7, #0]
 800c6d8:	4618      	mov	r0, r3
 800c6da:	f001 f90b 	bl	800d8f4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	4a33      	ldr	r2, [pc, #204]	; (800c7b0 <HAL_TIM_PWM_Start_IT+0x278>)
 800c6e4:	4293      	cmp	r3, r2
 800c6e6:	d013      	beq.n	800c710 <HAL_TIM_PWM_Start_IT+0x1d8>
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	4a31      	ldr	r2, [pc, #196]	; (800c7b4 <HAL_TIM_PWM_Start_IT+0x27c>)
 800c6ee:	4293      	cmp	r3, r2
 800c6f0:	d00e      	beq.n	800c710 <HAL_TIM_PWM_Start_IT+0x1d8>
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	4a30      	ldr	r2, [pc, #192]	; (800c7b8 <HAL_TIM_PWM_Start_IT+0x280>)
 800c6f8:	4293      	cmp	r3, r2
 800c6fa:	d009      	beq.n	800c710 <HAL_TIM_PWM_Start_IT+0x1d8>
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	4a2e      	ldr	r2, [pc, #184]	; (800c7bc <HAL_TIM_PWM_Start_IT+0x284>)
 800c702:	4293      	cmp	r3, r2
 800c704:	d004      	beq.n	800c710 <HAL_TIM_PWM_Start_IT+0x1d8>
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	4a2d      	ldr	r2, [pc, #180]	; (800c7c0 <HAL_TIM_PWM_Start_IT+0x288>)
 800c70c:	4293      	cmp	r3, r2
 800c70e:	d101      	bne.n	800c714 <HAL_TIM_PWM_Start_IT+0x1dc>
 800c710:	2301      	movs	r3, #1
 800c712:	e000      	b.n	800c716 <HAL_TIM_PWM_Start_IT+0x1de>
 800c714:	2300      	movs	r3, #0
 800c716:	2b00      	cmp	r3, #0
 800c718:	d007      	beq.n	800c72a <HAL_TIM_PWM_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c728:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	4a20      	ldr	r2, [pc, #128]	; (800c7b0 <HAL_TIM_PWM_Start_IT+0x278>)
 800c730:	4293      	cmp	r3, r2
 800c732:	d018      	beq.n	800c766 <HAL_TIM_PWM_Start_IT+0x22e>
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c73c:	d013      	beq.n	800c766 <HAL_TIM_PWM_Start_IT+0x22e>
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	4a20      	ldr	r2, [pc, #128]	; (800c7c4 <HAL_TIM_PWM_Start_IT+0x28c>)
 800c744:	4293      	cmp	r3, r2
 800c746:	d00e      	beq.n	800c766 <HAL_TIM_PWM_Start_IT+0x22e>
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	4a1e      	ldr	r2, [pc, #120]	; (800c7c8 <HAL_TIM_PWM_Start_IT+0x290>)
 800c74e:	4293      	cmp	r3, r2
 800c750:	d009      	beq.n	800c766 <HAL_TIM_PWM_Start_IT+0x22e>
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	4a17      	ldr	r2, [pc, #92]	; (800c7b4 <HAL_TIM_PWM_Start_IT+0x27c>)
 800c758:	4293      	cmp	r3, r2
 800c75a:	d004      	beq.n	800c766 <HAL_TIM_PWM_Start_IT+0x22e>
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	4a15      	ldr	r2, [pc, #84]	; (800c7b8 <HAL_TIM_PWM_Start_IT+0x280>)
 800c762:	4293      	cmp	r3, r2
 800c764:	d115      	bne.n	800c792 <HAL_TIM_PWM_Start_IT+0x25a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	689a      	ldr	r2, [r3, #8]
 800c76c:	4b17      	ldr	r3, [pc, #92]	; (800c7cc <HAL_TIM_PWM_Start_IT+0x294>)
 800c76e:	4013      	ands	r3, r2
 800c770:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c772:	68bb      	ldr	r3, [r7, #8]
 800c774:	2b06      	cmp	r3, #6
 800c776:	d015      	beq.n	800c7a4 <HAL_TIM_PWM_Start_IT+0x26c>
 800c778:	68bb      	ldr	r3, [r7, #8]
 800c77a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c77e:	d011      	beq.n	800c7a4 <HAL_TIM_PWM_Start_IT+0x26c>
      {
        __HAL_TIM_ENABLE(htim);
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	681a      	ldr	r2, [r3, #0]
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	f042 0201 	orr.w	r2, r2, #1
 800c78e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c790:	e008      	b.n	800c7a4 <HAL_TIM_PWM_Start_IT+0x26c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	681a      	ldr	r2, [r3, #0]
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	f042 0201 	orr.w	r2, r2, #1
 800c7a0:	601a      	str	r2, [r3, #0]
 800c7a2:	e000      	b.n	800c7a6 <HAL_TIM_PWM_Start_IT+0x26e>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c7a4:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800c7a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	3710      	adds	r7, #16
 800c7ac:	46bd      	mov	sp, r7
 800c7ae:	bd80      	pop	{r7, pc}
 800c7b0:	40012c00 	.word	0x40012c00
 800c7b4:	40013400 	.word	0x40013400
 800c7b8:	40014000 	.word	0x40014000
 800c7bc:	40014400 	.word	0x40014400
 800c7c0:	40014800 	.word	0x40014800
 800c7c4:	40000400 	.word	0x40000400
 800c7c8:	40000800 	.word	0x40000800
 800c7cc:	00010007 	.word	0x00010007

0800c7d0 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c7d0:	b580      	push	{r7, lr}
 800c7d2:	b084      	sub	sp, #16
 800c7d4:	af00      	add	r7, sp, #0
 800c7d6:	6078      	str	r0, [r7, #4]
 800c7d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c7da:	2300      	movs	r3, #0
 800c7dc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800c7de:	683b      	ldr	r3, [r7, #0]
 800c7e0:	2b0c      	cmp	r3, #12
 800c7e2:	d841      	bhi.n	800c868 <HAL_TIM_PWM_Stop_IT+0x98>
 800c7e4:	a201      	add	r2, pc, #4	; (adr r2, 800c7ec <HAL_TIM_PWM_Stop_IT+0x1c>)
 800c7e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7ea:	bf00      	nop
 800c7ec:	0800c821 	.word	0x0800c821
 800c7f0:	0800c869 	.word	0x0800c869
 800c7f4:	0800c869 	.word	0x0800c869
 800c7f8:	0800c869 	.word	0x0800c869
 800c7fc:	0800c833 	.word	0x0800c833
 800c800:	0800c869 	.word	0x0800c869
 800c804:	0800c869 	.word	0x0800c869
 800c808:	0800c869 	.word	0x0800c869
 800c80c:	0800c845 	.word	0x0800c845
 800c810:	0800c869 	.word	0x0800c869
 800c814:	0800c869 	.word	0x0800c869
 800c818:	0800c869 	.word	0x0800c869
 800c81c:	0800c857 	.word	0x0800c857
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	68da      	ldr	r2, [r3, #12]
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	f022 0202 	bic.w	r2, r2, #2
 800c82e:	60da      	str	r2, [r3, #12]
      break;
 800c830:	e01d      	b.n	800c86e <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	68da      	ldr	r2, [r3, #12]
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	f022 0204 	bic.w	r2, r2, #4
 800c840:	60da      	str	r2, [r3, #12]
      break;
 800c842:	e014      	b.n	800c86e <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	68da      	ldr	r2, [r3, #12]
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	f022 0208 	bic.w	r2, r2, #8
 800c852:	60da      	str	r2, [r3, #12]
      break;
 800c854:	e00b      	b.n	800c86e <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	68da      	ldr	r2, [r3, #12]
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	f022 0210 	bic.w	r2, r2, #16
 800c864:	60da      	str	r2, [r3, #12]
      break;
 800c866:	e002      	b.n	800c86e <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 800c868:	2301      	movs	r3, #1
 800c86a:	73fb      	strb	r3, [r7, #15]
      break;
 800c86c:	bf00      	nop
  }

  if (status == HAL_OK)
 800c86e:	7bfb      	ldrb	r3, [r7, #15]
 800c870:	2b00      	cmp	r3, #0
 800c872:	f040 8081 	bne.w	800c978 <HAL_TIM_PWM_Stop_IT+0x1a8>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	2200      	movs	r2, #0
 800c87c:	6839      	ldr	r1, [r7, #0]
 800c87e:	4618      	mov	r0, r3
 800c880:	f001 f838 	bl	800d8f4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	4a3e      	ldr	r2, [pc, #248]	; (800c984 <HAL_TIM_PWM_Stop_IT+0x1b4>)
 800c88a:	4293      	cmp	r3, r2
 800c88c:	d013      	beq.n	800c8b6 <HAL_TIM_PWM_Stop_IT+0xe6>
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	4a3d      	ldr	r2, [pc, #244]	; (800c988 <HAL_TIM_PWM_Stop_IT+0x1b8>)
 800c894:	4293      	cmp	r3, r2
 800c896:	d00e      	beq.n	800c8b6 <HAL_TIM_PWM_Stop_IT+0xe6>
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	4a3b      	ldr	r2, [pc, #236]	; (800c98c <HAL_TIM_PWM_Stop_IT+0x1bc>)
 800c89e:	4293      	cmp	r3, r2
 800c8a0:	d009      	beq.n	800c8b6 <HAL_TIM_PWM_Stop_IT+0xe6>
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	4a3a      	ldr	r2, [pc, #232]	; (800c990 <HAL_TIM_PWM_Stop_IT+0x1c0>)
 800c8a8:	4293      	cmp	r3, r2
 800c8aa:	d004      	beq.n	800c8b6 <HAL_TIM_PWM_Stop_IT+0xe6>
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	4a38      	ldr	r2, [pc, #224]	; (800c994 <HAL_TIM_PWM_Stop_IT+0x1c4>)
 800c8b2:	4293      	cmp	r3, r2
 800c8b4:	d101      	bne.n	800c8ba <HAL_TIM_PWM_Stop_IT+0xea>
 800c8b6:	2301      	movs	r3, #1
 800c8b8:	e000      	b.n	800c8bc <HAL_TIM_PWM_Stop_IT+0xec>
 800c8ba:	2300      	movs	r3, #0
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d017      	beq.n	800c8f0 <HAL_TIM_PWM_Stop_IT+0x120>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	6a1a      	ldr	r2, [r3, #32]
 800c8c6:	f241 1311 	movw	r3, #4369	; 0x1111
 800c8ca:	4013      	ands	r3, r2
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d10f      	bne.n	800c8f0 <HAL_TIM_PWM_Stop_IT+0x120>
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	6a1a      	ldr	r2, [r3, #32]
 800c8d6:	f244 4344 	movw	r3, #17476	; 0x4444
 800c8da:	4013      	ands	r3, r2
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d107      	bne.n	800c8f0 <HAL_TIM_PWM_Stop_IT+0x120>
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c8ee:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	6a1a      	ldr	r2, [r3, #32]
 800c8f6:	f241 1311 	movw	r3, #4369	; 0x1111
 800c8fa:	4013      	ands	r3, r2
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d10f      	bne.n	800c920 <HAL_TIM_PWM_Stop_IT+0x150>
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	6a1a      	ldr	r2, [r3, #32]
 800c906:	f244 4344 	movw	r3, #17476	; 0x4444
 800c90a:	4013      	ands	r3, r2
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d107      	bne.n	800c920 <HAL_TIM_PWM_Stop_IT+0x150>
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	681a      	ldr	r2, [r3, #0]
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	f022 0201 	bic.w	r2, r2, #1
 800c91e:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c920:	683b      	ldr	r3, [r7, #0]
 800c922:	2b00      	cmp	r3, #0
 800c924:	d104      	bne.n	800c930 <HAL_TIM_PWM_Stop_IT+0x160>
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	2201      	movs	r2, #1
 800c92a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c92e:	e023      	b.n	800c978 <HAL_TIM_PWM_Stop_IT+0x1a8>
 800c930:	683b      	ldr	r3, [r7, #0]
 800c932:	2b04      	cmp	r3, #4
 800c934:	d104      	bne.n	800c940 <HAL_TIM_PWM_Stop_IT+0x170>
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	2201      	movs	r2, #1
 800c93a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c93e:	e01b      	b.n	800c978 <HAL_TIM_PWM_Stop_IT+0x1a8>
 800c940:	683b      	ldr	r3, [r7, #0]
 800c942:	2b08      	cmp	r3, #8
 800c944:	d104      	bne.n	800c950 <HAL_TIM_PWM_Stop_IT+0x180>
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	2201      	movs	r2, #1
 800c94a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c94e:	e013      	b.n	800c978 <HAL_TIM_PWM_Stop_IT+0x1a8>
 800c950:	683b      	ldr	r3, [r7, #0]
 800c952:	2b0c      	cmp	r3, #12
 800c954:	d104      	bne.n	800c960 <HAL_TIM_PWM_Stop_IT+0x190>
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	2201      	movs	r2, #1
 800c95a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c95e:	e00b      	b.n	800c978 <HAL_TIM_PWM_Stop_IT+0x1a8>
 800c960:	683b      	ldr	r3, [r7, #0]
 800c962:	2b10      	cmp	r3, #16
 800c964:	d104      	bne.n	800c970 <HAL_TIM_PWM_Stop_IT+0x1a0>
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	2201      	movs	r2, #1
 800c96a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c96e:	e003      	b.n	800c978 <HAL_TIM_PWM_Stop_IT+0x1a8>
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	2201      	movs	r2, #1
 800c974:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return status;
 800c978:	7bfb      	ldrb	r3, [r7, #15]
}
 800c97a:	4618      	mov	r0, r3
 800c97c:	3710      	adds	r7, #16
 800c97e:	46bd      	mov	sp, r7
 800c980:	bd80      	pop	{r7, pc}
 800c982:	bf00      	nop
 800c984:	40012c00 	.word	0x40012c00
 800c988:	40013400 	.word	0x40013400
 800c98c:	40014000 	.word	0x40014000
 800c990:	40014400 	.word	0x40014400
 800c994:	40014800 	.word	0x40014800

0800c998 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800c998:	b580      	push	{r7, lr}
 800c99a:	b082      	sub	sp, #8
 800c99c:	af00      	add	r7, sp, #0
 800c99e:	6078      	str	r0, [r7, #4]
 800c9a0:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d101      	bne.n	800c9ac <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800c9a8:	2301      	movs	r3, #1
 800c9aa:	e041      	b.n	800ca30 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c9b2:	b2db      	uxtb	r3, r3
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d106      	bne.n	800c9c6 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	2200      	movs	r2, #0
 800c9bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 800c9c0:	6878      	ldr	r0, [r7, #4]
 800c9c2:	f7f9 f95b 	bl	8005c7c <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	2202      	movs	r2, #2
 800c9ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	681a      	ldr	r2, [r3, #0]
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	3304      	adds	r3, #4
 800c9d6:	4619      	mov	r1, r3
 800c9d8:	4610      	mov	r0, r2
 800c9da:	f000 fbf9 	bl	800d1d0 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	681a      	ldr	r2, [r3, #0]
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	f022 0208 	bic.w	r2, r2, #8
 800c9ec:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	6819      	ldr	r1, [r3, #0]
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	683a      	ldr	r2, [r7, #0]
 800c9fa:	430a      	orrs	r2, r1
 800c9fc:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	2201      	movs	r2, #1
 800ca02:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	2201      	movs	r2, #1
 800ca0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	2201      	movs	r2, #1
 800ca12:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	2201      	movs	r2, #1
 800ca1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	2201      	movs	r2, #1
 800ca22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	2201      	movs	r2, #1
 800ca2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ca2e:	2300      	movs	r3, #0
}
 800ca30:	4618      	mov	r0, r3
 800ca32:	3708      	adds	r7, #8
 800ca34:	46bd      	mov	sp, r7
 800ca36:	bd80      	pop	{r7, pc}

0800ca38 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800ca38:	b580      	push	{r7, lr}
 800ca3a:	b086      	sub	sp, #24
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	6078      	str	r0, [r7, #4]
 800ca40:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d101      	bne.n	800ca4c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800ca48:	2301      	movs	r3, #1
 800ca4a:	e097      	b.n	800cb7c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ca52:	b2db      	uxtb	r3, r3
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d106      	bne.n	800ca66 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	2200      	movs	r2, #0
 800ca5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800ca60:	6878      	ldr	r0, [r7, #4]
 800ca62:	f7f9 f833 	bl	8005acc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	2202      	movs	r2, #2
 800ca6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	689b      	ldr	r3, [r3, #8]
 800ca74:	687a      	ldr	r2, [r7, #4]
 800ca76:	6812      	ldr	r2, [r2, #0]
 800ca78:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800ca7c:	f023 0307 	bic.w	r3, r3, #7
 800ca80:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	681a      	ldr	r2, [r3, #0]
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	3304      	adds	r3, #4
 800ca8a:	4619      	mov	r1, r3
 800ca8c:	4610      	mov	r0, r2
 800ca8e:	f000 fb9f 	bl	800d1d0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	689b      	ldr	r3, [r3, #8]
 800ca98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	699b      	ldr	r3, [r3, #24]
 800caa0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	6a1b      	ldr	r3, [r3, #32]
 800caa8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800caaa:	683b      	ldr	r3, [r7, #0]
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	697a      	ldr	r2, [r7, #20]
 800cab0:	4313      	orrs	r3, r2
 800cab2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800cab4:	693b      	ldr	r3, [r7, #16]
 800cab6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800caba:	f023 0303 	bic.w	r3, r3, #3
 800cabe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800cac0:	683b      	ldr	r3, [r7, #0]
 800cac2:	689a      	ldr	r2, [r3, #8]
 800cac4:	683b      	ldr	r3, [r7, #0]
 800cac6:	699b      	ldr	r3, [r3, #24]
 800cac8:	021b      	lsls	r3, r3, #8
 800caca:	4313      	orrs	r3, r2
 800cacc:	693a      	ldr	r2, [r7, #16]
 800cace:	4313      	orrs	r3, r2
 800cad0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800cad2:	693b      	ldr	r3, [r7, #16]
 800cad4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800cad8:	f023 030c 	bic.w	r3, r3, #12
 800cadc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800cade:	693b      	ldr	r3, [r7, #16]
 800cae0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800cae4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800cae8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800caea:	683b      	ldr	r3, [r7, #0]
 800caec:	68da      	ldr	r2, [r3, #12]
 800caee:	683b      	ldr	r3, [r7, #0]
 800caf0:	69db      	ldr	r3, [r3, #28]
 800caf2:	021b      	lsls	r3, r3, #8
 800caf4:	4313      	orrs	r3, r2
 800caf6:	693a      	ldr	r2, [r7, #16]
 800caf8:	4313      	orrs	r3, r2
 800cafa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800cafc:	683b      	ldr	r3, [r7, #0]
 800cafe:	691b      	ldr	r3, [r3, #16]
 800cb00:	011a      	lsls	r2, r3, #4
 800cb02:	683b      	ldr	r3, [r7, #0]
 800cb04:	6a1b      	ldr	r3, [r3, #32]
 800cb06:	031b      	lsls	r3, r3, #12
 800cb08:	4313      	orrs	r3, r2
 800cb0a:	693a      	ldr	r2, [r7, #16]
 800cb0c:	4313      	orrs	r3, r2
 800cb0e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800cb16:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800cb1e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800cb20:	683b      	ldr	r3, [r7, #0]
 800cb22:	685a      	ldr	r2, [r3, #4]
 800cb24:	683b      	ldr	r3, [r7, #0]
 800cb26:	695b      	ldr	r3, [r3, #20]
 800cb28:	011b      	lsls	r3, r3, #4
 800cb2a:	4313      	orrs	r3, r2
 800cb2c:	68fa      	ldr	r2, [r7, #12]
 800cb2e:	4313      	orrs	r3, r2
 800cb30:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	697a      	ldr	r2, [r7, #20]
 800cb38:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	693a      	ldr	r2, [r7, #16]
 800cb40:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	68fa      	ldr	r2, [r7, #12]
 800cb48:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	2201      	movs	r2, #1
 800cb4e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	2201      	movs	r2, #1
 800cb56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	2201      	movs	r2, #1
 800cb5e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	2201      	movs	r2, #1
 800cb66:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	2201      	movs	r2, #1
 800cb6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	2201      	movs	r2, #1
 800cb76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cb7a:	2300      	movs	r3, #0
}
 800cb7c:	4618      	mov	r0, r3
 800cb7e:	3718      	adds	r7, #24
 800cb80:	46bd      	mov	sp, r7
 800cb82:	bd80      	pop	{r7, pc}

0800cb84 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cb84:	b580      	push	{r7, lr}
 800cb86:	b084      	sub	sp, #16
 800cb88:	af00      	add	r7, sp, #0
 800cb8a:	6078      	str	r0, [r7, #4]
 800cb8c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800cb94:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800cb9c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cba4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cbac:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800cbae:	683b      	ldr	r3, [r7, #0]
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d110      	bne.n	800cbd6 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800cbb4:	7bfb      	ldrb	r3, [r7, #15]
 800cbb6:	2b01      	cmp	r3, #1
 800cbb8:	d102      	bne.n	800cbc0 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800cbba:	7b7b      	ldrb	r3, [r7, #13]
 800cbbc:	2b01      	cmp	r3, #1
 800cbbe:	d001      	beq.n	800cbc4 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 800cbc0:	2301      	movs	r3, #1
 800cbc2:	e089      	b.n	800ccd8 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	2202      	movs	r2, #2
 800cbc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	2202      	movs	r2, #2
 800cbd0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cbd4:	e031      	b.n	800cc3a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800cbd6:	683b      	ldr	r3, [r7, #0]
 800cbd8:	2b04      	cmp	r3, #4
 800cbda:	d110      	bne.n	800cbfe <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800cbdc:	7bbb      	ldrb	r3, [r7, #14]
 800cbde:	2b01      	cmp	r3, #1
 800cbe0:	d102      	bne.n	800cbe8 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800cbe2:	7b3b      	ldrb	r3, [r7, #12]
 800cbe4:	2b01      	cmp	r3, #1
 800cbe6:	d001      	beq.n	800cbec <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 800cbe8:	2301      	movs	r3, #1
 800cbea:	e075      	b.n	800ccd8 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	2202      	movs	r2, #2
 800cbf0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	2202      	movs	r2, #2
 800cbf8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cbfc:	e01d      	b.n	800cc3a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800cbfe:	7bfb      	ldrb	r3, [r7, #15]
 800cc00:	2b01      	cmp	r3, #1
 800cc02:	d108      	bne.n	800cc16 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800cc04:	7bbb      	ldrb	r3, [r7, #14]
 800cc06:	2b01      	cmp	r3, #1
 800cc08:	d105      	bne.n	800cc16 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800cc0a:	7b7b      	ldrb	r3, [r7, #13]
 800cc0c:	2b01      	cmp	r3, #1
 800cc0e:	d102      	bne.n	800cc16 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800cc10:	7b3b      	ldrb	r3, [r7, #12]
 800cc12:	2b01      	cmp	r3, #1
 800cc14:	d001      	beq.n	800cc1a <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800cc16:	2301      	movs	r3, #1
 800cc18:	e05e      	b.n	800ccd8 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	2202      	movs	r2, #2
 800cc1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	2202      	movs	r2, #2
 800cc26:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	2202      	movs	r2, #2
 800cc2e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	2202      	movs	r2, #2
 800cc36:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800cc3a:	683b      	ldr	r3, [r7, #0]
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d003      	beq.n	800cc48 <HAL_TIM_Encoder_Start_IT+0xc4>
 800cc40:	683b      	ldr	r3, [r7, #0]
 800cc42:	2b04      	cmp	r3, #4
 800cc44:	d010      	beq.n	800cc68 <HAL_TIM_Encoder_Start_IT+0xe4>
 800cc46:	e01f      	b.n	800cc88 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	2201      	movs	r2, #1
 800cc4e:	2100      	movs	r1, #0
 800cc50:	4618      	mov	r0, r3
 800cc52:	f000 fe4f 	bl	800d8f4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	68da      	ldr	r2, [r3, #12]
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	f042 0202 	orr.w	r2, r2, #2
 800cc64:	60da      	str	r2, [r3, #12]
      break;
 800cc66:	e02e      	b.n	800ccc6 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	2201      	movs	r2, #1
 800cc6e:	2104      	movs	r1, #4
 800cc70:	4618      	mov	r0, r3
 800cc72:	f000 fe3f 	bl	800d8f4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	68da      	ldr	r2, [r3, #12]
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	f042 0204 	orr.w	r2, r2, #4
 800cc84:	60da      	str	r2, [r3, #12]
      break;
 800cc86:	e01e      	b.n	800ccc6 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	2201      	movs	r2, #1
 800cc8e:	2100      	movs	r1, #0
 800cc90:	4618      	mov	r0, r3
 800cc92:	f000 fe2f 	bl	800d8f4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	2201      	movs	r2, #1
 800cc9c:	2104      	movs	r1, #4
 800cc9e:	4618      	mov	r0, r3
 800cca0:	f000 fe28 	bl	800d8f4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	68da      	ldr	r2, [r3, #12]
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	f042 0202 	orr.w	r2, r2, #2
 800ccb2:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	68da      	ldr	r2, [r3, #12]
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	f042 0204 	orr.w	r2, r2, #4
 800ccc2:	60da      	str	r2, [r3, #12]
      break;
 800ccc4:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	681a      	ldr	r2, [r3, #0]
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	f042 0201 	orr.w	r2, r2, #1
 800ccd4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800ccd6:	2300      	movs	r3, #0
}
 800ccd8:	4618      	mov	r0, r3
 800ccda:	3710      	adds	r7, #16
 800ccdc:	46bd      	mov	sp, r7
 800ccde:	bd80      	pop	{r7, pc}

0800cce0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cce0:	b580      	push	{r7, lr}
 800cce2:	b084      	sub	sp, #16
 800cce4:	af00      	add	r7, sp, #0
 800cce6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	68db      	ldr	r3, [r3, #12]
 800ccee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	691b      	ldr	r3, [r3, #16]
 800ccf6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ccf8:	68bb      	ldr	r3, [r7, #8]
 800ccfa:	f003 0302 	and.w	r3, r3, #2
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d020      	beq.n	800cd44 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	f003 0302 	and.w	r3, r3, #2
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d01b      	beq.n	800cd44 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	f06f 0202 	mvn.w	r2, #2
 800cd14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	2201      	movs	r2, #1
 800cd1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	699b      	ldr	r3, [r3, #24]
 800cd22:	f003 0303 	and.w	r3, r3, #3
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d003      	beq.n	800cd32 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800cd2a:	6878      	ldr	r0, [r7, #4]
 800cd2c:	f7f6 fe64 	bl	80039f8 <HAL_TIM_IC_CaptureCallback>
 800cd30:	e005      	b.n	800cd3e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800cd32:	6878      	ldr	r0, [r7, #4]
 800cd34:	f000 fa38 	bl	800d1a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cd38:	6878      	ldr	r0, [r7, #4]
 800cd3a:	f7f6 fe6f 	bl	8003a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	2200      	movs	r2, #0
 800cd42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800cd44:	68bb      	ldr	r3, [r7, #8]
 800cd46:	f003 0304 	and.w	r3, r3, #4
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d020      	beq.n	800cd90 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	f003 0304 	and.w	r3, r3, #4
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d01b      	beq.n	800cd90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	f06f 0204 	mvn.w	r2, #4
 800cd60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	2202      	movs	r2, #2
 800cd66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	699b      	ldr	r3, [r3, #24]
 800cd6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d003      	beq.n	800cd7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cd76:	6878      	ldr	r0, [r7, #4]
 800cd78:	f7f6 fe3e 	bl	80039f8 <HAL_TIM_IC_CaptureCallback>
 800cd7c:	e005      	b.n	800cd8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cd7e:	6878      	ldr	r0, [r7, #4]
 800cd80:	f000 fa12 	bl	800d1a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cd84:	6878      	ldr	r0, [r7, #4]
 800cd86:	f7f6 fe49 	bl	8003a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	2200      	movs	r2, #0
 800cd8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800cd90:	68bb      	ldr	r3, [r7, #8]
 800cd92:	f003 0308 	and.w	r3, r3, #8
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d020      	beq.n	800cddc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	f003 0308 	and.w	r3, r3, #8
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d01b      	beq.n	800cddc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	f06f 0208 	mvn.w	r2, #8
 800cdac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	2204      	movs	r2, #4
 800cdb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	69db      	ldr	r3, [r3, #28]
 800cdba:	f003 0303 	and.w	r3, r3, #3
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d003      	beq.n	800cdca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cdc2:	6878      	ldr	r0, [r7, #4]
 800cdc4:	f7f6 fe18 	bl	80039f8 <HAL_TIM_IC_CaptureCallback>
 800cdc8:	e005      	b.n	800cdd6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cdca:	6878      	ldr	r0, [r7, #4]
 800cdcc:	f000 f9ec 	bl	800d1a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cdd0:	6878      	ldr	r0, [r7, #4]
 800cdd2:	f7f6 fe23 	bl	8003a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	2200      	movs	r2, #0
 800cdda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800cddc:	68bb      	ldr	r3, [r7, #8]
 800cdde:	f003 0310 	and.w	r3, r3, #16
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d020      	beq.n	800ce28 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	f003 0310 	and.w	r3, r3, #16
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d01b      	beq.n	800ce28 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	f06f 0210 	mvn.w	r2, #16
 800cdf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	2208      	movs	r2, #8
 800cdfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	69db      	ldr	r3, [r3, #28]
 800ce06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d003      	beq.n	800ce16 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ce0e:	6878      	ldr	r0, [r7, #4]
 800ce10:	f7f6 fdf2 	bl	80039f8 <HAL_TIM_IC_CaptureCallback>
 800ce14:	e005      	b.n	800ce22 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ce16:	6878      	ldr	r0, [r7, #4]
 800ce18:	f000 f9c6 	bl	800d1a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ce1c:	6878      	ldr	r0, [r7, #4]
 800ce1e:	f7f6 fdfd 	bl	8003a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	2200      	movs	r2, #0
 800ce26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ce28:	68bb      	ldr	r3, [r7, #8]
 800ce2a:	f003 0301 	and.w	r3, r3, #1
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d00c      	beq.n	800ce4c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	f003 0301 	and.w	r3, r3, #1
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d007      	beq.n	800ce4c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	f06f 0201 	mvn.w	r2, #1
 800ce44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ce46:	6878      	ldr	r0, [r7, #4]
 800ce48:	f7f6 fe0e 	bl	8003a68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ce4c:	68bb      	ldr	r3, [r7, #8]
 800ce4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d104      	bne.n	800ce60 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800ce56:	68bb      	ldr	r3, [r7, #8]
 800ce58:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d00c      	beq.n	800ce7a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d007      	beq.n	800ce7a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 800ce72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ce74:	6878      	ldr	r0, [r7, #4]
 800ce76:	f000 ff83 	bl	800dd80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ce7a:	68bb      	ldr	r3, [r7, #8]
 800ce7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d00c      	beq.n	800ce9e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d007      	beq.n	800ce9e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800ce96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ce98:	6878      	ldr	r0, [r7, #4]
 800ce9a:	f000 ff7b 	bl	800dd94 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ce9e:	68bb      	ldr	r3, [r7, #8]
 800cea0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d00c      	beq.n	800cec2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d007      	beq.n	800cec2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ceba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800cebc:	6878      	ldr	r0, [r7, #4]
 800cebe:	f000 f97d 	bl	800d1bc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800cec2:	68bb      	ldr	r3, [r7, #8]
 800cec4:	f003 0320 	and.w	r3, r3, #32
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d00c      	beq.n	800cee6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	f003 0320 	and.w	r3, r3, #32
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d007      	beq.n	800cee6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	f06f 0220 	mvn.w	r2, #32
 800cede:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800cee0:	6878      	ldr	r0, [r7, #4]
 800cee2:	f000 ff43 	bl	800dd6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800cee6:	68bb      	ldr	r3, [r7, #8]
 800cee8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	d00c      	beq.n	800cf0a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d007      	beq.n	800cf0a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800cf02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800cf04:	6878      	ldr	r0, [r7, #4]
 800cf06:	f000 ff4f 	bl	800dda8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800cf0a:	68bb      	ldr	r3, [r7, #8]
 800cf0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d00c      	beq.n	800cf2e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800cf14:	68fb      	ldr	r3, [r7, #12]
 800cf16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d007      	beq.n	800cf2e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800cf26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800cf28:	6878      	ldr	r0, [r7, #4]
 800cf2a:	f000 ff47 	bl	800ddbc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800cf2e:	68bb      	ldr	r3, [r7, #8]
 800cf30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d00c      	beq.n	800cf52 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d007      	beq.n	800cf52 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800cf4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800cf4c:	6878      	ldr	r0, [r7, #4]
 800cf4e:	f000 ff3f 	bl	800ddd0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800cf52:	68bb      	ldr	r3, [r7, #8]
 800cf54:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d00c      	beq.n	800cf76 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d007      	beq.n	800cf76 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800cf6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800cf70:	6878      	ldr	r0, [r7, #4]
 800cf72:	f000 ff37 	bl	800dde4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800cf76:	bf00      	nop
 800cf78:	3710      	adds	r7, #16
 800cf7a:	46bd      	mov	sp, r7
 800cf7c:	bd80      	pop	{r7, pc}
	...

0800cf80 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800cf80:	b580      	push	{r7, lr}
 800cf82:	b086      	sub	sp, #24
 800cf84:	af00      	add	r7, sp, #0
 800cf86:	60f8      	str	r0, [r7, #12]
 800cf88:	60b9      	str	r1, [r7, #8]
 800cf8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cf8c:	2300      	movs	r3, #0
 800cf8e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cf96:	2b01      	cmp	r3, #1
 800cf98:	d101      	bne.n	800cf9e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800cf9a:	2302      	movs	r3, #2
 800cf9c:	e0ff      	b.n	800d19e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800cf9e:	68fb      	ldr	r3, [r7, #12]
 800cfa0:	2201      	movs	r2, #1
 800cfa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	2b14      	cmp	r3, #20
 800cfaa:	f200 80f0 	bhi.w	800d18e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800cfae:	a201      	add	r2, pc, #4	; (adr r2, 800cfb4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800cfb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfb4:	0800d009 	.word	0x0800d009
 800cfb8:	0800d18f 	.word	0x0800d18f
 800cfbc:	0800d18f 	.word	0x0800d18f
 800cfc0:	0800d18f 	.word	0x0800d18f
 800cfc4:	0800d049 	.word	0x0800d049
 800cfc8:	0800d18f 	.word	0x0800d18f
 800cfcc:	0800d18f 	.word	0x0800d18f
 800cfd0:	0800d18f 	.word	0x0800d18f
 800cfd4:	0800d08b 	.word	0x0800d08b
 800cfd8:	0800d18f 	.word	0x0800d18f
 800cfdc:	0800d18f 	.word	0x0800d18f
 800cfe0:	0800d18f 	.word	0x0800d18f
 800cfe4:	0800d0cb 	.word	0x0800d0cb
 800cfe8:	0800d18f 	.word	0x0800d18f
 800cfec:	0800d18f 	.word	0x0800d18f
 800cff0:	0800d18f 	.word	0x0800d18f
 800cff4:	0800d10d 	.word	0x0800d10d
 800cff8:	0800d18f 	.word	0x0800d18f
 800cffc:	0800d18f 	.word	0x0800d18f
 800d000:	0800d18f 	.word	0x0800d18f
 800d004:	0800d14d 	.word	0x0800d14d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	68b9      	ldr	r1, [r7, #8]
 800d00e:	4618      	mov	r0, r3
 800d010:	f000 f97a 	bl	800d308 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	699a      	ldr	r2, [r3, #24]
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	f042 0208 	orr.w	r2, r2, #8
 800d022:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	699a      	ldr	r2, [r3, #24]
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	f022 0204 	bic.w	r2, r2, #4
 800d032:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	6999      	ldr	r1, [r3, #24]
 800d03a:	68bb      	ldr	r3, [r7, #8]
 800d03c:	691a      	ldr	r2, [r3, #16]
 800d03e:	68fb      	ldr	r3, [r7, #12]
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	430a      	orrs	r2, r1
 800d044:	619a      	str	r2, [r3, #24]
      break;
 800d046:	e0a5      	b.n	800d194 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	68b9      	ldr	r1, [r7, #8]
 800d04e:	4618      	mov	r0, r3
 800d050:	f000 f9ea 	bl	800d428 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	699a      	ldr	r2, [r3, #24]
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d062:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	699a      	ldr	r2, [r3, #24]
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d072:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	6999      	ldr	r1, [r3, #24]
 800d07a:	68bb      	ldr	r3, [r7, #8]
 800d07c:	691b      	ldr	r3, [r3, #16]
 800d07e:	021a      	lsls	r2, r3, #8
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	430a      	orrs	r2, r1
 800d086:	619a      	str	r2, [r3, #24]
      break;
 800d088:	e084      	b.n	800d194 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	68b9      	ldr	r1, [r7, #8]
 800d090:	4618      	mov	r0, r3
 800d092:	f000 fa53 	bl	800d53c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	69da      	ldr	r2, [r3, #28]
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	f042 0208 	orr.w	r2, r2, #8
 800d0a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	681b      	ldr	r3, [r3, #0]
 800d0aa:	69da      	ldr	r2, [r3, #28]
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	f022 0204 	bic.w	r2, r2, #4
 800d0b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	69d9      	ldr	r1, [r3, #28]
 800d0bc:	68bb      	ldr	r3, [r7, #8]
 800d0be:	691a      	ldr	r2, [r3, #16]
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	430a      	orrs	r2, r1
 800d0c6:	61da      	str	r2, [r3, #28]
      break;
 800d0c8:	e064      	b.n	800d194 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	68b9      	ldr	r1, [r7, #8]
 800d0d0:	4618      	mov	r0, r3
 800d0d2:	f000 fabb 	bl	800d64c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	69da      	ldr	r2, [r3, #28]
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d0e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	69da      	ldr	r2, [r3, #28]
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d0f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	69d9      	ldr	r1, [r3, #28]
 800d0fc:	68bb      	ldr	r3, [r7, #8]
 800d0fe:	691b      	ldr	r3, [r3, #16]
 800d100:	021a      	lsls	r2, r3, #8
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	430a      	orrs	r2, r1
 800d108:	61da      	str	r2, [r3, #28]
      break;
 800d10a:	e043      	b.n	800d194 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	68b9      	ldr	r1, [r7, #8]
 800d112:	4618      	mov	r0, r3
 800d114:	f000 fb24 	bl	800d760 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	f042 0208 	orr.w	r2, r2, #8
 800d126:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	f022 0204 	bic.w	r2, r2, #4
 800d136:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800d13e:	68bb      	ldr	r3, [r7, #8]
 800d140:	691a      	ldr	r2, [r3, #16]
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	430a      	orrs	r2, r1
 800d148:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800d14a:	e023      	b.n	800d194 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	68b9      	ldr	r1, [r7, #8]
 800d152:	4618      	mov	r0, r3
 800d154:	f000 fb68 	bl	800d828 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d166:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	681b      	ldr	r3, [r3, #0]
 800d172:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d176:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800d17e:	68bb      	ldr	r3, [r7, #8]
 800d180:	691b      	ldr	r3, [r3, #16]
 800d182:	021a      	lsls	r2, r3, #8
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	430a      	orrs	r2, r1
 800d18a:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800d18c:	e002      	b.n	800d194 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800d18e:	2301      	movs	r3, #1
 800d190:	75fb      	strb	r3, [r7, #23]
      break;
 800d192:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	2200      	movs	r2, #0
 800d198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800d19c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d19e:	4618      	mov	r0, r3
 800d1a0:	3718      	adds	r7, #24
 800d1a2:	46bd      	mov	sp, r7
 800d1a4:	bd80      	pop	{r7, pc}
 800d1a6:	bf00      	nop

0800d1a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d1a8:	b480      	push	{r7}
 800d1aa:	b083      	sub	sp, #12
 800d1ac:	af00      	add	r7, sp, #0
 800d1ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d1b0:	bf00      	nop
 800d1b2:	370c      	adds	r7, #12
 800d1b4:	46bd      	mov	sp, r7
 800d1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ba:	4770      	bx	lr

0800d1bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d1bc:	b480      	push	{r7}
 800d1be:	b083      	sub	sp, #12
 800d1c0:	af00      	add	r7, sp, #0
 800d1c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d1c4:	bf00      	nop
 800d1c6:	370c      	adds	r7, #12
 800d1c8:	46bd      	mov	sp, r7
 800d1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ce:	4770      	bx	lr

0800d1d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d1d0:	b480      	push	{r7}
 800d1d2:	b085      	sub	sp, #20
 800d1d4:	af00      	add	r7, sp, #0
 800d1d6:	6078      	str	r0, [r7, #4]
 800d1d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	4a42      	ldr	r2, [pc, #264]	; (800d2ec <TIM_Base_SetConfig+0x11c>)
 800d1e4:	4293      	cmp	r3, r2
 800d1e6:	d00f      	beq.n	800d208 <TIM_Base_SetConfig+0x38>
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d1ee:	d00b      	beq.n	800d208 <TIM_Base_SetConfig+0x38>
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	4a3f      	ldr	r2, [pc, #252]	; (800d2f0 <TIM_Base_SetConfig+0x120>)
 800d1f4:	4293      	cmp	r3, r2
 800d1f6:	d007      	beq.n	800d208 <TIM_Base_SetConfig+0x38>
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	4a3e      	ldr	r2, [pc, #248]	; (800d2f4 <TIM_Base_SetConfig+0x124>)
 800d1fc:	4293      	cmp	r3, r2
 800d1fe:	d003      	beq.n	800d208 <TIM_Base_SetConfig+0x38>
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	4a3d      	ldr	r2, [pc, #244]	; (800d2f8 <TIM_Base_SetConfig+0x128>)
 800d204:	4293      	cmp	r3, r2
 800d206:	d108      	bne.n	800d21a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d20e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d210:	683b      	ldr	r3, [r7, #0]
 800d212:	685b      	ldr	r3, [r3, #4]
 800d214:	68fa      	ldr	r2, [r7, #12]
 800d216:	4313      	orrs	r3, r2
 800d218:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	4a33      	ldr	r2, [pc, #204]	; (800d2ec <TIM_Base_SetConfig+0x11c>)
 800d21e:	4293      	cmp	r3, r2
 800d220:	d01b      	beq.n	800d25a <TIM_Base_SetConfig+0x8a>
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d228:	d017      	beq.n	800d25a <TIM_Base_SetConfig+0x8a>
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	4a30      	ldr	r2, [pc, #192]	; (800d2f0 <TIM_Base_SetConfig+0x120>)
 800d22e:	4293      	cmp	r3, r2
 800d230:	d013      	beq.n	800d25a <TIM_Base_SetConfig+0x8a>
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	4a2f      	ldr	r2, [pc, #188]	; (800d2f4 <TIM_Base_SetConfig+0x124>)
 800d236:	4293      	cmp	r3, r2
 800d238:	d00f      	beq.n	800d25a <TIM_Base_SetConfig+0x8a>
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	4a2e      	ldr	r2, [pc, #184]	; (800d2f8 <TIM_Base_SetConfig+0x128>)
 800d23e:	4293      	cmp	r3, r2
 800d240:	d00b      	beq.n	800d25a <TIM_Base_SetConfig+0x8a>
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	4a2d      	ldr	r2, [pc, #180]	; (800d2fc <TIM_Base_SetConfig+0x12c>)
 800d246:	4293      	cmp	r3, r2
 800d248:	d007      	beq.n	800d25a <TIM_Base_SetConfig+0x8a>
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	4a2c      	ldr	r2, [pc, #176]	; (800d300 <TIM_Base_SetConfig+0x130>)
 800d24e:	4293      	cmp	r3, r2
 800d250:	d003      	beq.n	800d25a <TIM_Base_SetConfig+0x8a>
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	4a2b      	ldr	r2, [pc, #172]	; (800d304 <TIM_Base_SetConfig+0x134>)
 800d256:	4293      	cmp	r3, r2
 800d258:	d108      	bne.n	800d26c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d260:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d262:	683b      	ldr	r3, [r7, #0]
 800d264:	68db      	ldr	r3, [r3, #12]
 800d266:	68fa      	ldr	r2, [r7, #12]
 800d268:	4313      	orrs	r3, r2
 800d26a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d272:	683b      	ldr	r3, [r7, #0]
 800d274:	695b      	ldr	r3, [r3, #20]
 800d276:	4313      	orrs	r3, r2
 800d278:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	68fa      	ldr	r2, [r7, #12]
 800d27e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d280:	683b      	ldr	r3, [r7, #0]
 800d282:	689a      	ldr	r2, [r3, #8]
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d288:	683b      	ldr	r3, [r7, #0]
 800d28a:	681a      	ldr	r2, [r3, #0]
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	4a16      	ldr	r2, [pc, #88]	; (800d2ec <TIM_Base_SetConfig+0x11c>)
 800d294:	4293      	cmp	r3, r2
 800d296:	d00f      	beq.n	800d2b8 <TIM_Base_SetConfig+0xe8>
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	4a17      	ldr	r2, [pc, #92]	; (800d2f8 <TIM_Base_SetConfig+0x128>)
 800d29c:	4293      	cmp	r3, r2
 800d29e:	d00b      	beq.n	800d2b8 <TIM_Base_SetConfig+0xe8>
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	4a16      	ldr	r2, [pc, #88]	; (800d2fc <TIM_Base_SetConfig+0x12c>)
 800d2a4:	4293      	cmp	r3, r2
 800d2a6:	d007      	beq.n	800d2b8 <TIM_Base_SetConfig+0xe8>
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	4a15      	ldr	r2, [pc, #84]	; (800d300 <TIM_Base_SetConfig+0x130>)
 800d2ac:	4293      	cmp	r3, r2
 800d2ae:	d003      	beq.n	800d2b8 <TIM_Base_SetConfig+0xe8>
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	4a14      	ldr	r2, [pc, #80]	; (800d304 <TIM_Base_SetConfig+0x134>)
 800d2b4:	4293      	cmp	r3, r2
 800d2b6:	d103      	bne.n	800d2c0 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d2b8:	683b      	ldr	r3, [r7, #0]
 800d2ba:	691a      	ldr	r2, [r3, #16]
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	2201      	movs	r2, #1
 800d2c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	691b      	ldr	r3, [r3, #16]
 800d2ca:	f003 0301 	and.w	r3, r3, #1
 800d2ce:	2b01      	cmp	r3, #1
 800d2d0:	d105      	bne.n	800d2de <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	691b      	ldr	r3, [r3, #16]
 800d2d6:	f023 0201 	bic.w	r2, r3, #1
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	611a      	str	r2, [r3, #16]
  }
}
 800d2de:	bf00      	nop
 800d2e0:	3714      	adds	r7, #20
 800d2e2:	46bd      	mov	sp, r7
 800d2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2e8:	4770      	bx	lr
 800d2ea:	bf00      	nop
 800d2ec:	40012c00 	.word	0x40012c00
 800d2f0:	40000400 	.word	0x40000400
 800d2f4:	40000800 	.word	0x40000800
 800d2f8:	40013400 	.word	0x40013400
 800d2fc:	40014000 	.word	0x40014000
 800d300:	40014400 	.word	0x40014400
 800d304:	40014800 	.word	0x40014800

0800d308 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d308:	b480      	push	{r7}
 800d30a:	b087      	sub	sp, #28
 800d30c:	af00      	add	r7, sp, #0
 800d30e:	6078      	str	r0, [r7, #4]
 800d310:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	6a1b      	ldr	r3, [r3, #32]
 800d316:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	6a1b      	ldr	r3, [r3, #32]
 800d31c:	f023 0201 	bic.w	r2, r3, #1
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	685b      	ldr	r3, [r3, #4]
 800d328:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	699b      	ldr	r3, [r3, #24]
 800d32e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d336:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d33a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	f023 0303 	bic.w	r3, r3, #3
 800d342:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d344:	683b      	ldr	r3, [r7, #0]
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	68fa      	ldr	r2, [r7, #12]
 800d34a:	4313      	orrs	r3, r2
 800d34c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d34e:	697b      	ldr	r3, [r7, #20]
 800d350:	f023 0302 	bic.w	r3, r3, #2
 800d354:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d356:	683b      	ldr	r3, [r7, #0]
 800d358:	689b      	ldr	r3, [r3, #8]
 800d35a:	697a      	ldr	r2, [r7, #20]
 800d35c:	4313      	orrs	r3, r2
 800d35e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	4a2c      	ldr	r2, [pc, #176]	; (800d414 <TIM_OC1_SetConfig+0x10c>)
 800d364:	4293      	cmp	r3, r2
 800d366:	d00f      	beq.n	800d388 <TIM_OC1_SetConfig+0x80>
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	4a2b      	ldr	r2, [pc, #172]	; (800d418 <TIM_OC1_SetConfig+0x110>)
 800d36c:	4293      	cmp	r3, r2
 800d36e:	d00b      	beq.n	800d388 <TIM_OC1_SetConfig+0x80>
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	4a2a      	ldr	r2, [pc, #168]	; (800d41c <TIM_OC1_SetConfig+0x114>)
 800d374:	4293      	cmp	r3, r2
 800d376:	d007      	beq.n	800d388 <TIM_OC1_SetConfig+0x80>
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	4a29      	ldr	r2, [pc, #164]	; (800d420 <TIM_OC1_SetConfig+0x118>)
 800d37c:	4293      	cmp	r3, r2
 800d37e:	d003      	beq.n	800d388 <TIM_OC1_SetConfig+0x80>
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	4a28      	ldr	r2, [pc, #160]	; (800d424 <TIM_OC1_SetConfig+0x11c>)
 800d384:	4293      	cmp	r3, r2
 800d386:	d10c      	bne.n	800d3a2 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d388:	697b      	ldr	r3, [r7, #20]
 800d38a:	f023 0308 	bic.w	r3, r3, #8
 800d38e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d390:	683b      	ldr	r3, [r7, #0]
 800d392:	68db      	ldr	r3, [r3, #12]
 800d394:	697a      	ldr	r2, [r7, #20]
 800d396:	4313      	orrs	r3, r2
 800d398:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d39a:	697b      	ldr	r3, [r7, #20]
 800d39c:	f023 0304 	bic.w	r3, r3, #4
 800d3a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	4a1b      	ldr	r2, [pc, #108]	; (800d414 <TIM_OC1_SetConfig+0x10c>)
 800d3a6:	4293      	cmp	r3, r2
 800d3a8:	d00f      	beq.n	800d3ca <TIM_OC1_SetConfig+0xc2>
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	4a1a      	ldr	r2, [pc, #104]	; (800d418 <TIM_OC1_SetConfig+0x110>)
 800d3ae:	4293      	cmp	r3, r2
 800d3b0:	d00b      	beq.n	800d3ca <TIM_OC1_SetConfig+0xc2>
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	4a19      	ldr	r2, [pc, #100]	; (800d41c <TIM_OC1_SetConfig+0x114>)
 800d3b6:	4293      	cmp	r3, r2
 800d3b8:	d007      	beq.n	800d3ca <TIM_OC1_SetConfig+0xc2>
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	4a18      	ldr	r2, [pc, #96]	; (800d420 <TIM_OC1_SetConfig+0x118>)
 800d3be:	4293      	cmp	r3, r2
 800d3c0:	d003      	beq.n	800d3ca <TIM_OC1_SetConfig+0xc2>
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	4a17      	ldr	r2, [pc, #92]	; (800d424 <TIM_OC1_SetConfig+0x11c>)
 800d3c6:	4293      	cmp	r3, r2
 800d3c8:	d111      	bne.n	800d3ee <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d3ca:	693b      	ldr	r3, [r7, #16]
 800d3cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d3d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d3d2:	693b      	ldr	r3, [r7, #16]
 800d3d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d3d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d3da:	683b      	ldr	r3, [r7, #0]
 800d3dc:	695b      	ldr	r3, [r3, #20]
 800d3de:	693a      	ldr	r2, [r7, #16]
 800d3e0:	4313      	orrs	r3, r2
 800d3e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d3e4:	683b      	ldr	r3, [r7, #0]
 800d3e6:	699b      	ldr	r3, [r3, #24]
 800d3e8:	693a      	ldr	r2, [r7, #16]
 800d3ea:	4313      	orrs	r3, r2
 800d3ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	693a      	ldr	r2, [r7, #16]
 800d3f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	68fa      	ldr	r2, [r7, #12]
 800d3f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d3fa:	683b      	ldr	r3, [r7, #0]
 800d3fc:	685a      	ldr	r2, [r3, #4]
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	697a      	ldr	r2, [r7, #20]
 800d406:	621a      	str	r2, [r3, #32]
}
 800d408:	bf00      	nop
 800d40a:	371c      	adds	r7, #28
 800d40c:	46bd      	mov	sp, r7
 800d40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d412:	4770      	bx	lr
 800d414:	40012c00 	.word	0x40012c00
 800d418:	40013400 	.word	0x40013400
 800d41c:	40014000 	.word	0x40014000
 800d420:	40014400 	.word	0x40014400
 800d424:	40014800 	.word	0x40014800

0800d428 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d428:	b480      	push	{r7}
 800d42a:	b087      	sub	sp, #28
 800d42c:	af00      	add	r7, sp, #0
 800d42e:	6078      	str	r0, [r7, #4]
 800d430:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	6a1b      	ldr	r3, [r3, #32]
 800d436:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	6a1b      	ldr	r3, [r3, #32]
 800d43c:	f023 0210 	bic.w	r2, r3, #16
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	685b      	ldr	r3, [r3, #4]
 800d448:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	699b      	ldr	r3, [r3, #24]
 800d44e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d456:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d45a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d462:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d464:	683b      	ldr	r3, [r7, #0]
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	021b      	lsls	r3, r3, #8
 800d46a:	68fa      	ldr	r2, [r7, #12]
 800d46c:	4313      	orrs	r3, r2
 800d46e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d470:	697b      	ldr	r3, [r7, #20]
 800d472:	f023 0320 	bic.w	r3, r3, #32
 800d476:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d478:	683b      	ldr	r3, [r7, #0]
 800d47a:	689b      	ldr	r3, [r3, #8]
 800d47c:	011b      	lsls	r3, r3, #4
 800d47e:	697a      	ldr	r2, [r7, #20]
 800d480:	4313      	orrs	r3, r2
 800d482:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	4a28      	ldr	r2, [pc, #160]	; (800d528 <TIM_OC2_SetConfig+0x100>)
 800d488:	4293      	cmp	r3, r2
 800d48a:	d003      	beq.n	800d494 <TIM_OC2_SetConfig+0x6c>
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	4a27      	ldr	r2, [pc, #156]	; (800d52c <TIM_OC2_SetConfig+0x104>)
 800d490:	4293      	cmp	r3, r2
 800d492:	d10d      	bne.n	800d4b0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d494:	697b      	ldr	r3, [r7, #20]
 800d496:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d49a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d49c:	683b      	ldr	r3, [r7, #0]
 800d49e:	68db      	ldr	r3, [r3, #12]
 800d4a0:	011b      	lsls	r3, r3, #4
 800d4a2:	697a      	ldr	r2, [r7, #20]
 800d4a4:	4313      	orrs	r3, r2
 800d4a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d4a8:	697b      	ldr	r3, [r7, #20]
 800d4aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d4ae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	4a1d      	ldr	r2, [pc, #116]	; (800d528 <TIM_OC2_SetConfig+0x100>)
 800d4b4:	4293      	cmp	r3, r2
 800d4b6:	d00f      	beq.n	800d4d8 <TIM_OC2_SetConfig+0xb0>
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	4a1c      	ldr	r2, [pc, #112]	; (800d52c <TIM_OC2_SetConfig+0x104>)
 800d4bc:	4293      	cmp	r3, r2
 800d4be:	d00b      	beq.n	800d4d8 <TIM_OC2_SetConfig+0xb0>
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	4a1b      	ldr	r2, [pc, #108]	; (800d530 <TIM_OC2_SetConfig+0x108>)
 800d4c4:	4293      	cmp	r3, r2
 800d4c6:	d007      	beq.n	800d4d8 <TIM_OC2_SetConfig+0xb0>
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	4a1a      	ldr	r2, [pc, #104]	; (800d534 <TIM_OC2_SetConfig+0x10c>)
 800d4cc:	4293      	cmp	r3, r2
 800d4ce:	d003      	beq.n	800d4d8 <TIM_OC2_SetConfig+0xb0>
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	4a19      	ldr	r2, [pc, #100]	; (800d538 <TIM_OC2_SetConfig+0x110>)
 800d4d4:	4293      	cmp	r3, r2
 800d4d6:	d113      	bne.n	800d500 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d4d8:	693b      	ldr	r3, [r7, #16]
 800d4da:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d4de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d4e0:	693b      	ldr	r3, [r7, #16]
 800d4e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d4e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d4e8:	683b      	ldr	r3, [r7, #0]
 800d4ea:	695b      	ldr	r3, [r3, #20]
 800d4ec:	009b      	lsls	r3, r3, #2
 800d4ee:	693a      	ldr	r2, [r7, #16]
 800d4f0:	4313      	orrs	r3, r2
 800d4f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d4f4:	683b      	ldr	r3, [r7, #0]
 800d4f6:	699b      	ldr	r3, [r3, #24]
 800d4f8:	009b      	lsls	r3, r3, #2
 800d4fa:	693a      	ldr	r2, [r7, #16]
 800d4fc:	4313      	orrs	r3, r2
 800d4fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	693a      	ldr	r2, [r7, #16]
 800d504:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	68fa      	ldr	r2, [r7, #12]
 800d50a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d50c:	683b      	ldr	r3, [r7, #0]
 800d50e:	685a      	ldr	r2, [r3, #4]
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	697a      	ldr	r2, [r7, #20]
 800d518:	621a      	str	r2, [r3, #32]
}
 800d51a:	bf00      	nop
 800d51c:	371c      	adds	r7, #28
 800d51e:	46bd      	mov	sp, r7
 800d520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d524:	4770      	bx	lr
 800d526:	bf00      	nop
 800d528:	40012c00 	.word	0x40012c00
 800d52c:	40013400 	.word	0x40013400
 800d530:	40014000 	.word	0x40014000
 800d534:	40014400 	.word	0x40014400
 800d538:	40014800 	.word	0x40014800

0800d53c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d53c:	b480      	push	{r7}
 800d53e:	b087      	sub	sp, #28
 800d540:	af00      	add	r7, sp, #0
 800d542:	6078      	str	r0, [r7, #4]
 800d544:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	6a1b      	ldr	r3, [r3, #32]
 800d54a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	6a1b      	ldr	r3, [r3, #32]
 800d550:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	685b      	ldr	r3, [r3, #4]
 800d55c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	69db      	ldr	r3, [r3, #28]
 800d562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d56a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d56e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	f023 0303 	bic.w	r3, r3, #3
 800d576:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d578:	683b      	ldr	r3, [r7, #0]
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	68fa      	ldr	r2, [r7, #12]
 800d57e:	4313      	orrs	r3, r2
 800d580:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d582:	697b      	ldr	r3, [r7, #20]
 800d584:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d588:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d58a:	683b      	ldr	r3, [r7, #0]
 800d58c:	689b      	ldr	r3, [r3, #8]
 800d58e:	021b      	lsls	r3, r3, #8
 800d590:	697a      	ldr	r2, [r7, #20]
 800d592:	4313      	orrs	r3, r2
 800d594:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	4a27      	ldr	r2, [pc, #156]	; (800d638 <TIM_OC3_SetConfig+0xfc>)
 800d59a:	4293      	cmp	r3, r2
 800d59c:	d003      	beq.n	800d5a6 <TIM_OC3_SetConfig+0x6a>
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	4a26      	ldr	r2, [pc, #152]	; (800d63c <TIM_OC3_SetConfig+0x100>)
 800d5a2:	4293      	cmp	r3, r2
 800d5a4:	d10d      	bne.n	800d5c2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d5a6:	697b      	ldr	r3, [r7, #20]
 800d5a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d5ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d5ae:	683b      	ldr	r3, [r7, #0]
 800d5b0:	68db      	ldr	r3, [r3, #12]
 800d5b2:	021b      	lsls	r3, r3, #8
 800d5b4:	697a      	ldr	r2, [r7, #20]
 800d5b6:	4313      	orrs	r3, r2
 800d5b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d5ba:	697b      	ldr	r3, [r7, #20]
 800d5bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d5c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	4a1c      	ldr	r2, [pc, #112]	; (800d638 <TIM_OC3_SetConfig+0xfc>)
 800d5c6:	4293      	cmp	r3, r2
 800d5c8:	d00f      	beq.n	800d5ea <TIM_OC3_SetConfig+0xae>
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	4a1b      	ldr	r2, [pc, #108]	; (800d63c <TIM_OC3_SetConfig+0x100>)
 800d5ce:	4293      	cmp	r3, r2
 800d5d0:	d00b      	beq.n	800d5ea <TIM_OC3_SetConfig+0xae>
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	4a1a      	ldr	r2, [pc, #104]	; (800d640 <TIM_OC3_SetConfig+0x104>)
 800d5d6:	4293      	cmp	r3, r2
 800d5d8:	d007      	beq.n	800d5ea <TIM_OC3_SetConfig+0xae>
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	4a19      	ldr	r2, [pc, #100]	; (800d644 <TIM_OC3_SetConfig+0x108>)
 800d5de:	4293      	cmp	r3, r2
 800d5e0:	d003      	beq.n	800d5ea <TIM_OC3_SetConfig+0xae>
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	4a18      	ldr	r2, [pc, #96]	; (800d648 <TIM_OC3_SetConfig+0x10c>)
 800d5e6:	4293      	cmp	r3, r2
 800d5e8:	d113      	bne.n	800d612 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d5ea:	693b      	ldr	r3, [r7, #16]
 800d5ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d5f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d5f2:	693b      	ldr	r3, [r7, #16]
 800d5f4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d5f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d5fa:	683b      	ldr	r3, [r7, #0]
 800d5fc:	695b      	ldr	r3, [r3, #20]
 800d5fe:	011b      	lsls	r3, r3, #4
 800d600:	693a      	ldr	r2, [r7, #16]
 800d602:	4313      	orrs	r3, r2
 800d604:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d606:	683b      	ldr	r3, [r7, #0]
 800d608:	699b      	ldr	r3, [r3, #24]
 800d60a:	011b      	lsls	r3, r3, #4
 800d60c:	693a      	ldr	r2, [r7, #16]
 800d60e:	4313      	orrs	r3, r2
 800d610:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	693a      	ldr	r2, [r7, #16]
 800d616:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	68fa      	ldr	r2, [r7, #12]
 800d61c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d61e:	683b      	ldr	r3, [r7, #0]
 800d620:	685a      	ldr	r2, [r3, #4]
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	697a      	ldr	r2, [r7, #20]
 800d62a:	621a      	str	r2, [r3, #32]
}
 800d62c:	bf00      	nop
 800d62e:	371c      	adds	r7, #28
 800d630:	46bd      	mov	sp, r7
 800d632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d636:	4770      	bx	lr
 800d638:	40012c00 	.word	0x40012c00
 800d63c:	40013400 	.word	0x40013400
 800d640:	40014000 	.word	0x40014000
 800d644:	40014400 	.word	0x40014400
 800d648:	40014800 	.word	0x40014800

0800d64c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d64c:	b480      	push	{r7}
 800d64e:	b087      	sub	sp, #28
 800d650:	af00      	add	r7, sp, #0
 800d652:	6078      	str	r0, [r7, #4]
 800d654:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	6a1b      	ldr	r3, [r3, #32]
 800d65a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	6a1b      	ldr	r3, [r3, #32]
 800d660:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	685b      	ldr	r3, [r3, #4]
 800d66c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	69db      	ldr	r3, [r3, #28]
 800d672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d67a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d67e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d686:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d688:	683b      	ldr	r3, [r7, #0]
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	021b      	lsls	r3, r3, #8
 800d68e:	68fa      	ldr	r2, [r7, #12]
 800d690:	4313      	orrs	r3, r2
 800d692:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d694:	697b      	ldr	r3, [r7, #20]
 800d696:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d69a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d69c:	683b      	ldr	r3, [r7, #0]
 800d69e:	689b      	ldr	r3, [r3, #8]
 800d6a0:	031b      	lsls	r3, r3, #12
 800d6a2:	697a      	ldr	r2, [r7, #20]
 800d6a4:	4313      	orrs	r3, r2
 800d6a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	4a28      	ldr	r2, [pc, #160]	; (800d74c <TIM_OC4_SetConfig+0x100>)
 800d6ac:	4293      	cmp	r3, r2
 800d6ae:	d003      	beq.n	800d6b8 <TIM_OC4_SetConfig+0x6c>
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	4a27      	ldr	r2, [pc, #156]	; (800d750 <TIM_OC4_SetConfig+0x104>)
 800d6b4:	4293      	cmp	r3, r2
 800d6b6:	d10d      	bne.n	800d6d4 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800d6b8:	697b      	ldr	r3, [r7, #20]
 800d6ba:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d6be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800d6c0:	683b      	ldr	r3, [r7, #0]
 800d6c2:	68db      	ldr	r3, [r3, #12]
 800d6c4:	031b      	lsls	r3, r3, #12
 800d6c6:	697a      	ldr	r2, [r7, #20]
 800d6c8:	4313      	orrs	r3, r2
 800d6ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800d6cc:	697b      	ldr	r3, [r7, #20]
 800d6ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d6d2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	4a1d      	ldr	r2, [pc, #116]	; (800d74c <TIM_OC4_SetConfig+0x100>)
 800d6d8:	4293      	cmp	r3, r2
 800d6da:	d00f      	beq.n	800d6fc <TIM_OC4_SetConfig+0xb0>
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	4a1c      	ldr	r2, [pc, #112]	; (800d750 <TIM_OC4_SetConfig+0x104>)
 800d6e0:	4293      	cmp	r3, r2
 800d6e2:	d00b      	beq.n	800d6fc <TIM_OC4_SetConfig+0xb0>
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	4a1b      	ldr	r2, [pc, #108]	; (800d754 <TIM_OC4_SetConfig+0x108>)
 800d6e8:	4293      	cmp	r3, r2
 800d6ea:	d007      	beq.n	800d6fc <TIM_OC4_SetConfig+0xb0>
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	4a1a      	ldr	r2, [pc, #104]	; (800d758 <TIM_OC4_SetConfig+0x10c>)
 800d6f0:	4293      	cmp	r3, r2
 800d6f2:	d003      	beq.n	800d6fc <TIM_OC4_SetConfig+0xb0>
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	4a19      	ldr	r2, [pc, #100]	; (800d75c <TIM_OC4_SetConfig+0x110>)
 800d6f8:	4293      	cmp	r3, r2
 800d6fa:	d113      	bne.n	800d724 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d6fc:	693b      	ldr	r3, [r7, #16]
 800d6fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d702:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800d704:	693b      	ldr	r3, [r7, #16]
 800d706:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d70a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d70c:	683b      	ldr	r3, [r7, #0]
 800d70e:	695b      	ldr	r3, [r3, #20]
 800d710:	019b      	lsls	r3, r3, #6
 800d712:	693a      	ldr	r2, [r7, #16]
 800d714:	4313      	orrs	r3, r2
 800d716:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800d718:	683b      	ldr	r3, [r7, #0]
 800d71a:	699b      	ldr	r3, [r3, #24]
 800d71c:	019b      	lsls	r3, r3, #6
 800d71e:	693a      	ldr	r2, [r7, #16]
 800d720:	4313      	orrs	r3, r2
 800d722:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	693a      	ldr	r2, [r7, #16]
 800d728:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	68fa      	ldr	r2, [r7, #12]
 800d72e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d730:	683b      	ldr	r3, [r7, #0]
 800d732:	685a      	ldr	r2, [r3, #4]
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	697a      	ldr	r2, [r7, #20]
 800d73c:	621a      	str	r2, [r3, #32]
}
 800d73e:	bf00      	nop
 800d740:	371c      	adds	r7, #28
 800d742:	46bd      	mov	sp, r7
 800d744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d748:	4770      	bx	lr
 800d74a:	bf00      	nop
 800d74c:	40012c00 	.word	0x40012c00
 800d750:	40013400 	.word	0x40013400
 800d754:	40014000 	.word	0x40014000
 800d758:	40014400 	.word	0x40014400
 800d75c:	40014800 	.word	0x40014800

0800d760 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d760:	b480      	push	{r7}
 800d762:	b087      	sub	sp, #28
 800d764:	af00      	add	r7, sp, #0
 800d766:	6078      	str	r0, [r7, #4]
 800d768:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	6a1b      	ldr	r3, [r3, #32]
 800d76e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	6a1b      	ldr	r3, [r3, #32]
 800d774:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	685b      	ldr	r3, [r3, #4]
 800d780:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d786:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d78e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d792:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d794:	683b      	ldr	r3, [r7, #0]
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	68fa      	ldr	r2, [r7, #12]
 800d79a:	4313      	orrs	r3, r2
 800d79c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800d79e:	693b      	ldr	r3, [r7, #16]
 800d7a0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800d7a4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d7a6:	683b      	ldr	r3, [r7, #0]
 800d7a8:	689b      	ldr	r3, [r3, #8]
 800d7aa:	041b      	lsls	r3, r3, #16
 800d7ac:	693a      	ldr	r2, [r7, #16]
 800d7ae:	4313      	orrs	r3, r2
 800d7b0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	4a17      	ldr	r2, [pc, #92]	; (800d814 <TIM_OC5_SetConfig+0xb4>)
 800d7b6:	4293      	cmp	r3, r2
 800d7b8:	d00f      	beq.n	800d7da <TIM_OC5_SetConfig+0x7a>
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	4a16      	ldr	r2, [pc, #88]	; (800d818 <TIM_OC5_SetConfig+0xb8>)
 800d7be:	4293      	cmp	r3, r2
 800d7c0:	d00b      	beq.n	800d7da <TIM_OC5_SetConfig+0x7a>
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	4a15      	ldr	r2, [pc, #84]	; (800d81c <TIM_OC5_SetConfig+0xbc>)
 800d7c6:	4293      	cmp	r3, r2
 800d7c8:	d007      	beq.n	800d7da <TIM_OC5_SetConfig+0x7a>
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	4a14      	ldr	r2, [pc, #80]	; (800d820 <TIM_OC5_SetConfig+0xc0>)
 800d7ce:	4293      	cmp	r3, r2
 800d7d0:	d003      	beq.n	800d7da <TIM_OC5_SetConfig+0x7a>
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	4a13      	ldr	r2, [pc, #76]	; (800d824 <TIM_OC5_SetConfig+0xc4>)
 800d7d6:	4293      	cmp	r3, r2
 800d7d8:	d109      	bne.n	800d7ee <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d7da:	697b      	ldr	r3, [r7, #20]
 800d7dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d7e0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d7e2:	683b      	ldr	r3, [r7, #0]
 800d7e4:	695b      	ldr	r3, [r3, #20]
 800d7e6:	021b      	lsls	r3, r3, #8
 800d7e8:	697a      	ldr	r2, [r7, #20]
 800d7ea:	4313      	orrs	r3, r2
 800d7ec:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	697a      	ldr	r2, [r7, #20]
 800d7f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	68fa      	ldr	r2, [r7, #12]
 800d7f8:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d7fa:	683b      	ldr	r3, [r7, #0]
 800d7fc:	685a      	ldr	r2, [r3, #4]
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	693a      	ldr	r2, [r7, #16]
 800d806:	621a      	str	r2, [r3, #32]
}
 800d808:	bf00      	nop
 800d80a:	371c      	adds	r7, #28
 800d80c:	46bd      	mov	sp, r7
 800d80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d812:	4770      	bx	lr
 800d814:	40012c00 	.word	0x40012c00
 800d818:	40013400 	.word	0x40013400
 800d81c:	40014000 	.word	0x40014000
 800d820:	40014400 	.word	0x40014400
 800d824:	40014800 	.word	0x40014800

0800d828 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d828:	b480      	push	{r7}
 800d82a:	b087      	sub	sp, #28
 800d82c:	af00      	add	r7, sp, #0
 800d82e:	6078      	str	r0, [r7, #4]
 800d830:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	6a1b      	ldr	r3, [r3, #32]
 800d836:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	6a1b      	ldr	r3, [r3, #32]
 800d83c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	685b      	ldr	r3, [r3, #4]
 800d848:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d84e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d856:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d85a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d85c:	683b      	ldr	r3, [r7, #0]
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	021b      	lsls	r3, r3, #8
 800d862:	68fa      	ldr	r2, [r7, #12]
 800d864:	4313      	orrs	r3, r2
 800d866:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d868:	693b      	ldr	r3, [r7, #16]
 800d86a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d86e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d870:	683b      	ldr	r3, [r7, #0]
 800d872:	689b      	ldr	r3, [r3, #8]
 800d874:	051b      	lsls	r3, r3, #20
 800d876:	693a      	ldr	r2, [r7, #16]
 800d878:	4313      	orrs	r3, r2
 800d87a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	4a18      	ldr	r2, [pc, #96]	; (800d8e0 <TIM_OC6_SetConfig+0xb8>)
 800d880:	4293      	cmp	r3, r2
 800d882:	d00f      	beq.n	800d8a4 <TIM_OC6_SetConfig+0x7c>
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	4a17      	ldr	r2, [pc, #92]	; (800d8e4 <TIM_OC6_SetConfig+0xbc>)
 800d888:	4293      	cmp	r3, r2
 800d88a:	d00b      	beq.n	800d8a4 <TIM_OC6_SetConfig+0x7c>
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	4a16      	ldr	r2, [pc, #88]	; (800d8e8 <TIM_OC6_SetConfig+0xc0>)
 800d890:	4293      	cmp	r3, r2
 800d892:	d007      	beq.n	800d8a4 <TIM_OC6_SetConfig+0x7c>
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	4a15      	ldr	r2, [pc, #84]	; (800d8ec <TIM_OC6_SetConfig+0xc4>)
 800d898:	4293      	cmp	r3, r2
 800d89a:	d003      	beq.n	800d8a4 <TIM_OC6_SetConfig+0x7c>
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	4a14      	ldr	r2, [pc, #80]	; (800d8f0 <TIM_OC6_SetConfig+0xc8>)
 800d8a0:	4293      	cmp	r3, r2
 800d8a2:	d109      	bne.n	800d8b8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d8a4:	697b      	ldr	r3, [r7, #20]
 800d8a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d8aa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d8ac:	683b      	ldr	r3, [r7, #0]
 800d8ae:	695b      	ldr	r3, [r3, #20]
 800d8b0:	029b      	lsls	r3, r3, #10
 800d8b2:	697a      	ldr	r2, [r7, #20]
 800d8b4:	4313      	orrs	r3, r2
 800d8b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	697a      	ldr	r2, [r7, #20]
 800d8bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	68fa      	ldr	r2, [r7, #12]
 800d8c2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d8c4:	683b      	ldr	r3, [r7, #0]
 800d8c6:	685a      	ldr	r2, [r3, #4]
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	693a      	ldr	r2, [r7, #16]
 800d8d0:	621a      	str	r2, [r3, #32]
}
 800d8d2:	bf00      	nop
 800d8d4:	371c      	adds	r7, #28
 800d8d6:	46bd      	mov	sp, r7
 800d8d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8dc:	4770      	bx	lr
 800d8de:	bf00      	nop
 800d8e0:	40012c00 	.word	0x40012c00
 800d8e4:	40013400 	.word	0x40013400
 800d8e8:	40014000 	.word	0x40014000
 800d8ec:	40014400 	.word	0x40014400
 800d8f0:	40014800 	.word	0x40014800

0800d8f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d8f4:	b480      	push	{r7}
 800d8f6:	b087      	sub	sp, #28
 800d8f8:	af00      	add	r7, sp, #0
 800d8fa:	60f8      	str	r0, [r7, #12]
 800d8fc:	60b9      	str	r1, [r7, #8]
 800d8fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d900:	68bb      	ldr	r3, [r7, #8]
 800d902:	f003 031f 	and.w	r3, r3, #31
 800d906:	2201      	movs	r2, #1
 800d908:	fa02 f303 	lsl.w	r3, r2, r3
 800d90c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	6a1a      	ldr	r2, [r3, #32]
 800d912:	697b      	ldr	r3, [r7, #20]
 800d914:	43db      	mvns	r3, r3
 800d916:	401a      	ands	r2, r3
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	6a1a      	ldr	r2, [r3, #32]
 800d920:	68bb      	ldr	r3, [r7, #8]
 800d922:	f003 031f 	and.w	r3, r3, #31
 800d926:	6879      	ldr	r1, [r7, #4]
 800d928:	fa01 f303 	lsl.w	r3, r1, r3
 800d92c:	431a      	orrs	r2, r3
 800d92e:	68fb      	ldr	r3, [r7, #12]
 800d930:	621a      	str	r2, [r3, #32]
}
 800d932:	bf00      	nop
 800d934:	371c      	adds	r7, #28
 800d936:	46bd      	mov	sp, r7
 800d938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d93c:	4770      	bx	lr
	...

0800d940 <HAL_TIMEx_PWMN_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d940:	b580      	push	{r7, lr}
 800d942:	b084      	sub	sp, #16
 800d944:	af00      	add	r7, sp, #0
 800d946:	6078      	str	r0, [r7, #4]
 800d948:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d94a:	2300      	movs	r3, #0
 800d94c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d94e:	683b      	ldr	r3, [r7, #0]
 800d950:	2b00      	cmp	r3, #0
 800d952:	d109      	bne.n	800d968 <HAL_TIMEx_PWMN_Start_IT+0x28>
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d95a:	b2db      	uxtb	r3, r3
 800d95c:	2b01      	cmp	r3, #1
 800d95e:	bf14      	ite	ne
 800d960:	2301      	movne	r3, #1
 800d962:	2300      	moveq	r3, #0
 800d964:	b2db      	uxtb	r3, r3
 800d966:	e022      	b.n	800d9ae <HAL_TIMEx_PWMN_Start_IT+0x6e>
 800d968:	683b      	ldr	r3, [r7, #0]
 800d96a:	2b04      	cmp	r3, #4
 800d96c:	d109      	bne.n	800d982 <HAL_TIMEx_PWMN_Start_IT+0x42>
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d974:	b2db      	uxtb	r3, r3
 800d976:	2b01      	cmp	r3, #1
 800d978:	bf14      	ite	ne
 800d97a:	2301      	movne	r3, #1
 800d97c:	2300      	moveq	r3, #0
 800d97e:	b2db      	uxtb	r3, r3
 800d980:	e015      	b.n	800d9ae <HAL_TIMEx_PWMN_Start_IT+0x6e>
 800d982:	683b      	ldr	r3, [r7, #0]
 800d984:	2b08      	cmp	r3, #8
 800d986:	d109      	bne.n	800d99c <HAL_TIMEx_PWMN_Start_IT+0x5c>
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800d98e:	b2db      	uxtb	r3, r3
 800d990:	2b01      	cmp	r3, #1
 800d992:	bf14      	ite	ne
 800d994:	2301      	movne	r3, #1
 800d996:	2300      	moveq	r3, #0
 800d998:	b2db      	uxtb	r3, r3
 800d99a:	e008      	b.n	800d9ae <HAL_TIMEx_PWMN_Start_IT+0x6e>
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800d9a2:	b2db      	uxtb	r3, r3
 800d9a4:	2b01      	cmp	r3, #1
 800d9a6:	bf14      	ite	ne
 800d9a8:	2301      	movne	r3, #1
 800d9aa:	2300      	moveq	r3, #0
 800d9ac:	b2db      	uxtb	r3, r3
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d001      	beq.n	800d9b6 <HAL_TIMEx_PWMN_Start_IT+0x76>
  {
    return HAL_ERROR;
 800d9b2:	2301      	movs	r3, #1
 800d9b4:	e0bc      	b.n	800db30 <HAL_TIMEx_PWMN_Start_IT+0x1f0>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d9b6:	683b      	ldr	r3, [r7, #0]
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	d104      	bne.n	800d9c6 <HAL_TIMEx_PWMN_Start_IT+0x86>
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	2202      	movs	r2, #2
 800d9c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d9c4:	e013      	b.n	800d9ee <HAL_TIMEx_PWMN_Start_IT+0xae>
 800d9c6:	683b      	ldr	r3, [r7, #0]
 800d9c8:	2b04      	cmp	r3, #4
 800d9ca:	d104      	bne.n	800d9d6 <HAL_TIMEx_PWMN_Start_IT+0x96>
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	2202      	movs	r2, #2
 800d9d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d9d4:	e00b      	b.n	800d9ee <HAL_TIMEx_PWMN_Start_IT+0xae>
 800d9d6:	683b      	ldr	r3, [r7, #0]
 800d9d8:	2b08      	cmp	r3, #8
 800d9da:	d104      	bne.n	800d9e6 <HAL_TIMEx_PWMN_Start_IT+0xa6>
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	2202      	movs	r2, #2
 800d9e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d9e4:	e003      	b.n	800d9ee <HAL_TIMEx_PWMN_Start_IT+0xae>
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	2202      	movs	r2, #2
 800d9ea:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 800d9ee:	683b      	ldr	r3, [r7, #0]
 800d9f0:	2b0c      	cmp	r3, #12
 800d9f2:	d841      	bhi.n	800da78 <HAL_TIMEx_PWMN_Start_IT+0x138>
 800d9f4:	a201      	add	r2, pc, #4	; (adr r2, 800d9fc <HAL_TIMEx_PWMN_Start_IT+0xbc>)
 800d9f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9fa:	bf00      	nop
 800d9fc:	0800da31 	.word	0x0800da31
 800da00:	0800da79 	.word	0x0800da79
 800da04:	0800da79 	.word	0x0800da79
 800da08:	0800da79 	.word	0x0800da79
 800da0c:	0800da43 	.word	0x0800da43
 800da10:	0800da79 	.word	0x0800da79
 800da14:	0800da79 	.word	0x0800da79
 800da18:	0800da79 	.word	0x0800da79
 800da1c:	0800da55 	.word	0x0800da55
 800da20:	0800da79 	.word	0x0800da79
 800da24:	0800da79 	.word	0x0800da79
 800da28:	0800da79 	.word	0x0800da79
 800da2c:	0800da67 	.word	0x0800da67
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	68da      	ldr	r2, [r3, #12]
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	f042 0202 	orr.w	r2, r2, #2
 800da3e:	60da      	str	r2, [r3, #12]
      break;
 800da40:	e01d      	b.n	800da7e <HAL_TIMEx_PWMN_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	68da      	ldr	r2, [r3, #12]
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	f042 0204 	orr.w	r2, r2, #4
 800da50:	60da      	str	r2, [r3, #12]
      break;
 800da52:	e014      	b.n	800da7e <HAL_TIMEx_PWMN_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	681b      	ldr	r3, [r3, #0]
 800da58:	68da      	ldr	r2, [r3, #12]
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	681b      	ldr	r3, [r3, #0]
 800da5e:	f042 0208 	orr.w	r2, r2, #8
 800da62:	60da      	str	r2, [r3, #12]
      break;
 800da64:	e00b      	b.n	800da7e <HAL_TIMEx_PWMN_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	68da      	ldr	r2, [r3, #12]
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	f042 0210 	orr.w	r2, r2, #16
 800da74:	60da      	str	r2, [r3, #12]
      break;
 800da76:	e002      	b.n	800da7e <HAL_TIMEx_PWMN_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 800da78:	2301      	movs	r3, #1
 800da7a:	73fb      	strb	r3, [r7, #15]
      break;
 800da7c:	bf00      	nop
  }

  if (status == HAL_OK)
 800da7e:	7bfb      	ldrb	r3, [r7, #15]
 800da80:	2b00      	cmp	r3, #0
 800da82:	d154      	bne.n	800db2e <HAL_TIMEx_PWMN_Start_IT+0x1ee>
  {
    /* Enable the TIM Break interrupt */
    __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	68da      	ldr	r2, [r3, #12]
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	681b      	ldr	r3, [r3, #0]
 800da8e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800da92:	60da      	str	r2, [r3, #12]

    /* Enable the complementary PWM output  */
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	2204      	movs	r2, #4
 800da9a:	6839      	ldr	r1, [r7, #0]
 800da9c:	4618      	mov	r0, r3
 800da9e:	f000 f9ab 	bl	800ddf8 <TIM_CCxNChannelCmd>

    /* Enable the Main Output */
    __HAL_TIM_MOE_ENABLE(htim);
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	681b      	ldr	r3, [r3, #0]
 800daa6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800dab0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	4a20      	ldr	r2, [pc, #128]	; (800db38 <HAL_TIMEx_PWMN_Start_IT+0x1f8>)
 800dab8:	4293      	cmp	r3, r2
 800daba:	d018      	beq.n	800daee <HAL_TIMEx_PWMN_Start_IT+0x1ae>
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dac4:	d013      	beq.n	800daee <HAL_TIMEx_PWMN_Start_IT+0x1ae>
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	4a1c      	ldr	r2, [pc, #112]	; (800db3c <HAL_TIMEx_PWMN_Start_IT+0x1fc>)
 800dacc:	4293      	cmp	r3, r2
 800dace:	d00e      	beq.n	800daee <HAL_TIMEx_PWMN_Start_IT+0x1ae>
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	4a1a      	ldr	r2, [pc, #104]	; (800db40 <HAL_TIMEx_PWMN_Start_IT+0x200>)
 800dad6:	4293      	cmp	r3, r2
 800dad8:	d009      	beq.n	800daee <HAL_TIMEx_PWMN_Start_IT+0x1ae>
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	4a19      	ldr	r2, [pc, #100]	; (800db44 <HAL_TIMEx_PWMN_Start_IT+0x204>)
 800dae0:	4293      	cmp	r3, r2
 800dae2:	d004      	beq.n	800daee <HAL_TIMEx_PWMN_Start_IT+0x1ae>
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	4a17      	ldr	r2, [pc, #92]	; (800db48 <HAL_TIMEx_PWMN_Start_IT+0x208>)
 800daea:	4293      	cmp	r3, r2
 800daec:	d115      	bne.n	800db1a <HAL_TIMEx_PWMN_Start_IT+0x1da>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	689a      	ldr	r2, [r3, #8]
 800daf4:	4b15      	ldr	r3, [pc, #84]	; (800db4c <HAL_TIMEx_PWMN_Start_IT+0x20c>)
 800daf6:	4013      	ands	r3, r2
 800daf8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dafa:	68bb      	ldr	r3, [r7, #8]
 800dafc:	2b06      	cmp	r3, #6
 800dafe:	d015      	beq.n	800db2c <HAL_TIMEx_PWMN_Start_IT+0x1ec>
 800db00:	68bb      	ldr	r3, [r7, #8]
 800db02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800db06:	d011      	beq.n	800db2c <HAL_TIMEx_PWMN_Start_IT+0x1ec>
      {
        __HAL_TIM_ENABLE(htim);
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	681a      	ldr	r2, [r3, #0]
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	681b      	ldr	r3, [r3, #0]
 800db12:	f042 0201 	orr.w	r2, r2, #1
 800db16:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800db18:	e008      	b.n	800db2c <HAL_TIMEx_PWMN_Start_IT+0x1ec>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	681a      	ldr	r2, [r3, #0]
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	f042 0201 	orr.w	r2, r2, #1
 800db28:	601a      	str	r2, [r3, #0]
 800db2a:	e000      	b.n	800db2e <HAL_TIMEx_PWMN_Start_IT+0x1ee>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800db2c:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800db2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800db30:	4618      	mov	r0, r3
 800db32:	3710      	adds	r7, #16
 800db34:	46bd      	mov	sp, r7
 800db36:	bd80      	pop	{r7, pc}
 800db38:	40012c00 	.word	0x40012c00
 800db3c:	40000400 	.word	0x40000400
 800db40:	40000800 	.word	0x40000800
 800db44:	40013400 	.word	0x40013400
 800db48:	40014000 	.word	0x40014000
 800db4c:	00010007 	.word	0x00010007

0800db50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800db50:	b480      	push	{r7}
 800db52:	b085      	sub	sp, #20
 800db54:	af00      	add	r7, sp, #0
 800db56:	6078      	str	r0, [r7, #4]
 800db58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800db60:	2b01      	cmp	r3, #1
 800db62:	d101      	bne.n	800db68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800db64:	2302      	movs	r3, #2
 800db66:	e065      	b.n	800dc34 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	2201      	movs	r2, #1
 800db6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	2202      	movs	r2, #2
 800db74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	685b      	ldr	r3, [r3, #4]
 800db7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	689b      	ldr	r3, [r3, #8]
 800db86:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	4a2c      	ldr	r2, [pc, #176]	; (800dc40 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800db8e:	4293      	cmp	r3, r2
 800db90:	d004      	beq.n	800db9c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	4a2b      	ldr	r2, [pc, #172]	; (800dc44 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800db98:	4293      	cmp	r3, r2
 800db9a:	d108      	bne.n	800dbae <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800dba2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800dba4:	683b      	ldr	r3, [r7, #0]
 800dba6:	685b      	ldr	r3, [r3, #4]
 800dba8:	68fa      	ldr	r2, [r7, #12]
 800dbaa:	4313      	orrs	r3, r2
 800dbac:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800dbb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dbb8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800dbba:	683b      	ldr	r3, [r7, #0]
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	68fa      	ldr	r2, [r7, #12]
 800dbc0:	4313      	orrs	r3, r2
 800dbc2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	68fa      	ldr	r2, [r7, #12]
 800dbca:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	4a1b      	ldr	r2, [pc, #108]	; (800dc40 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800dbd2:	4293      	cmp	r3, r2
 800dbd4:	d018      	beq.n	800dc08 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	681b      	ldr	r3, [r3, #0]
 800dbda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dbde:	d013      	beq.n	800dc08 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	4a18      	ldr	r2, [pc, #96]	; (800dc48 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800dbe6:	4293      	cmp	r3, r2
 800dbe8:	d00e      	beq.n	800dc08 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	4a17      	ldr	r2, [pc, #92]	; (800dc4c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800dbf0:	4293      	cmp	r3, r2
 800dbf2:	d009      	beq.n	800dc08 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	4a12      	ldr	r2, [pc, #72]	; (800dc44 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800dbfa:	4293      	cmp	r3, r2
 800dbfc:	d004      	beq.n	800dc08 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	4a13      	ldr	r2, [pc, #76]	; (800dc50 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800dc04:	4293      	cmp	r3, r2
 800dc06:	d10c      	bne.n	800dc22 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800dc08:	68bb      	ldr	r3, [r7, #8]
 800dc0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dc0e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800dc10:	683b      	ldr	r3, [r7, #0]
 800dc12:	689b      	ldr	r3, [r3, #8]
 800dc14:	68ba      	ldr	r2, [r7, #8]
 800dc16:	4313      	orrs	r3, r2
 800dc18:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	681b      	ldr	r3, [r3, #0]
 800dc1e:	68ba      	ldr	r2, [r7, #8]
 800dc20:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	2201      	movs	r2, #1
 800dc26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	2200      	movs	r2, #0
 800dc2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800dc32:	2300      	movs	r3, #0
}
 800dc34:	4618      	mov	r0, r3
 800dc36:	3714      	adds	r7, #20
 800dc38:	46bd      	mov	sp, r7
 800dc3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc3e:	4770      	bx	lr
 800dc40:	40012c00 	.word	0x40012c00
 800dc44:	40013400 	.word	0x40013400
 800dc48:	40000400 	.word	0x40000400
 800dc4c:	40000800 	.word	0x40000800
 800dc50:	40014000 	.word	0x40014000

0800dc54 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800dc54:	b480      	push	{r7}
 800dc56:	b085      	sub	sp, #20
 800dc58:	af00      	add	r7, sp, #0
 800dc5a:	6078      	str	r0, [r7, #4]
 800dc5c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800dc5e:	2300      	movs	r3, #0
 800dc60:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dc68:	2b01      	cmp	r3, #1
 800dc6a:	d101      	bne.n	800dc70 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800dc6c:	2302      	movs	r3, #2
 800dc6e:	e073      	b.n	800dd58 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	2201      	movs	r2, #1
 800dc74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800dc7e:	683b      	ldr	r3, [r7, #0]
 800dc80:	68db      	ldr	r3, [r3, #12]
 800dc82:	4313      	orrs	r3, r2
 800dc84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800dc8c:	683b      	ldr	r3, [r7, #0]
 800dc8e:	689b      	ldr	r3, [r3, #8]
 800dc90:	4313      	orrs	r3, r2
 800dc92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800dc94:	68fb      	ldr	r3, [r7, #12]
 800dc96:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800dc9a:	683b      	ldr	r3, [r7, #0]
 800dc9c:	685b      	ldr	r3, [r3, #4]
 800dc9e:	4313      	orrs	r3, r2
 800dca0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800dca8:	683b      	ldr	r3, [r7, #0]
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	4313      	orrs	r3, r2
 800dcae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800dcb6:	683b      	ldr	r3, [r7, #0]
 800dcb8:	691b      	ldr	r3, [r3, #16]
 800dcba:	4313      	orrs	r3, r2
 800dcbc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800dcc4:	683b      	ldr	r3, [r7, #0]
 800dcc6:	695b      	ldr	r3, [r3, #20]
 800dcc8:	4313      	orrs	r3, r2
 800dcca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800dcd2:	683b      	ldr	r3, [r7, #0]
 800dcd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dcd6:	4313      	orrs	r3, r2
 800dcd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800dce0:	683b      	ldr	r3, [r7, #0]
 800dce2:	699b      	ldr	r3, [r3, #24]
 800dce4:	041b      	lsls	r3, r3, #16
 800dce6:	4313      	orrs	r3, r2
 800dce8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800dcf0:	683b      	ldr	r3, [r7, #0]
 800dcf2:	69db      	ldr	r3, [r3, #28]
 800dcf4:	4313      	orrs	r3, r2
 800dcf6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	4a19      	ldr	r2, [pc, #100]	; (800dd64 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800dcfe:	4293      	cmp	r3, r2
 800dd00:	d004      	beq.n	800dd0c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	4a18      	ldr	r2, [pc, #96]	; (800dd68 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800dd08:	4293      	cmp	r3, r2
 800dd0a:	d11c      	bne.n	800dd46 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800dd12:	683b      	ldr	r3, [r7, #0]
 800dd14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dd16:	051b      	lsls	r3, r3, #20
 800dd18:	4313      	orrs	r3, r2
 800dd1a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800dd22:	683b      	ldr	r3, [r7, #0]
 800dd24:	6a1b      	ldr	r3, [r3, #32]
 800dd26:	4313      	orrs	r3, r2
 800dd28:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800dd2a:	68fb      	ldr	r3, [r7, #12]
 800dd2c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800dd30:	683b      	ldr	r3, [r7, #0]
 800dd32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd34:	4313      	orrs	r3, r2
 800dd36:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800dd3e:	683b      	ldr	r3, [r7, #0]
 800dd40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd42:	4313      	orrs	r3, r2
 800dd44:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	681b      	ldr	r3, [r3, #0]
 800dd4a:	68fa      	ldr	r2, [r7, #12]
 800dd4c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	2200      	movs	r2, #0
 800dd52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800dd56:	2300      	movs	r3, #0
}
 800dd58:	4618      	mov	r0, r3
 800dd5a:	3714      	adds	r7, #20
 800dd5c:	46bd      	mov	sp, r7
 800dd5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd62:	4770      	bx	lr
 800dd64:	40012c00 	.word	0x40012c00
 800dd68:	40013400 	.word	0x40013400

0800dd6c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800dd6c:	b480      	push	{r7}
 800dd6e:	b083      	sub	sp, #12
 800dd70:	af00      	add	r7, sp, #0
 800dd72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800dd74:	bf00      	nop
 800dd76:	370c      	adds	r7, #12
 800dd78:	46bd      	mov	sp, r7
 800dd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd7e:	4770      	bx	lr

0800dd80 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800dd80:	b480      	push	{r7}
 800dd82:	b083      	sub	sp, #12
 800dd84:	af00      	add	r7, sp, #0
 800dd86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800dd88:	bf00      	nop
 800dd8a:	370c      	adds	r7, #12
 800dd8c:	46bd      	mov	sp, r7
 800dd8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd92:	4770      	bx	lr

0800dd94 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800dd94:	b480      	push	{r7}
 800dd96:	b083      	sub	sp, #12
 800dd98:	af00      	add	r7, sp, #0
 800dd9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800dd9c:	bf00      	nop
 800dd9e:	370c      	adds	r7, #12
 800dda0:	46bd      	mov	sp, r7
 800dda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda6:	4770      	bx	lr

0800dda8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800dda8:	b480      	push	{r7}
 800ddaa:	b083      	sub	sp, #12
 800ddac:	af00      	add	r7, sp, #0
 800ddae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800ddb0:	bf00      	nop
 800ddb2:	370c      	adds	r7, #12
 800ddb4:	46bd      	mov	sp, r7
 800ddb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddba:	4770      	bx	lr

0800ddbc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800ddbc:	b480      	push	{r7}
 800ddbe:	b083      	sub	sp, #12
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800ddc4:	bf00      	nop
 800ddc6:	370c      	adds	r7, #12
 800ddc8:	46bd      	mov	sp, r7
 800ddca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddce:	4770      	bx	lr

0800ddd0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800ddd0:	b480      	push	{r7}
 800ddd2:	b083      	sub	sp, #12
 800ddd4:	af00      	add	r7, sp, #0
 800ddd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800ddd8:	bf00      	nop
 800ddda:	370c      	adds	r7, #12
 800dddc:	46bd      	mov	sp, r7
 800ddde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dde2:	4770      	bx	lr

0800dde4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800dde4:	b480      	push	{r7}
 800dde6:	b083      	sub	sp, #12
 800dde8:	af00      	add	r7, sp, #0
 800ddea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800ddec:	bf00      	nop
 800ddee:	370c      	adds	r7, #12
 800ddf0:	46bd      	mov	sp, r7
 800ddf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddf6:	4770      	bx	lr

0800ddf8 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800ddf8:	b480      	push	{r7}
 800ddfa:	b087      	sub	sp, #28
 800ddfc:	af00      	add	r7, sp, #0
 800ddfe:	60f8      	str	r0, [r7, #12]
 800de00:	60b9      	str	r1, [r7, #8]
 800de02:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800de04:	68bb      	ldr	r3, [r7, #8]
 800de06:	f003 030f 	and.w	r3, r3, #15
 800de0a:	2204      	movs	r2, #4
 800de0c:	fa02 f303 	lsl.w	r3, r2, r3
 800de10:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	6a1a      	ldr	r2, [r3, #32]
 800de16:	697b      	ldr	r3, [r7, #20]
 800de18:	43db      	mvns	r3, r3
 800de1a:	401a      	ands	r2, r3
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	6a1a      	ldr	r2, [r3, #32]
 800de24:	68bb      	ldr	r3, [r7, #8]
 800de26:	f003 030f 	and.w	r3, r3, #15
 800de2a:	6879      	ldr	r1, [r7, #4]
 800de2c:	fa01 f303 	lsl.w	r3, r1, r3
 800de30:	431a      	orrs	r2, r3
 800de32:	68fb      	ldr	r3, [r7, #12]
 800de34:	621a      	str	r2, [r3, #32]
}
 800de36:	bf00      	nop
 800de38:	371c      	adds	r7, #28
 800de3a:	46bd      	mov	sp, r7
 800de3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de40:	4770      	bx	lr

0800de42 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800de42:	b580      	push	{r7, lr}
 800de44:	b082      	sub	sp, #8
 800de46:	af00      	add	r7, sp, #0
 800de48:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d101      	bne.n	800de54 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800de50:	2301      	movs	r3, #1
 800de52:	e042      	b.n	800deda <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	d106      	bne.n	800de6c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	2200      	movs	r2, #0
 800de62:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800de66:	6878      	ldr	r0, [r7, #4]
 800de68:	f7f7 ff86 	bl	8005d78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	2224      	movs	r2, #36	; 0x24
 800de70:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	681a      	ldr	r2, [r3, #0]
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	f022 0201 	bic.w	r2, r2, #1
 800de82:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d002      	beq.n	800de92 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800de8c:	6878      	ldr	r0, [r7, #4]
 800de8e:	f000 fecd 	bl	800ec2c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800de92:	6878      	ldr	r0, [r7, #4]
 800de94:	f000 fbfe 	bl	800e694 <UART_SetConfig>
 800de98:	4603      	mov	r3, r0
 800de9a:	2b01      	cmp	r3, #1
 800de9c:	d101      	bne.n	800dea2 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800de9e:	2301      	movs	r3, #1
 800dea0:	e01b      	b.n	800deda <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	685a      	ldr	r2, [r3, #4]
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	681b      	ldr	r3, [r3, #0]
 800deac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800deb0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	689a      	ldr	r2, [r3, #8]
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800dec0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	681b      	ldr	r3, [r3, #0]
 800dec6:	681a      	ldr	r2, [r3, #0]
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	681b      	ldr	r3, [r3, #0]
 800decc:	f042 0201 	orr.w	r2, r2, #1
 800ded0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ded2:	6878      	ldr	r0, [r7, #4]
 800ded4:	f000 ff4c 	bl	800ed70 <UART_CheckIdleState>
 800ded8:	4603      	mov	r3, r0
}
 800deda:	4618      	mov	r0, r3
 800dedc:	3708      	adds	r7, #8
 800dede:	46bd      	mov	sp, r7
 800dee0:	bd80      	pop	{r7, pc}
	...

0800dee4 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800dee4:	b480      	push	{r7}
 800dee6:	b091      	sub	sp, #68	; 0x44
 800dee8:	af00      	add	r7, sp, #0
 800deea:	60f8      	str	r0, [r7, #12]
 800deec:	60b9      	str	r1, [r7, #8]
 800deee:	4613      	mov	r3, r2
 800def0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800def8:	2b20      	cmp	r3, #32
 800defa:	d178      	bne.n	800dfee <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800defc:	68bb      	ldr	r3, [r7, #8]
 800defe:	2b00      	cmp	r3, #0
 800df00:	d002      	beq.n	800df08 <HAL_UART_Transmit_IT+0x24>
 800df02:	88fb      	ldrh	r3, [r7, #6]
 800df04:	2b00      	cmp	r3, #0
 800df06:	d101      	bne.n	800df0c <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800df08:	2301      	movs	r3, #1
 800df0a:	e071      	b.n	800dff0 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	68ba      	ldr	r2, [r7, #8]
 800df10:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	88fa      	ldrh	r2, [r7, #6]
 800df16:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800df1a:	68fb      	ldr	r3, [r7, #12]
 800df1c:	88fa      	ldrh	r2, [r7, #6]
 800df1e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	2200      	movs	r2, #0
 800df26:	679a      	str	r2, [r3, #120]	; 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	2200      	movs	r2, #0
 800df2c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	2221      	movs	r2, #33	; 0x21
 800df34:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800df3c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800df40:	d12a      	bne.n	800df98 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800df42:	68fb      	ldr	r3, [r7, #12]
 800df44:	689b      	ldr	r3, [r3, #8]
 800df46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800df4a:	d107      	bne.n	800df5c <HAL_UART_Transmit_IT+0x78>
 800df4c:	68fb      	ldr	r3, [r7, #12]
 800df4e:	691b      	ldr	r3, [r3, #16]
 800df50:	2b00      	cmp	r3, #0
 800df52:	d103      	bne.n	800df5c <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800df54:	68fb      	ldr	r3, [r7, #12]
 800df56:	4a29      	ldr	r2, [pc, #164]	; (800dffc <HAL_UART_Transmit_IT+0x118>)
 800df58:	679a      	str	r2, [r3, #120]	; 0x78
 800df5a:	e002      	b.n	800df62 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	4a28      	ldr	r2, [pc, #160]	; (800e000 <HAL_UART_Transmit_IT+0x11c>)
 800df60:	679a      	str	r2, [r3, #120]	; 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800df62:	68fb      	ldr	r3, [r7, #12]
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	3308      	adds	r3, #8
 800df68:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df6c:	e853 3f00 	ldrex	r3, [r3]
 800df70:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800df72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df74:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800df78:	63bb      	str	r3, [r7, #56]	; 0x38
 800df7a:	68fb      	ldr	r3, [r7, #12]
 800df7c:	681b      	ldr	r3, [r3, #0]
 800df7e:	3308      	adds	r3, #8
 800df80:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800df82:	637a      	str	r2, [r7, #52]	; 0x34
 800df84:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df86:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800df88:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800df8a:	e841 2300 	strex	r3, r2, [r1]
 800df8e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800df90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df92:	2b00      	cmp	r3, #0
 800df94:	d1e5      	bne.n	800df62 <HAL_UART_Transmit_IT+0x7e>
 800df96:	e028      	b.n	800dfea <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	689b      	ldr	r3, [r3, #8]
 800df9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dfa0:	d107      	bne.n	800dfb2 <HAL_UART_Transmit_IT+0xce>
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	691b      	ldr	r3, [r3, #16]
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d103      	bne.n	800dfb2 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	4a15      	ldr	r2, [pc, #84]	; (800e004 <HAL_UART_Transmit_IT+0x120>)
 800dfae:	679a      	str	r2, [r3, #120]	; 0x78
 800dfb0:	e002      	b.n	800dfb8 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800dfb2:	68fb      	ldr	r3, [r7, #12]
 800dfb4:	4a14      	ldr	r2, [pc, #80]	; (800e008 <HAL_UART_Transmit_IT+0x124>)
 800dfb6:	679a      	str	r2, [r3, #120]	; 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800dfb8:	68fb      	ldr	r3, [r7, #12]
 800dfba:	681b      	ldr	r3, [r3, #0]
 800dfbc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfbe:	697b      	ldr	r3, [r7, #20]
 800dfc0:	e853 3f00 	ldrex	r3, [r3]
 800dfc4:	613b      	str	r3, [r7, #16]
   return(result);
 800dfc6:	693b      	ldr	r3, [r7, #16]
 800dfc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dfcc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	461a      	mov	r2, r3
 800dfd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dfd6:	623b      	str	r3, [r7, #32]
 800dfd8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfda:	69f9      	ldr	r1, [r7, #28]
 800dfdc:	6a3a      	ldr	r2, [r7, #32]
 800dfde:	e841 2300 	strex	r3, r2, [r1]
 800dfe2:	61bb      	str	r3, [r7, #24]
   return(result);
 800dfe4:	69bb      	ldr	r3, [r7, #24]
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d1e6      	bne.n	800dfb8 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800dfea:	2300      	movs	r3, #0
 800dfec:	e000      	b.n	800dff0 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800dfee:	2302      	movs	r3, #2
  }
}
 800dff0:	4618      	mov	r0, r3
 800dff2:	3744      	adds	r7, #68	; 0x44
 800dff4:	46bd      	mov	sp, r7
 800dff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dffa:	4770      	bx	lr
 800dffc:	0800f2f1 	.word	0x0800f2f1
 800e000:	0800f211 	.word	0x0800f211
 800e004:	0800f14f 	.word	0x0800f14f
 800e008:	0800f097 	.word	0x0800f097

0800e00c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e00c:	b580      	push	{r7, lr}
 800e00e:	b0ba      	sub	sp, #232	; 0xe8
 800e010:	af00      	add	r7, sp, #0
 800e012:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	681b      	ldr	r3, [r3, #0]
 800e018:	69db      	ldr	r3, [r3, #28]
 800e01a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	689b      	ldr	r3, [r3, #8]
 800e02e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e032:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800e036:	f640 030f 	movw	r3, #2063	; 0x80f
 800e03a:	4013      	ands	r3, r2
 800e03c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800e040:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800e044:	2b00      	cmp	r3, #0
 800e046:	d11b      	bne.n	800e080 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e048:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e04c:	f003 0320 	and.w	r3, r3, #32
 800e050:	2b00      	cmp	r3, #0
 800e052:	d015      	beq.n	800e080 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e054:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e058:	f003 0320 	and.w	r3, r3, #32
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d105      	bne.n	800e06c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e060:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e064:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e068:	2b00      	cmp	r3, #0
 800e06a:	d009      	beq.n	800e080 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e070:	2b00      	cmp	r3, #0
 800e072:	f000 82e3 	beq.w	800e63c <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e07a:	6878      	ldr	r0, [r7, #4]
 800e07c:	4798      	blx	r3
      }
      return;
 800e07e:	e2dd      	b.n	800e63c <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800e080:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800e084:	2b00      	cmp	r3, #0
 800e086:	f000 8123 	beq.w	800e2d0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800e08a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800e08e:	4b8d      	ldr	r3, [pc, #564]	; (800e2c4 <HAL_UART_IRQHandler+0x2b8>)
 800e090:	4013      	ands	r3, r2
 800e092:	2b00      	cmp	r3, #0
 800e094:	d106      	bne.n	800e0a4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800e096:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800e09a:	4b8b      	ldr	r3, [pc, #556]	; (800e2c8 <HAL_UART_IRQHandler+0x2bc>)
 800e09c:	4013      	ands	r3, r2
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	f000 8116 	beq.w	800e2d0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e0a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e0a8:	f003 0301 	and.w	r3, r3, #1
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d011      	beq.n	800e0d4 <HAL_UART_IRQHandler+0xc8>
 800e0b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e0b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d00b      	beq.n	800e0d4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	2201      	movs	r2, #1
 800e0c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e0ca:	f043 0201 	orr.w	r2, r3, #1
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e0d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e0d8:	f003 0302 	and.w	r3, r3, #2
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d011      	beq.n	800e104 <HAL_UART_IRQHandler+0xf8>
 800e0e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e0e4:	f003 0301 	and.w	r3, r3, #1
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d00b      	beq.n	800e104 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	2202      	movs	r2, #2
 800e0f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e0fa:	f043 0204 	orr.w	r2, r3, #4
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e104:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e108:	f003 0304 	and.w	r3, r3, #4
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d011      	beq.n	800e134 <HAL_UART_IRQHandler+0x128>
 800e110:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e114:	f003 0301 	and.w	r3, r3, #1
 800e118:	2b00      	cmp	r3, #0
 800e11a:	d00b      	beq.n	800e134 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	2204      	movs	r2, #4
 800e122:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e12a:	f043 0202 	orr.w	r2, r3, #2
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e134:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e138:	f003 0308 	and.w	r3, r3, #8
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d017      	beq.n	800e170 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e140:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e144:	f003 0320 	and.w	r3, r3, #32
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d105      	bne.n	800e158 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800e14c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800e150:	4b5c      	ldr	r3, [pc, #368]	; (800e2c4 <HAL_UART_IRQHandler+0x2b8>)
 800e152:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e154:	2b00      	cmp	r3, #0
 800e156:	d00b      	beq.n	800e170 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	2208      	movs	r2, #8
 800e15e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e166:	f043 0208 	orr.w	r2, r3, #8
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e170:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e174:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d012      	beq.n	800e1a2 <HAL_UART_IRQHandler+0x196>
 800e17c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e180:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800e184:	2b00      	cmp	r3, #0
 800e186:	d00c      	beq.n	800e1a2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	681b      	ldr	r3, [r3, #0]
 800e18c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e190:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e198:	f043 0220 	orr.w	r2, r3, #32
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	f000 8249 	beq.w	800e640 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e1ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e1b2:	f003 0320 	and.w	r3, r3, #32
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d013      	beq.n	800e1e2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e1ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e1be:	f003 0320 	and.w	r3, r3, #32
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	d105      	bne.n	800e1d2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e1c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e1ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d007      	beq.n	800e1e2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d003      	beq.n	800e1e2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e1de:	6878      	ldr	r0, [r7, #4]
 800e1e0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e1e8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	681b      	ldr	r3, [r3, #0]
 800e1f0:	689b      	ldr	r3, [r3, #8]
 800e1f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e1f6:	2b40      	cmp	r3, #64	; 0x40
 800e1f8:	d005      	beq.n	800e206 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e1fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800e1fe:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e202:	2b00      	cmp	r3, #0
 800e204:	d054      	beq.n	800e2b0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e206:	6878      	ldr	r0, [r7, #4]
 800e208:	f000 fec9 	bl	800ef9e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	681b      	ldr	r3, [r3, #0]
 800e210:	689b      	ldr	r3, [r3, #8]
 800e212:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e216:	2b40      	cmp	r3, #64	; 0x40
 800e218:	d146      	bne.n	800e2a8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	3308      	adds	r3, #8
 800e220:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e224:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800e228:	e853 3f00 	ldrex	r3, [r3]
 800e22c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800e230:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800e234:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e238:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	681b      	ldr	r3, [r3, #0]
 800e240:	3308      	adds	r3, #8
 800e242:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800e246:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800e24a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e24e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800e252:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800e256:	e841 2300 	strex	r3, r2, [r1]
 800e25a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800e25e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800e262:	2b00      	cmp	r3, #0
 800e264:	d1d9      	bne.n	800e21a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d017      	beq.n	800e2a0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e276:	4a15      	ldr	r2, [pc, #84]	; (800e2cc <HAL_UART_IRQHandler+0x2c0>)
 800e278:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e280:	4618      	mov	r0, r3
 800e282:	f7fb fbef 	bl	8009a64 <HAL_DMA_Abort_IT>
 800e286:	4603      	mov	r3, r0
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d019      	beq.n	800e2c0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e292:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e294:	687a      	ldr	r2, [r7, #4]
 800e296:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 800e29a:	4610      	mov	r0, r2
 800e29c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e29e:	e00f      	b.n	800e2c0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e2a0:	6878      	ldr	r0, [r7, #4]
 800e2a2:	f000 f9e1 	bl	800e668 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e2a6:	e00b      	b.n	800e2c0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e2a8:	6878      	ldr	r0, [r7, #4]
 800e2aa:	f000 f9dd 	bl	800e668 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e2ae:	e007      	b.n	800e2c0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e2b0:	6878      	ldr	r0, [r7, #4]
 800e2b2:	f000 f9d9 	bl	800e668 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	2200      	movs	r2, #0
 800e2ba:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 800e2be:	e1bf      	b.n	800e640 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e2c0:	bf00      	nop
    return;
 800e2c2:	e1bd      	b.n	800e640 <HAL_UART_IRQHandler+0x634>
 800e2c4:	10000001 	.word	0x10000001
 800e2c8:	04000120 	.word	0x04000120
 800e2cc:	0800f06b 	.word	0x0800f06b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e2d4:	2b01      	cmp	r3, #1
 800e2d6:	f040 8153 	bne.w	800e580 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e2da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e2de:	f003 0310 	and.w	r3, r3, #16
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	f000 814c 	beq.w	800e580 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e2e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e2ec:	f003 0310 	and.w	r3, r3, #16
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	f000 8145 	beq.w	800e580 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	2210      	movs	r2, #16
 800e2fc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	689b      	ldr	r3, [r3, #8]
 800e304:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e308:	2b40      	cmp	r3, #64	; 0x40
 800e30a:	f040 80bb 	bne.w	800e484 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e314:	681b      	ldr	r3, [r3, #0]
 800e316:	685b      	ldr	r3, [r3, #4]
 800e318:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e31c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800e320:	2b00      	cmp	r3, #0
 800e322:	f000 818f 	beq.w	800e644 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e32c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e330:	429a      	cmp	r2, r3
 800e332:	f080 8187 	bcs.w	800e644 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e33c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	681b      	ldr	r3, [r3, #0]
 800e34a:	f003 0320 	and.w	r3, r3, #32
 800e34e:	2b00      	cmp	r3, #0
 800e350:	f040 8087 	bne.w	800e462 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e35c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e360:	e853 3f00 	ldrex	r3, [r3]
 800e364:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800e368:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800e36c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e370:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	461a      	mov	r2, r3
 800e37a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800e37e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800e382:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e386:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800e38a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800e38e:	e841 2300 	strex	r3, r2, [r1]
 800e392:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800e396:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	d1da      	bne.n	800e354 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	3308      	adds	r3, #8
 800e3a4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e3a8:	e853 3f00 	ldrex	r3, [r3]
 800e3ac:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800e3ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e3b0:	f023 0301 	bic.w	r3, r3, #1
 800e3b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	3308      	adds	r3, #8
 800e3be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800e3c2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800e3c6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3c8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800e3ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800e3ce:	e841 2300 	strex	r3, r2, [r1]
 800e3d2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800e3d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d1e1      	bne.n	800e39e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	3308      	adds	r3, #8
 800e3e0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e3e4:	e853 3f00 	ldrex	r3, [r3]
 800e3e8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800e3ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e3ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e3f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	3308      	adds	r3, #8
 800e3fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800e3fe:	66fa      	str	r2, [r7, #108]	; 0x6c
 800e400:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e402:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800e404:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800e406:	e841 2300 	strex	r3, r2, [r1]
 800e40a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800e40c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d1e3      	bne.n	800e3da <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	2220      	movs	r2, #32
 800e416:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	2200      	movs	r2, #0
 800e41e:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e426:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e428:	e853 3f00 	ldrex	r3, [r3]
 800e42c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800e42e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e430:	f023 0310 	bic.w	r3, r3, #16
 800e434:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	681b      	ldr	r3, [r3, #0]
 800e43c:	461a      	mov	r2, r3
 800e43e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e442:	65bb      	str	r3, [r7, #88]	; 0x58
 800e444:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e446:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e448:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e44a:	e841 2300 	strex	r3, r2, [r1]
 800e44e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800e450:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e452:	2b00      	cmp	r3, #0
 800e454:	d1e4      	bne.n	800e420 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e45c:	4618      	mov	r0, r3
 800e45e:	f7fb faa8 	bl	80099b2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	2202      	movs	r2, #2
 800e466:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e474:	b29b      	uxth	r3, r3
 800e476:	1ad3      	subs	r3, r2, r3
 800e478:	b29b      	uxth	r3, r3
 800e47a:	4619      	mov	r1, r3
 800e47c:	6878      	ldr	r0, [r7, #4]
 800e47e:	f000 f8fd 	bl	800e67c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e482:	e0df      	b.n	800e644 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e490:	b29b      	uxth	r3, r3
 800e492:	1ad3      	subs	r3, r2, r3
 800e494:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e49e:	b29b      	uxth	r3, r3
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	f000 80d1 	beq.w	800e648 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 800e4a6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	f000 80cc 	beq.w	800e648 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	681b      	ldr	r3, [r3, #0]
 800e4b4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4b8:	e853 3f00 	ldrex	r3, [r3]
 800e4bc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e4be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e4c0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e4c4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	461a      	mov	r2, r3
 800e4ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800e4d2:	647b      	str	r3, [r7, #68]	; 0x44
 800e4d4:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4d6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e4d8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e4da:	e841 2300 	strex	r3, r2, [r1]
 800e4de:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e4e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d1e4      	bne.n	800e4b0 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	681b      	ldr	r3, [r3, #0]
 800e4ea:	3308      	adds	r3, #8
 800e4ec:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4f0:	e853 3f00 	ldrex	r3, [r3]
 800e4f4:	623b      	str	r3, [r7, #32]
   return(result);
 800e4f6:	6a3b      	ldr	r3, [r7, #32]
 800e4f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e4fc:	f023 0301 	bic.w	r3, r3, #1
 800e500:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	3308      	adds	r3, #8
 800e50a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800e50e:	633a      	str	r2, [r7, #48]	; 0x30
 800e510:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e512:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e514:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e516:	e841 2300 	strex	r3, r2, [r1]
 800e51a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e51c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d1e1      	bne.n	800e4e6 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	2220      	movs	r2, #32
 800e526:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	2200      	movs	r2, #0
 800e52e:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	2200      	movs	r2, #0
 800e534:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	681b      	ldr	r3, [r3, #0]
 800e53a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e53c:	693b      	ldr	r3, [r7, #16]
 800e53e:	e853 3f00 	ldrex	r3, [r3]
 800e542:	60fb      	str	r3, [r7, #12]
   return(result);
 800e544:	68fb      	ldr	r3, [r7, #12]
 800e546:	f023 0310 	bic.w	r3, r3, #16
 800e54a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	681b      	ldr	r3, [r3, #0]
 800e552:	461a      	mov	r2, r3
 800e554:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800e558:	61fb      	str	r3, [r7, #28]
 800e55a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e55c:	69b9      	ldr	r1, [r7, #24]
 800e55e:	69fa      	ldr	r2, [r7, #28]
 800e560:	e841 2300 	strex	r3, r2, [r1]
 800e564:	617b      	str	r3, [r7, #20]
   return(result);
 800e566:	697b      	ldr	r3, [r7, #20]
 800e568:	2b00      	cmp	r3, #0
 800e56a:	d1e4      	bne.n	800e536 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	2202      	movs	r2, #2
 800e570:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e572:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e576:	4619      	mov	r1, r3
 800e578:	6878      	ldr	r0, [r7, #4]
 800e57a:	f000 f87f 	bl	800e67c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e57e:	e063      	b.n	800e648 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e580:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e584:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d00e      	beq.n	800e5aa <HAL_UART_IRQHandler+0x59e>
 800e58c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e590:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e594:	2b00      	cmp	r3, #0
 800e596:	d008      	beq.n	800e5aa <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800e5a0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e5a2:	6878      	ldr	r0, [r7, #4]
 800e5a4:	f000 ff44 	bl	800f430 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e5a8:	e051      	b.n	800e64e <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e5aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e5ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d014      	beq.n	800e5e0 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e5b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e5ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d105      	bne.n	800e5ce <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e5c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e5c6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d008      	beq.n	800e5e0 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e5d2:	2b00      	cmp	r3, #0
 800e5d4:	d03a      	beq.n	800e64c <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e5da:	6878      	ldr	r0, [r7, #4]
 800e5dc:	4798      	blx	r3
    }
    return;
 800e5de:	e035      	b.n	800e64c <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e5e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e5e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d009      	beq.n	800e600 <HAL_UART_IRQHandler+0x5f4>
 800e5ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e5f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	d003      	beq.n	800e600 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 800e5f8:	6878      	ldr	r0, [r7, #4]
 800e5fa:	f000 feee 	bl	800f3da <UART_EndTransmit_IT>
    return;
 800e5fe:	e026      	b.n	800e64e <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e600:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e604:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e608:	2b00      	cmp	r3, #0
 800e60a:	d009      	beq.n	800e620 <HAL_UART_IRQHandler+0x614>
 800e60c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e610:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e614:	2b00      	cmp	r3, #0
 800e616:	d003      	beq.n	800e620 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e618:	6878      	ldr	r0, [r7, #4]
 800e61a:	f000 ff1d 	bl	800f458 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e61e:	e016      	b.n	800e64e <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e620:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e624:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d010      	beq.n	800e64e <HAL_UART_IRQHandler+0x642>
 800e62c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e630:	2b00      	cmp	r3, #0
 800e632:	da0c      	bge.n	800e64e <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e634:	6878      	ldr	r0, [r7, #4]
 800e636:	f000 ff05 	bl	800f444 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e63a:	e008      	b.n	800e64e <HAL_UART_IRQHandler+0x642>
      return;
 800e63c:	bf00      	nop
 800e63e:	e006      	b.n	800e64e <HAL_UART_IRQHandler+0x642>
    return;
 800e640:	bf00      	nop
 800e642:	e004      	b.n	800e64e <HAL_UART_IRQHandler+0x642>
      return;
 800e644:	bf00      	nop
 800e646:	e002      	b.n	800e64e <HAL_UART_IRQHandler+0x642>
      return;
 800e648:	bf00      	nop
 800e64a:	e000      	b.n	800e64e <HAL_UART_IRQHandler+0x642>
    return;
 800e64c:	bf00      	nop
  }
}
 800e64e:	37e8      	adds	r7, #232	; 0xe8
 800e650:	46bd      	mov	sp, r7
 800e652:	bd80      	pop	{r7, pc}

0800e654 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800e654:	b480      	push	{r7}
 800e656:	b083      	sub	sp, #12
 800e658:	af00      	add	r7, sp, #0
 800e65a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800e65c:	bf00      	nop
 800e65e:	370c      	adds	r7, #12
 800e660:	46bd      	mov	sp, r7
 800e662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e666:	4770      	bx	lr

0800e668 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e668:	b480      	push	{r7}
 800e66a:	b083      	sub	sp, #12
 800e66c:	af00      	add	r7, sp, #0
 800e66e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800e670:	bf00      	nop
 800e672:	370c      	adds	r7, #12
 800e674:	46bd      	mov	sp, r7
 800e676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e67a:	4770      	bx	lr

0800e67c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e67c:	b480      	push	{r7}
 800e67e:	b083      	sub	sp, #12
 800e680:	af00      	add	r7, sp, #0
 800e682:	6078      	str	r0, [r7, #4]
 800e684:	460b      	mov	r3, r1
 800e686:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e688:	bf00      	nop
 800e68a:	370c      	adds	r7, #12
 800e68c:	46bd      	mov	sp, r7
 800e68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e692:	4770      	bx	lr

0800e694 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e694:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e698:	b08c      	sub	sp, #48	; 0x30
 800e69a:	af00      	add	r7, sp, #0
 800e69c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e69e:	2300      	movs	r3, #0
 800e6a0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e6a4:	697b      	ldr	r3, [r7, #20]
 800e6a6:	689a      	ldr	r2, [r3, #8]
 800e6a8:	697b      	ldr	r3, [r7, #20]
 800e6aa:	691b      	ldr	r3, [r3, #16]
 800e6ac:	431a      	orrs	r2, r3
 800e6ae:	697b      	ldr	r3, [r7, #20]
 800e6b0:	695b      	ldr	r3, [r3, #20]
 800e6b2:	431a      	orrs	r2, r3
 800e6b4:	697b      	ldr	r3, [r7, #20]
 800e6b6:	69db      	ldr	r3, [r3, #28]
 800e6b8:	4313      	orrs	r3, r2
 800e6ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e6bc:	697b      	ldr	r3, [r7, #20]
 800e6be:	681b      	ldr	r3, [r3, #0]
 800e6c0:	681a      	ldr	r2, [r3, #0]
 800e6c2:	4bab      	ldr	r3, [pc, #684]	; (800e970 <UART_SetConfig+0x2dc>)
 800e6c4:	4013      	ands	r3, r2
 800e6c6:	697a      	ldr	r2, [r7, #20]
 800e6c8:	6812      	ldr	r2, [r2, #0]
 800e6ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e6cc:	430b      	orrs	r3, r1
 800e6ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e6d0:	697b      	ldr	r3, [r7, #20]
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	685b      	ldr	r3, [r3, #4]
 800e6d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e6da:	697b      	ldr	r3, [r7, #20]
 800e6dc:	68da      	ldr	r2, [r3, #12]
 800e6de:	697b      	ldr	r3, [r7, #20]
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	430a      	orrs	r2, r1
 800e6e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e6e6:	697b      	ldr	r3, [r7, #20]
 800e6e8:	699b      	ldr	r3, [r3, #24]
 800e6ea:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e6ec:	697b      	ldr	r3, [r7, #20]
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	4aa0      	ldr	r2, [pc, #640]	; (800e974 <UART_SetConfig+0x2e0>)
 800e6f2:	4293      	cmp	r3, r2
 800e6f4:	d004      	beq.n	800e700 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e6f6:	697b      	ldr	r3, [r7, #20]
 800e6f8:	6a1b      	ldr	r3, [r3, #32]
 800e6fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e6fc:	4313      	orrs	r3, r2
 800e6fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e700:	697b      	ldr	r3, [r7, #20]
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	689b      	ldr	r3, [r3, #8]
 800e706:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800e70a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800e70e:	697a      	ldr	r2, [r7, #20]
 800e710:	6812      	ldr	r2, [r2, #0]
 800e712:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e714:	430b      	orrs	r3, r1
 800e716:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e718:	697b      	ldr	r3, [r7, #20]
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e71e:	f023 010f 	bic.w	r1, r3, #15
 800e722:	697b      	ldr	r3, [r7, #20]
 800e724:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e726:	697b      	ldr	r3, [r7, #20]
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	430a      	orrs	r2, r1
 800e72c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e72e:	697b      	ldr	r3, [r7, #20]
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	4a91      	ldr	r2, [pc, #580]	; (800e978 <UART_SetConfig+0x2e4>)
 800e734:	4293      	cmp	r3, r2
 800e736:	d125      	bne.n	800e784 <UART_SetConfig+0xf0>
 800e738:	4b90      	ldr	r3, [pc, #576]	; (800e97c <UART_SetConfig+0x2e8>)
 800e73a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e73e:	f003 0303 	and.w	r3, r3, #3
 800e742:	2b03      	cmp	r3, #3
 800e744:	d81a      	bhi.n	800e77c <UART_SetConfig+0xe8>
 800e746:	a201      	add	r2, pc, #4	; (adr r2, 800e74c <UART_SetConfig+0xb8>)
 800e748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e74c:	0800e75d 	.word	0x0800e75d
 800e750:	0800e76d 	.word	0x0800e76d
 800e754:	0800e765 	.word	0x0800e765
 800e758:	0800e775 	.word	0x0800e775
 800e75c:	2301      	movs	r3, #1
 800e75e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e762:	e0d6      	b.n	800e912 <UART_SetConfig+0x27e>
 800e764:	2302      	movs	r3, #2
 800e766:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e76a:	e0d2      	b.n	800e912 <UART_SetConfig+0x27e>
 800e76c:	2304      	movs	r3, #4
 800e76e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e772:	e0ce      	b.n	800e912 <UART_SetConfig+0x27e>
 800e774:	2308      	movs	r3, #8
 800e776:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e77a:	e0ca      	b.n	800e912 <UART_SetConfig+0x27e>
 800e77c:	2310      	movs	r3, #16
 800e77e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e782:	e0c6      	b.n	800e912 <UART_SetConfig+0x27e>
 800e784:	697b      	ldr	r3, [r7, #20]
 800e786:	681b      	ldr	r3, [r3, #0]
 800e788:	4a7d      	ldr	r2, [pc, #500]	; (800e980 <UART_SetConfig+0x2ec>)
 800e78a:	4293      	cmp	r3, r2
 800e78c:	d138      	bne.n	800e800 <UART_SetConfig+0x16c>
 800e78e:	4b7b      	ldr	r3, [pc, #492]	; (800e97c <UART_SetConfig+0x2e8>)
 800e790:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e794:	f003 030c 	and.w	r3, r3, #12
 800e798:	2b0c      	cmp	r3, #12
 800e79a:	d82d      	bhi.n	800e7f8 <UART_SetConfig+0x164>
 800e79c:	a201      	add	r2, pc, #4	; (adr r2, 800e7a4 <UART_SetConfig+0x110>)
 800e79e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7a2:	bf00      	nop
 800e7a4:	0800e7d9 	.word	0x0800e7d9
 800e7a8:	0800e7f9 	.word	0x0800e7f9
 800e7ac:	0800e7f9 	.word	0x0800e7f9
 800e7b0:	0800e7f9 	.word	0x0800e7f9
 800e7b4:	0800e7e9 	.word	0x0800e7e9
 800e7b8:	0800e7f9 	.word	0x0800e7f9
 800e7bc:	0800e7f9 	.word	0x0800e7f9
 800e7c0:	0800e7f9 	.word	0x0800e7f9
 800e7c4:	0800e7e1 	.word	0x0800e7e1
 800e7c8:	0800e7f9 	.word	0x0800e7f9
 800e7cc:	0800e7f9 	.word	0x0800e7f9
 800e7d0:	0800e7f9 	.word	0x0800e7f9
 800e7d4:	0800e7f1 	.word	0x0800e7f1
 800e7d8:	2300      	movs	r3, #0
 800e7da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e7de:	e098      	b.n	800e912 <UART_SetConfig+0x27e>
 800e7e0:	2302      	movs	r3, #2
 800e7e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e7e6:	e094      	b.n	800e912 <UART_SetConfig+0x27e>
 800e7e8:	2304      	movs	r3, #4
 800e7ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e7ee:	e090      	b.n	800e912 <UART_SetConfig+0x27e>
 800e7f0:	2308      	movs	r3, #8
 800e7f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e7f6:	e08c      	b.n	800e912 <UART_SetConfig+0x27e>
 800e7f8:	2310      	movs	r3, #16
 800e7fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e7fe:	e088      	b.n	800e912 <UART_SetConfig+0x27e>
 800e800:	697b      	ldr	r3, [r7, #20]
 800e802:	681b      	ldr	r3, [r3, #0]
 800e804:	4a5f      	ldr	r2, [pc, #380]	; (800e984 <UART_SetConfig+0x2f0>)
 800e806:	4293      	cmp	r3, r2
 800e808:	d125      	bne.n	800e856 <UART_SetConfig+0x1c2>
 800e80a:	4b5c      	ldr	r3, [pc, #368]	; (800e97c <UART_SetConfig+0x2e8>)
 800e80c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e810:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800e814:	2b30      	cmp	r3, #48	; 0x30
 800e816:	d016      	beq.n	800e846 <UART_SetConfig+0x1b2>
 800e818:	2b30      	cmp	r3, #48	; 0x30
 800e81a:	d818      	bhi.n	800e84e <UART_SetConfig+0x1ba>
 800e81c:	2b20      	cmp	r3, #32
 800e81e:	d00a      	beq.n	800e836 <UART_SetConfig+0x1a2>
 800e820:	2b20      	cmp	r3, #32
 800e822:	d814      	bhi.n	800e84e <UART_SetConfig+0x1ba>
 800e824:	2b00      	cmp	r3, #0
 800e826:	d002      	beq.n	800e82e <UART_SetConfig+0x19a>
 800e828:	2b10      	cmp	r3, #16
 800e82a:	d008      	beq.n	800e83e <UART_SetConfig+0x1aa>
 800e82c:	e00f      	b.n	800e84e <UART_SetConfig+0x1ba>
 800e82e:	2300      	movs	r3, #0
 800e830:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e834:	e06d      	b.n	800e912 <UART_SetConfig+0x27e>
 800e836:	2302      	movs	r3, #2
 800e838:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e83c:	e069      	b.n	800e912 <UART_SetConfig+0x27e>
 800e83e:	2304      	movs	r3, #4
 800e840:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e844:	e065      	b.n	800e912 <UART_SetConfig+0x27e>
 800e846:	2308      	movs	r3, #8
 800e848:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e84c:	e061      	b.n	800e912 <UART_SetConfig+0x27e>
 800e84e:	2310      	movs	r3, #16
 800e850:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e854:	e05d      	b.n	800e912 <UART_SetConfig+0x27e>
 800e856:	697b      	ldr	r3, [r7, #20]
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	4a4b      	ldr	r2, [pc, #300]	; (800e988 <UART_SetConfig+0x2f4>)
 800e85c:	4293      	cmp	r3, r2
 800e85e:	d125      	bne.n	800e8ac <UART_SetConfig+0x218>
 800e860:	4b46      	ldr	r3, [pc, #280]	; (800e97c <UART_SetConfig+0x2e8>)
 800e862:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e866:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800e86a:	2bc0      	cmp	r3, #192	; 0xc0
 800e86c:	d016      	beq.n	800e89c <UART_SetConfig+0x208>
 800e86e:	2bc0      	cmp	r3, #192	; 0xc0
 800e870:	d818      	bhi.n	800e8a4 <UART_SetConfig+0x210>
 800e872:	2b80      	cmp	r3, #128	; 0x80
 800e874:	d00a      	beq.n	800e88c <UART_SetConfig+0x1f8>
 800e876:	2b80      	cmp	r3, #128	; 0x80
 800e878:	d814      	bhi.n	800e8a4 <UART_SetConfig+0x210>
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d002      	beq.n	800e884 <UART_SetConfig+0x1f0>
 800e87e:	2b40      	cmp	r3, #64	; 0x40
 800e880:	d008      	beq.n	800e894 <UART_SetConfig+0x200>
 800e882:	e00f      	b.n	800e8a4 <UART_SetConfig+0x210>
 800e884:	2300      	movs	r3, #0
 800e886:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e88a:	e042      	b.n	800e912 <UART_SetConfig+0x27e>
 800e88c:	2302      	movs	r3, #2
 800e88e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e892:	e03e      	b.n	800e912 <UART_SetConfig+0x27e>
 800e894:	2304      	movs	r3, #4
 800e896:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e89a:	e03a      	b.n	800e912 <UART_SetConfig+0x27e>
 800e89c:	2308      	movs	r3, #8
 800e89e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e8a2:	e036      	b.n	800e912 <UART_SetConfig+0x27e>
 800e8a4:	2310      	movs	r3, #16
 800e8a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e8aa:	e032      	b.n	800e912 <UART_SetConfig+0x27e>
 800e8ac:	697b      	ldr	r3, [r7, #20]
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	4a30      	ldr	r2, [pc, #192]	; (800e974 <UART_SetConfig+0x2e0>)
 800e8b2:	4293      	cmp	r3, r2
 800e8b4:	d12a      	bne.n	800e90c <UART_SetConfig+0x278>
 800e8b6:	4b31      	ldr	r3, [pc, #196]	; (800e97c <UART_SetConfig+0x2e8>)
 800e8b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e8bc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800e8c0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e8c4:	d01a      	beq.n	800e8fc <UART_SetConfig+0x268>
 800e8c6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e8ca:	d81b      	bhi.n	800e904 <UART_SetConfig+0x270>
 800e8cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e8d0:	d00c      	beq.n	800e8ec <UART_SetConfig+0x258>
 800e8d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e8d6:	d815      	bhi.n	800e904 <UART_SetConfig+0x270>
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	d003      	beq.n	800e8e4 <UART_SetConfig+0x250>
 800e8dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e8e0:	d008      	beq.n	800e8f4 <UART_SetConfig+0x260>
 800e8e2:	e00f      	b.n	800e904 <UART_SetConfig+0x270>
 800e8e4:	2300      	movs	r3, #0
 800e8e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e8ea:	e012      	b.n	800e912 <UART_SetConfig+0x27e>
 800e8ec:	2302      	movs	r3, #2
 800e8ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e8f2:	e00e      	b.n	800e912 <UART_SetConfig+0x27e>
 800e8f4:	2304      	movs	r3, #4
 800e8f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e8fa:	e00a      	b.n	800e912 <UART_SetConfig+0x27e>
 800e8fc:	2308      	movs	r3, #8
 800e8fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e902:	e006      	b.n	800e912 <UART_SetConfig+0x27e>
 800e904:	2310      	movs	r3, #16
 800e906:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e90a:	e002      	b.n	800e912 <UART_SetConfig+0x27e>
 800e90c:	2310      	movs	r3, #16
 800e90e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e912:	697b      	ldr	r3, [r7, #20]
 800e914:	681b      	ldr	r3, [r3, #0]
 800e916:	4a17      	ldr	r2, [pc, #92]	; (800e974 <UART_SetConfig+0x2e0>)
 800e918:	4293      	cmp	r3, r2
 800e91a:	f040 80a8 	bne.w	800ea6e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e91e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e922:	2b08      	cmp	r3, #8
 800e924:	d834      	bhi.n	800e990 <UART_SetConfig+0x2fc>
 800e926:	a201      	add	r2, pc, #4	; (adr r2, 800e92c <UART_SetConfig+0x298>)
 800e928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e92c:	0800e951 	.word	0x0800e951
 800e930:	0800e991 	.word	0x0800e991
 800e934:	0800e959 	.word	0x0800e959
 800e938:	0800e991 	.word	0x0800e991
 800e93c:	0800e95f 	.word	0x0800e95f
 800e940:	0800e991 	.word	0x0800e991
 800e944:	0800e991 	.word	0x0800e991
 800e948:	0800e991 	.word	0x0800e991
 800e94c:	0800e967 	.word	0x0800e967
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e950:	f7fc fd34 	bl	800b3bc <HAL_RCC_GetPCLK1Freq>
 800e954:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e956:	e021      	b.n	800e99c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e958:	4b0c      	ldr	r3, [pc, #48]	; (800e98c <UART_SetConfig+0x2f8>)
 800e95a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800e95c:	e01e      	b.n	800e99c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e95e:	f7fc fcbf 	bl	800b2e0 <HAL_RCC_GetSysClockFreq>
 800e962:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e964:	e01a      	b.n	800e99c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e966:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e96a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800e96c:	e016      	b.n	800e99c <UART_SetConfig+0x308>
 800e96e:	bf00      	nop
 800e970:	cfff69f3 	.word	0xcfff69f3
 800e974:	40008000 	.word	0x40008000
 800e978:	40013800 	.word	0x40013800
 800e97c:	40021000 	.word	0x40021000
 800e980:	40004400 	.word	0x40004400
 800e984:	40004800 	.word	0x40004800
 800e988:	40004c00 	.word	0x40004c00
 800e98c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800e990:	2300      	movs	r3, #0
 800e992:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800e994:	2301      	movs	r3, #1
 800e996:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800e99a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e99c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	f000 812a 	beq.w	800ebf8 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e9a4:	697b      	ldr	r3, [r7, #20]
 800e9a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9a8:	4a9e      	ldr	r2, [pc, #632]	; (800ec24 <UART_SetConfig+0x590>)
 800e9aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e9ae:	461a      	mov	r2, r3
 800e9b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9b2:	fbb3 f3f2 	udiv	r3, r3, r2
 800e9b6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e9b8:	697b      	ldr	r3, [r7, #20]
 800e9ba:	685a      	ldr	r2, [r3, #4]
 800e9bc:	4613      	mov	r3, r2
 800e9be:	005b      	lsls	r3, r3, #1
 800e9c0:	4413      	add	r3, r2
 800e9c2:	69ba      	ldr	r2, [r7, #24]
 800e9c4:	429a      	cmp	r2, r3
 800e9c6:	d305      	bcc.n	800e9d4 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e9c8:	697b      	ldr	r3, [r7, #20]
 800e9ca:	685b      	ldr	r3, [r3, #4]
 800e9cc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e9ce:	69ba      	ldr	r2, [r7, #24]
 800e9d0:	429a      	cmp	r2, r3
 800e9d2:	d903      	bls.n	800e9dc <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800e9d4:	2301      	movs	r3, #1
 800e9d6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800e9da:	e10d      	b.n	800ebf8 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e9dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9de:	2200      	movs	r2, #0
 800e9e0:	60bb      	str	r3, [r7, #8]
 800e9e2:	60fa      	str	r2, [r7, #12]
 800e9e4:	697b      	ldr	r3, [r7, #20]
 800e9e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9e8:	4a8e      	ldr	r2, [pc, #568]	; (800ec24 <UART_SetConfig+0x590>)
 800e9ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e9ee:	b29b      	uxth	r3, r3
 800e9f0:	2200      	movs	r2, #0
 800e9f2:	603b      	str	r3, [r7, #0]
 800e9f4:	607a      	str	r2, [r7, #4]
 800e9f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e9fa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e9fe:	f7f2 f96b 	bl	8000cd8 <__aeabi_uldivmod>
 800ea02:	4602      	mov	r2, r0
 800ea04:	460b      	mov	r3, r1
 800ea06:	4610      	mov	r0, r2
 800ea08:	4619      	mov	r1, r3
 800ea0a:	f04f 0200 	mov.w	r2, #0
 800ea0e:	f04f 0300 	mov.w	r3, #0
 800ea12:	020b      	lsls	r3, r1, #8
 800ea14:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ea18:	0202      	lsls	r2, r0, #8
 800ea1a:	6979      	ldr	r1, [r7, #20]
 800ea1c:	6849      	ldr	r1, [r1, #4]
 800ea1e:	0849      	lsrs	r1, r1, #1
 800ea20:	2000      	movs	r0, #0
 800ea22:	460c      	mov	r4, r1
 800ea24:	4605      	mov	r5, r0
 800ea26:	eb12 0804 	adds.w	r8, r2, r4
 800ea2a:	eb43 0905 	adc.w	r9, r3, r5
 800ea2e:	697b      	ldr	r3, [r7, #20]
 800ea30:	685b      	ldr	r3, [r3, #4]
 800ea32:	2200      	movs	r2, #0
 800ea34:	469a      	mov	sl, r3
 800ea36:	4693      	mov	fp, r2
 800ea38:	4652      	mov	r2, sl
 800ea3a:	465b      	mov	r3, fp
 800ea3c:	4640      	mov	r0, r8
 800ea3e:	4649      	mov	r1, r9
 800ea40:	f7f2 f94a 	bl	8000cd8 <__aeabi_uldivmod>
 800ea44:	4602      	mov	r2, r0
 800ea46:	460b      	mov	r3, r1
 800ea48:	4613      	mov	r3, r2
 800ea4a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ea4c:	6a3b      	ldr	r3, [r7, #32]
 800ea4e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ea52:	d308      	bcc.n	800ea66 <UART_SetConfig+0x3d2>
 800ea54:	6a3b      	ldr	r3, [r7, #32]
 800ea56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ea5a:	d204      	bcs.n	800ea66 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800ea5c:	697b      	ldr	r3, [r7, #20]
 800ea5e:	681b      	ldr	r3, [r3, #0]
 800ea60:	6a3a      	ldr	r2, [r7, #32]
 800ea62:	60da      	str	r2, [r3, #12]
 800ea64:	e0c8      	b.n	800ebf8 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800ea66:	2301      	movs	r3, #1
 800ea68:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800ea6c:	e0c4      	b.n	800ebf8 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ea6e:	697b      	ldr	r3, [r7, #20]
 800ea70:	69db      	ldr	r3, [r3, #28]
 800ea72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ea76:	d167      	bne.n	800eb48 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800ea78:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ea7c:	2b08      	cmp	r3, #8
 800ea7e:	d828      	bhi.n	800ead2 <UART_SetConfig+0x43e>
 800ea80:	a201      	add	r2, pc, #4	; (adr r2, 800ea88 <UART_SetConfig+0x3f4>)
 800ea82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea86:	bf00      	nop
 800ea88:	0800eaad 	.word	0x0800eaad
 800ea8c:	0800eab5 	.word	0x0800eab5
 800ea90:	0800eabd 	.word	0x0800eabd
 800ea94:	0800ead3 	.word	0x0800ead3
 800ea98:	0800eac3 	.word	0x0800eac3
 800ea9c:	0800ead3 	.word	0x0800ead3
 800eaa0:	0800ead3 	.word	0x0800ead3
 800eaa4:	0800ead3 	.word	0x0800ead3
 800eaa8:	0800eacb 	.word	0x0800eacb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800eaac:	f7fc fc86 	bl	800b3bc <HAL_RCC_GetPCLK1Freq>
 800eab0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800eab2:	e014      	b.n	800eade <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800eab4:	f7fc fc98 	bl	800b3e8 <HAL_RCC_GetPCLK2Freq>
 800eab8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800eaba:	e010      	b.n	800eade <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800eabc:	4b5a      	ldr	r3, [pc, #360]	; (800ec28 <UART_SetConfig+0x594>)
 800eabe:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800eac0:	e00d      	b.n	800eade <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800eac2:	f7fc fc0d 	bl	800b2e0 <HAL_RCC_GetSysClockFreq>
 800eac6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800eac8:	e009      	b.n	800eade <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eaca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800eace:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800ead0:	e005      	b.n	800eade <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800ead2:	2300      	movs	r3, #0
 800ead4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800ead6:	2301      	movs	r3, #1
 800ead8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800eadc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800eade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	f000 8089 	beq.w	800ebf8 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800eae6:	697b      	ldr	r3, [r7, #20]
 800eae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eaea:	4a4e      	ldr	r2, [pc, #312]	; (800ec24 <UART_SetConfig+0x590>)
 800eaec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eaf0:	461a      	mov	r2, r3
 800eaf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eaf4:	fbb3 f3f2 	udiv	r3, r3, r2
 800eaf8:	005a      	lsls	r2, r3, #1
 800eafa:	697b      	ldr	r3, [r7, #20]
 800eafc:	685b      	ldr	r3, [r3, #4]
 800eafe:	085b      	lsrs	r3, r3, #1
 800eb00:	441a      	add	r2, r3
 800eb02:	697b      	ldr	r3, [r7, #20]
 800eb04:	685b      	ldr	r3, [r3, #4]
 800eb06:	fbb2 f3f3 	udiv	r3, r2, r3
 800eb0a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800eb0c:	6a3b      	ldr	r3, [r7, #32]
 800eb0e:	2b0f      	cmp	r3, #15
 800eb10:	d916      	bls.n	800eb40 <UART_SetConfig+0x4ac>
 800eb12:	6a3b      	ldr	r3, [r7, #32]
 800eb14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eb18:	d212      	bcs.n	800eb40 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800eb1a:	6a3b      	ldr	r3, [r7, #32]
 800eb1c:	b29b      	uxth	r3, r3
 800eb1e:	f023 030f 	bic.w	r3, r3, #15
 800eb22:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800eb24:	6a3b      	ldr	r3, [r7, #32]
 800eb26:	085b      	lsrs	r3, r3, #1
 800eb28:	b29b      	uxth	r3, r3
 800eb2a:	f003 0307 	and.w	r3, r3, #7
 800eb2e:	b29a      	uxth	r2, r3
 800eb30:	8bfb      	ldrh	r3, [r7, #30]
 800eb32:	4313      	orrs	r3, r2
 800eb34:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800eb36:	697b      	ldr	r3, [r7, #20]
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	8bfa      	ldrh	r2, [r7, #30]
 800eb3c:	60da      	str	r2, [r3, #12]
 800eb3e:	e05b      	b.n	800ebf8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800eb40:	2301      	movs	r3, #1
 800eb42:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800eb46:	e057      	b.n	800ebf8 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800eb48:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800eb4c:	2b08      	cmp	r3, #8
 800eb4e:	d828      	bhi.n	800eba2 <UART_SetConfig+0x50e>
 800eb50:	a201      	add	r2, pc, #4	; (adr r2, 800eb58 <UART_SetConfig+0x4c4>)
 800eb52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb56:	bf00      	nop
 800eb58:	0800eb7d 	.word	0x0800eb7d
 800eb5c:	0800eb85 	.word	0x0800eb85
 800eb60:	0800eb8d 	.word	0x0800eb8d
 800eb64:	0800eba3 	.word	0x0800eba3
 800eb68:	0800eb93 	.word	0x0800eb93
 800eb6c:	0800eba3 	.word	0x0800eba3
 800eb70:	0800eba3 	.word	0x0800eba3
 800eb74:	0800eba3 	.word	0x0800eba3
 800eb78:	0800eb9b 	.word	0x0800eb9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800eb7c:	f7fc fc1e 	bl	800b3bc <HAL_RCC_GetPCLK1Freq>
 800eb80:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800eb82:	e014      	b.n	800ebae <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800eb84:	f7fc fc30 	bl	800b3e8 <HAL_RCC_GetPCLK2Freq>
 800eb88:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800eb8a:	e010      	b.n	800ebae <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800eb8c:	4b26      	ldr	r3, [pc, #152]	; (800ec28 <UART_SetConfig+0x594>)
 800eb8e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800eb90:	e00d      	b.n	800ebae <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800eb92:	f7fc fba5 	bl	800b2e0 <HAL_RCC_GetSysClockFreq>
 800eb96:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800eb98:	e009      	b.n	800ebae <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eb9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800eb9e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800eba0:	e005      	b.n	800ebae <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800eba2:	2300      	movs	r3, #0
 800eba4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800eba6:	2301      	movs	r3, #1
 800eba8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800ebac:	bf00      	nop
    }

    if (pclk != 0U)
 800ebae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d021      	beq.n	800ebf8 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ebb4:	697b      	ldr	r3, [r7, #20]
 800ebb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ebb8:	4a1a      	ldr	r2, [pc, #104]	; (800ec24 <UART_SetConfig+0x590>)
 800ebba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ebbe:	461a      	mov	r2, r3
 800ebc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebc2:	fbb3 f2f2 	udiv	r2, r3, r2
 800ebc6:	697b      	ldr	r3, [r7, #20]
 800ebc8:	685b      	ldr	r3, [r3, #4]
 800ebca:	085b      	lsrs	r3, r3, #1
 800ebcc:	441a      	add	r2, r3
 800ebce:	697b      	ldr	r3, [r7, #20]
 800ebd0:	685b      	ldr	r3, [r3, #4]
 800ebd2:	fbb2 f3f3 	udiv	r3, r2, r3
 800ebd6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ebd8:	6a3b      	ldr	r3, [r7, #32]
 800ebda:	2b0f      	cmp	r3, #15
 800ebdc:	d909      	bls.n	800ebf2 <UART_SetConfig+0x55e>
 800ebde:	6a3b      	ldr	r3, [r7, #32]
 800ebe0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ebe4:	d205      	bcs.n	800ebf2 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ebe6:	6a3b      	ldr	r3, [r7, #32]
 800ebe8:	b29a      	uxth	r2, r3
 800ebea:	697b      	ldr	r3, [r7, #20]
 800ebec:	681b      	ldr	r3, [r3, #0]
 800ebee:	60da      	str	r2, [r3, #12]
 800ebf0:	e002      	b.n	800ebf8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800ebf2:	2301      	movs	r3, #1
 800ebf4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ebf8:	697b      	ldr	r3, [r7, #20]
 800ebfa:	2201      	movs	r2, #1
 800ebfc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800ec00:	697b      	ldr	r3, [r7, #20]
 800ec02:	2201      	movs	r2, #1
 800ec04:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ec08:	697b      	ldr	r3, [r7, #20]
 800ec0a:	2200      	movs	r2, #0
 800ec0c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800ec0e:	697b      	ldr	r3, [r7, #20]
 800ec10:	2200      	movs	r2, #0
 800ec12:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800ec14:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800ec18:	4618      	mov	r0, r3
 800ec1a:	3730      	adds	r7, #48	; 0x30
 800ec1c:	46bd      	mov	sp, r7
 800ec1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ec22:	bf00      	nop
 800ec24:	08016128 	.word	0x08016128
 800ec28:	00f42400 	.word	0x00f42400

0800ec2c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ec2c:	b480      	push	{r7}
 800ec2e:	b083      	sub	sp, #12
 800ec30:	af00      	add	r7, sp, #0
 800ec32:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec38:	f003 0308 	and.w	r3, r3, #8
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	d00a      	beq.n	800ec56 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	681b      	ldr	r3, [r3, #0]
 800ec44:	685b      	ldr	r3, [r3, #4]
 800ec46:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	430a      	orrs	r2, r1
 800ec54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec5a:	f003 0301 	and.w	r3, r3, #1
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	d00a      	beq.n	800ec78 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	685b      	ldr	r3, [r3, #4]
 800ec68:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	681b      	ldr	r3, [r3, #0]
 800ec74:	430a      	orrs	r2, r1
 800ec76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec7c:	f003 0302 	and.w	r3, r3, #2
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	d00a      	beq.n	800ec9a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	681b      	ldr	r3, [r3, #0]
 800ec88:	685b      	ldr	r3, [r3, #4]
 800ec8a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	681b      	ldr	r3, [r3, #0]
 800ec96:	430a      	orrs	r2, r1
 800ec98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec9e:	f003 0304 	and.w	r3, r3, #4
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	d00a      	beq.n	800ecbc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	681b      	ldr	r3, [r3, #0]
 800ecaa:	685b      	ldr	r3, [r3, #4]
 800ecac:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	681b      	ldr	r3, [r3, #0]
 800ecb8:	430a      	orrs	r2, r1
 800ecba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ecc0:	f003 0310 	and.w	r3, r3, #16
 800ecc4:	2b00      	cmp	r3, #0
 800ecc6:	d00a      	beq.n	800ecde <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	681b      	ldr	r3, [r3, #0]
 800eccc:	689b      	ldr	r3, [r3, #8]
 800ecce:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	681b      	ldr	r3, [r3, #0]
 800ecda:	430a      	orrs	r2, r1
 800ecdc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ece2:	f003 0320 	and.w	r3, r3, #32
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d00a      	beq.n	800ed00 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	689b      	ldr	r3, [r3, #8]
 800ecf0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	430a      	orrs	r2, r1
 800ecfe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d01a      	beq.n	800ed42 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	681b      	ldr	r3, [r3, #0]
 800ed10:	685b      	ldr	r3, [r3, #4]
 800ed12:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	681b      	ldr	r3, [r3, #0]
 800ed1e:	430a      	orrs	r2, r1
 800ed20:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ed26:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ed2a:	d10a      	bne.n	800ed42 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	685b      	ldr	r3, [r3, #4]
 800ed32:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	681b      	ldr	r3, [r3, #0]
 800ed3e:	430a      	orrs	r2, r1
 800ed40:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d00a      	beq.n	800ed64 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	681b      	ldr	r3, [r3, #0]
 800ed52:	685b      	ldr	r3, [r3, #4]
 800ed54:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	681b      	ldr	r3, [r3, #0]
 800ed60:	430a      	orrs	r2, r1
 800ed62:	605a      	str	r2, [r3, #4]
  }
}
 800ed64:	bf00      	nop
 800ed66:	370c      	adds	r7, #12
 800ed68:	46bd      	mov	sp, r7
 800ed6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed6e:	4770      	bx	lr

0800ed70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ed70:	b580      	push	{r7, lr}
 800ed72:	b098      	sub	sp, #96	; 0x60
 800ed74:	af02      	add	r7, sp, #8
 800ed76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	2200      	movs	r2, #0
 800ed7c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ed80:	f7f7 fe8a 	bl	8006a98 <HAL_GetTick>
 800ed84:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	f003 0308 	and.w	r3, r3, #8
 800ed90:	2b08      	cmp	r3, #8
 800ed92:	d12f      	bne.n	800edf4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ed94:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ed98:	9300      	str	r3, [sp, #0]
 800ed9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ed9c:	2200      	movs	r2, #0
 800ed9e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800eda2:	6878      	ldr	r0, [r7, #4]
 800eda4:	f000 f88e 	bl	800eec4 <UART_WaitOnFlagUntilTimeout>
 800eda8:	4603      	mov	r3, r0
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d022      	beq.n	800edf4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	681b      	ldr	r3, [r3, #0]
 800edb2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800edb6:	e853 3f00 	ldrex	r3, [r3]
 800edba:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800edbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800edbe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800edc2:	653b      	str	r3, [r7, #80]	; 0x50
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	681b      	ldr	r3, [r3, #0]
 800edc8:	461a      	mov	r2, r3
 800edca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800edcc:	647b      	str	r3, [r7, #68]	; 0x44
 800edce:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800edd0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800edd2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800edd4:	e841 2300 	strex	r3, r2, [r1]
 800edd8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800edda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eddc:	2b00      	cmp	r3, #0
 800edde:	d1e6      	bne.n	800edae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	2220      	movs	r2, #32
 800ede4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	2200      	movs	r2, #0
 800edec:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800edf0:	2303      	movs	r3, #3
 800edf2:	e063      	b.n	800eebc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	681b      	ldr	r3, [r3, #0]
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	f003 0304 	and.w	r3, r3, #4
 800edfe:	2b04      	cmp	r3, #4
 800ee00:	d149      	bne.n	800ee96 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ee02:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ee06:	9300      	str	r3, [sp, #0]
 800ee08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ee0a:	2200      	movs	r2, #0
 800ee0c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ee10:	6878      	ldr	r0, [r7, #4]
 800ee12:	f000 f857 	bl	800eec4 <UART_WaitOnFlagUntilTimeout>
 800ee16:	4603      	mov	r3, r0
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d03c      	beq.n	800ee96 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	681b      	ldr	r3, [r3, #0]
 800ee20:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee24:	e853 3f00 	ldrex	r3, [r3]
 800ee28:	623b      	str	r3, [r7, #32]
   return(result);
 800ee2a:	6a3b      	ldr	r3, [r7, #32]
 800ee2c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ee30:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	681b      	ldr	r3, [r3, #0]
 800ee36:	461a      	mov	r2, r3
 800ee38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ee3a:	633b      	str	r3, [r7, #48]	; 0x30
 800ee3c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee3e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ee40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ee42:	e841 2300 	strex	r3, r2, [r1]
 800ee46:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ee48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	d1e6      	bne.n	800ee1c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	3308      	adds	r3, #8
 800ee54:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee56:	693b      	ldr	r3, [r7, #16]
 800ee58:	e853 3f00 	ldrex	r3, [r3]
 800ee5c:	60fb      	str	r3, [r7, #12]
   return(result);
 800ee5e:	68fb      	ldr	r3, [r7, #12]
 800ee60:	f023 0301 	bic.w	r3, r3, #1
 800ee64:	64bb      	str	r3, [r7, #72]	; 0x48
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	3308      	adds	r3, #8
 800ee6c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ee6e:	61fa      	str	r2, [r7, #28]
 800ee70:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee72:	69b9      	ldr	r1, [r7, #24]
 800ee74:	69fa      	ldr	r2, [r7, #28]
 800ee76:	e841 2300 	strex	r3, r2, [r1]
 800ee7a:	617b      	str	r3, [r7, #20]
   return(result);
 800ee7c:	697b      	ldr	r3, [r7, #20]
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d1e5      	bne.n	800ee4e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	2220      	movs	r2, #32
 800ee86:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	2200      	movs	r2, #0
 800ee8e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ee92:	2303      	movs	r3, #3
 800ee94:	e012      	b.n	800eebc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	2220      	movs	r2, #32
 800ee9a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	2220      	movs	r2, #32
 800eea2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	2200      	movs	r2, #0
 800eeaa:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	2200      	movs	r2, #0
 800eeb0:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	2200      	movs	r2, #0
 800eeb6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800eeba:	2300      	movs	r3, #0
}
 800eebc:	4618      	mov	r0, r3
 800eebe:	3758      	adds	r7, #88	; 0x58
 800eec0:	46bd      	mov	sp, r7
 800eec2:	bd80      	pop	{r7, pc}

0800eec4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800eec4:	b580      	push	{r7, lr}
 800eec6:	b084      	sub	sp, #16
 800eec8:	af00      	add	r7, sp, #0
 800eeca:	60f8      	str	r0, [r7, #12]
 800eecc:	60b9      	str	r1, [r7, #8]
 800eece:	603b      	str	r3, [r7, #0]
 800eed0:	4613      	mov	r3, r2
 800eed2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800eed4:	e04f      	b.n	800ef76 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800eed6:	69bb      	ldr	r3, [r7, #24]
 800eed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eedc:	d04b      	beq.n	800ef76 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800eede:	f7f7 fddb 	bl	8006a98 <HAL_GetTick>
 800eee2:	4602      	mov	r2, r0
 800eee4:	683b      	ldr	r3, [r7, #0]
 800eee6:	1ad3      	subs	r3, r2, r3
 800eee8:	69ba      	ldr	r2, [r7, #24]
 800eeea:	429a      	cmp	r2, r3
 800eeec:	d302      	bcc.n	800eef4 <UART_WaitOnFlagUntilTimeout+0x30>
 800eeee:	69bb      	ldr	r3, [r7, #24]
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	d101      	bne.n	800eef8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800eef4:	2303      	movs	r3, #3
 800eef6:	e04e      	b.n	800ef96 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800eef8:	68fb      	ldr	r3, [r7, #12]
 800eefa:	681b      	ldr	r3, [r3, #0]
 800eefc:	681b      	ldr	r3, [r3, #0]
 800eefe:	f003 0304 	and.w	r3, r3, #4
 800ef02:	2b00      	cmp	r3, #0
 800ef04:	d037      	beq.n	800ef76 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ef06:	68bb      	ldr	r3, [r7, #8]
 800ef08:	2b80      	cmp	r3, #128	; 0x80
 800ef0a:	d034      	beq.n	800ef76 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ef0c:	68bb      	ldr	r3, [r7, #8]
 800ef0e:	2b40      	cmp	r3, #64	; 0x40
 800ef10:	d031      	beq.n	800ef76 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ef12:	68fb      	ldr	r3, [r7, #12]
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	69db      	ldr	r3, [r3, #28]
 800ef18:	f003 0308 	and.w	r3, r3, #8
 800ef1c:	2b08      	cmp	r3, #8
 800ef1e:	d110      	bne.n	800ef42 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ef20:	68fb      	ldr	r3, [r7, #12]
 800ef22:	681b      	ldr	r3, [r3, #0]
 800ef24:	2208      	movs	r2, #8
 800ef26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ef28:	68f8      	ldr	r0, [r7, #12]
 800ef2a:	f000 f838 	bl	800ef9e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ef2e:	68fb      	ldr	r3, [r7, #12]
 800ef30:	2208      	movs	r2, #8
 800ef32:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ef36:	68fb      	ldr	r3, [r7, #12]
 800ef38:	2200      	movs	r2, #0
 800ef3a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800ef3e:	2301      	movs	r3, #1
 800ef40:	e029      	b.n	800ef96 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ef42:	68fb      	ldr	r3, [r7, #12]
 800ef44:	681b      	ldr	r3, [r3, #0]
 800ef46:	69db      	ldr	r3, [r3, #28]
 800ef48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ef4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ef50:	d111      	bne.n	800ef76 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ef52:	68fb      	ldr	r3, [r7, #12]
 800ef54:	681b      	ldr	r3, [r3, #0]
 800ef56:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ef5a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ef5c:	68f8      	ldr	r0, [r7, #12]
 800ef5e:	f000 f81e 	bl	800ef9e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	2220      	movs	r2, #32
 800ef66:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ef6a:	68fb      	ldr	r3, [r7, #12]
 800ef6c:	2200      	movs	r2, #0
 800ef6e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800ef72:	2303      	movs	r3, #3
 800ef74:	e00f      	b.n	800ef96 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ef76:	68fb      	ldr	r3, [r7, #12]
 800ef78:	681b      	ldr	r3, [r3, #0]
 800ef7a:	69da      	ldr	r2, [r3, #28]
 800ef7c:	68bb      	ldr	r3, [r7, #8]
 800ef7e:	4013      	ands	r3, r2
 800ef80:	68ba      	ldr	r2, [r7, #8]
 800ef82:	429a      	cmp	r2, r3
 800ef84:	bf0c      	ite	eq
 800ef86:	2301      	moveq	r3, #1
 800ef88:	2300      	movne	r3, #0
 800ef8a:	b2db      	uxtb	r3, r3
 800ef8c:	461a      	mov	r2, r3
 800ef8e:	79fb      	ldrb	r3, [r7, #7]
 800ef90:	429a      	cmp	r2, r3
 800ef92:	d0a0      	beq.n	800eed6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ef94:	2300      	movs	r3, #0
}
 800ef96:	4618      	mov	r0, r3
 800ef98:	3710      	adds	r7, #16
 800ef9a:	46bd      	mov	sp, r7
 800ef9c:	bd80      	pop	{r7, pc}

0800ef9e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ef9e:	b480      	push	{r7}
 800efa0:	b095      	sub	sp, #84	; 0x54
 800efa2:	af00      	add	r7, sp, #0
 800efa4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	681b      	ldr	r3, [r3, #0]
 800efaa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800efae:	e853 3f00 	ldrex	r3, [r3]
 800efb2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800efb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800efb6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800efba:	64fb      	str	r3, [r7, #76]	; 0x4c
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	681b      	ldr	r3, [r3, #0]
 800efc0:	461a      	mov	r2, r3
 800efc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800efc4:	643b      	str	r3, [r7, #64]	; 0x40
 800efc6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efc8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800efca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800efcc:	e841 2300 	strex	r3, r2, [r1]
 800efd0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800efd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d1e6      	bne.n	800efa6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	3308      	adds	r3, #8
 800efde:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efe0:	6a3b      	ldr	r3, [r7, #32]
 800efe2:	e853 3f00 	ldrex	r3, [r3]
 800efe6:	61fb      	str	r3, [r7, #28]
   return(result);
 800efe8:	69fb      	ldr	r3, [r7, #28]
 800efea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800efee:	f023 0301 	bic.w	r3, r3, #1
 800eff2:	64bb      	str	r3, [r7, #72]	; 0x48
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	3308      	adds	r3, #8
 800effa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800effc:	62fa      	str	r2, [r7, #44]	; 0x2c
 800effe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f000:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f002:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f004:	e841 2300 	strex	r3, r2, [r1]
 800f008:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f00a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d1e3      	bne.n	800efd8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f014:	2b01      	cmp	r3, #1
 800f016:	d118      	bne.n	800f04a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f01e:	68fb      	ldr	r3, [r7, #12]
 800f020:	e853 3f00 	ldrex	r3, [r3]
 800f024:	60bb      	str	r3, [r7, #8]
   return(result);
 800f026:	68bb      	ldr	r3, [r7, #8]
 800f028:	f023 0310 	bic.w	r3, r3, #16
 800f02c:	647b      	str	r3, [r7, #68]	; 0x44
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	681b      	ldr	r3, [r3, #0]
 800f032:	461a      	mov	r2, r3
 800f034:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f036:	61bb      	str	r3, [r7, #24]
 800f038:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f03a:	6979      	ldr	r1, [r7, #20]
 800f03c:	69ba      	ldr	r2, [r7, #24]
 800f03e:	e841 2300 	strex	r3, r2, [r1]
 800f042:	613b      	str	r3, [r7, #16]
   return(result);
 800f044:	693b      	ldr	r3, [r7, #16]
 800f046:	2b00      	cmp	r3, #0
 800f048:	d1e6      	bne.n	800f018 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	2220      	movs	r2, #32
 800f04e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	2200      	movs	r2, #0
 800f056:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	2200      	movs	r2, #0
 800f05c:	675a      	str	r2, [r3, #116]	; 0x74
}
 800f05e:	bf00      	nop
 800f060:	3754      	adds	r7, #84	; 0x54
 800f062:	46bd      	mov	sp, r7
 800f064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f068:	4770      	bx	lr

0800f06a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f06a:	b580      	push	{r7, lr}
 800f06c:	b084      	sub	sp, #16
 800f06e:	af00      	add	r7, sp, #0
 800f070:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f076:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f078:	68fb      	ldr	r3, [r7, #12]
 800f07a:	2200      	movs	r2, #0
 800f07c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800f080:	68fb      	ldr	r3, [r7, #12]
 800f082:	2200      	movs	r2, #0
 800f084:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f088:	68f8      	ldr	r0, [r7, #12]
 800f08a:	f7ff faed 	bl	800e668 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f08e:	bf00      	nop
 800f090:	3710      	adds	r7, #16
 800f092:	46bd      	mov	sp, r7
 800f094:	bd80      	pop	{r7, pc}

0800f096 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f096:	b480      	push	{r7}
 800f098:	b08f      	sub	sp, #60	; 0x3c
 800f09a:	af00      	add	r7, sp, #0
 800f09c:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f0a4:	2b21      	cmp	r3, #33	; 0x21
 800f0a6:	d14c      	bne.n	800f142 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800f0ae:	b29b      	uxth	r3, r3
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	d132      	bne.n	800f11a <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	681b      	ldr	r3, [r3, #0]
 800f0b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0ba:	6a3b      	ldr	r3, [r7, #32]
 800f0bc:	e853 3f00 	ldrex	r3, [r3]
 800f0c0:	61fb      	str	r3, [r7, #28]
   return(result);
 800f0c2:	69fb      	ldr	r3, [r7, #28]
 800f0c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f0c8:	637b      	str	r3, [r7, #52]	; 0x34
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	461a      	mov	r2, r3
 800f0d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f0d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f0d4:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f0d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f0da:	e841 2300 	strex	r3, r2, [r1]
 800f0de:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f0e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	d1e6      	bne.n	800f0b4 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	681b      	ldr	r3, [r3, #0]
 800f0ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0ec:	68fb      	ldr	r3, [r7, #12]
 800f0ee:	e853 3f00 	ldrex	r3, [r3]
 800f0f2:	60bb      	str	r3, [r7, #8]
   return(result);
 800f0f4:	68bb      	ldr	r3, [r7, #8]
 800f0f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f0fa:	633b      	str	r3, [r7, #48]	; 0x30
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	681b      	ldr	r3, [r3, #0]
 800f100:	461a      	mov	r2, r3
 800f102:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f104:	61bb      	str	r3, [r7, #24]
 800f106:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f108:	6979      	ldr	r1, [r7, #20]
 800f10a:	69ba      	ldr	r2, [r7, #24]
 800f10c:	e841 2300 	strex	r3, r2, [r1]
 800f110:	613b      	str	r3, [r7, #16]
   return(result);
 800f112:	693b      	ldr	r3, [r7, #16]
 800f114:	2b00      	cmp	r3, #0
 800f116:	d1e6      	bne.n	800f0e6 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800f118:	e013      	b.n	800f142 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f11e:	781a      	ldrb	r2, [r3, #0]
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f12a:	1c5a      	adds	r2, r3, #1
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800f136:	b29b      	uxth	r3, r3
 800f138:	3b01      	subs	r3, #1
 800f13a:	b29a      	uxth	r2, r3
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 800f142:	bf00      	nop
 800f144:	373c      	adds	r7, #60	; 0x3c
 800f146:	46bd      	mov	sp, r7
 800f148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f14c:	4770      	bx	lr

0800f14e <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800f14e:	b480      	push	{r7}
 800f150:	b091      	sub	sp, #68	; 0x44
 800f152:	af00      	add	r7, sp, #0
 800f154:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f15c:	2b21      	cmp	r3, #33	; 0x21
 800f15e:	d151      	bne.n	800f204 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800f166:	b29b      	uxth	r3, r3
 800f168:	2b00      	cmp	r3, #0
 800f16a:	d132      	bne.n	800f1d2 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f174:	e853 3f00 	ldrex	r3, [r3]
 800f178:	623b      	str	r3, [r7, #32]
   return(result);
 800f17a:	6a3b      	ldr	r3, [r7, #32]
 800f17c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f180:	63bb      	str	r3, [r7, #56]	; 0x38
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	461a      	mov	r2, r3
 800f188:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f18a:	633b      	str	r3, [r7, #48]	; 0x30
 800f18c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f18e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f190:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f192:	e841 2300 	strex	r3, r2, [r1]
 800f196:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d1e6      	bne.n	800f16c <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1a4:	693b      	ldr	r3, [r7, #16]
 800f1a6:	e853 3f00 	ldrex	r3, [r3]
 800f1aa:	60fb      	str	r3, [r7, #12]
   return(result);
 800f1ac:	68fb      	ldr	r3, [r7, #12]
 800f1ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f1b2:	637b      	str	r3, [r7, #52]	; 0x34
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	681b      	ldr	r3, [r3, #0]
 800f1b8:	461a      	mov	r2, r3
 800f1ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f1bc:	61fb      	str	r3, [r7, #28]
 800f1be:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1c0:	69b9      	ldr	r1, [r7, #24]
 800f1c2:	69fa      	ldr	r2, [r7, #28]
 800f1c4:	e841 2300 	strex	r3, r2, [r1]
 800f1c8:	617b      	str	r3, [r7, #20]
   return(result);
 800f1ca:	697b      	ldr	r3, [r7, #20]
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d1e6      	bne.n	800f19e <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800f1d0:	e018      	b.n	800f204 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f1d6:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800f1d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f1da:	881b      	ldrh	r3, [r3, #0]
 800f1dc:	461a      	mov	r2, r3
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f1e6:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f1ec:	1c9a      	adds	r2, r3, #2
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800f1f8:	b29b      	uxth	r3, r3
 800f1fa:	3b01      	subs	r3, #1
 800f1fc:	b29a      	uxth	r2, r3
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 800f204:	bf00      	nop
 800f206:	3744      	adds	r7, #68	; 0x44
 800f208:	46bd      	mov	sp, r7
 800f20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f20e:	4770      	bx	lr

0800f210 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f210:	b480      	push	{r7}
 800f212:	b091      	sub	sp, #68	; 0x44
 800f214:	af00      	add	r7, sp, #0
 800f216:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f21e:	2b21      	cmp	r3, #33	; 0x21
 800f220:	d160      	bne.n	800f2e4 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f228:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800f22a:	e057      	b.n	800f2dc <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800f232:	b29b      	uxth	r3, r3
 800f234:	2b00      	cmp	r3, #0
 800f236:	d133      	bne.n	800f2a0 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	681b      	ldr	r3, [r3, #0]
 800f23c:	3308      	adds	r3, #8
 800f23e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f242:	e853 3f00 	ldrex	r3, [r3]
 800f246:	623b      	str	r3, [r7, #32]
   return(result);
 800f248:	6a3b      	ldr	r3, [r7, #32]
 800f24a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800f24e:	63bb      	str	r3, [r7, #56]	; 0x38
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	3308      	adds	r3, #8
 800f256:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f258:	633a      	str	r2, [r7, #48]	; 0x30
 800f25a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f25c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f25e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f260:	e841 2300 	strex	r3, r2, [r1]
 800f264:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f266:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f268:	2b00      	cmp	r3, #0
 800f26a:	d1e5      	bne.n	800f238 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	681b      	ldr	r3, [r3, #0]
 800f270:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f272:	693b      	ldr	r3, [r7, #16]
 800f274:	e853 3f00 	ldrex	r3, [r3]
 800f278:	60fb      	str	r3, [r7, #12]
   return(result);
 800f27a:	68fb      	ldr	r3, [r7, #12]
 800f27c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f280:	637b      	str	r3, [r7, #52]	; 0x34
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	681b      	ldr	r3, [r3, #0]
 800f286:	461a      	mov	r2, r3
 800f288:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f28a:	61fb      	str	r3, [r7, #28]
 800f28c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f28e:	69b9      	ldr	r1, [r7, #24]
 800f290:	69fa      	ldr	r2, [r7, #28]
 800f292:	e841 2300 	strex	r3, r2, [r1]
 800f296:	617b      	str	r3, [r7, #20]
   return(result);
 800f298:	697b      	ldr	r3, [r7, #20]
 800f29a:	2b00      	cmp	r3, #0
 800f29c:	d1e6      	bne.n	800f26c <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800f29e:	e021      	b.n	800f2e4 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	69db      	ldr	r3, [r3, #28]
 800f2a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d013      	beq.n	800f2d6 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f2b2:	781a      	ldrb	r2, [r3, #0]
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	681b      	ldr	r3, [r3, #0]
 800f2b8:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f2be:	1c5a      	adds	r2, r3, #1
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800f2ca:	b29b      	uxth	r3, r3
 800f2cc:	3b01      	subs	r3, #1
 800f2ce:	b29a      	uxth	r2, r3
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f2d6:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800f2d8:	3b01      	subs	r3, #1
 800f2da:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800f2dc:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800f2de:	2b00      	cmp	r3, #0
 800f2e0:	d1a4      	bne.n	800f22c <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800f2e2:	e7ff      	b.n	800f2e4 <UART_TxISR_8BIT_FIFOEN+0xd4>
 800f2e4:	bf00      	nop
 800f2e6:	3744      	adds	r7, #68	; 0x44
 800f2e8:	46bd      	mov	sp, r7
 800f2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ee:	4770      	bx	lr

0800f2f0 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f2f0:	b480      	push	{r7}
 800f2f2:	b091      	sub	sp, #68	; 0x44
 800f2f4:	af00      	add	r7, sp, #0
 800f2f6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f2fe:	2b21      	cmp	r3, #33	; 0x21
 800f300:	d165      	bne.n	800f3ce <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f308:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800f30a:	e05c      	b.n	800f3c6 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800f312:	b29b      	uxth	r3, r3
 800f314:	2b00      	cmp	r3, #0
 800f316:	d133      	bne.n	800f380 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	3308      	adds	r3, #8
 800f31e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f320:	6a3b      	ldr	r3, [r7, #32]
 800f322:	e853 3f00 	ldrex	r3, [r3]
 800f326:	61fb      	str	r3, [r7, #28]
   return(result);
 800f328:	69fb      	ldr	r3, [r7, #28]
 800f32a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800f32e:	637b      	str	r3, [r7, #52]	; 0x34
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	3308      	adds	r3, #8
 800f336:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f338:	62fa      	str	r2, [r7, #44]	; 0x2c
 800f33a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f33c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f33e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f340:	e841 2300 	strex	r3, r2, [r1]
 800f344:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f348:	2b00      	cmp	r3, #0
 800f34a:	d1e5      	bne.n	800f318 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	681b      	ldr	r3, [r3, #0]
 800f350:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f352:	68fb      	ldr	r3, [r7, #12]
 800f354:	e853 3f00 	ldrex	r3, [r3]
 800f358:	60bb      	str	r3, [r7, #8]
   return(result);
 800f35a:	68bb      	ldr	r3, [r7, #8]
 800f35c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f360:	633b      	str	r3, [r7, #48]	; 0x30
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	461a      	mov	r2, r3
 800f368:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f36a:	61bb      	str	r3, [r7, #24]
 800f36c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f36e:	6979      	ldr	r1, [r7, #20]
 800f370:	69ba      	ldr	r2, [r7, #24]
 800f372:	e841 2300 	strex	r3, r2, [r1]
 800f376:	613b      	str	r3, [r7, #16]
   return(result);
 800f378:	693b      	ldr	r3, [r7, #16]
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d1e6      	bne.n	800f34c <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800f37e:	e026      	b.n	800f3ce <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	681b      	ldr	r3, [r3, #0]
 800f384:	69db      	ldr	r3, [r3, #28]
 800f386:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	d018      	beq.n	800f3c0 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f392:	63bb      	str	r3, [r7, #56]	; 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800f394:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f396:	881b      	ldrh	r3, [r3, #0]
 800f398:	461a      	mov	r2, r3
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	681b      	ldr	r3, [r3, #0]
 800f39e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f3a2:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f3a8:	1c9a      	adds	r2, r3, #2
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800f3b4:	b29b      	uxth	r3, r3
 800f3b6:	3b01      	subs	r3, #1
 800f3b8:	b29a      	uxth	r2, r3
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f3c0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800f3c2:	3b01      	subs	r3, #1
 800f3c4:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800f3c6:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d19f      	bne.n	800f30c <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800f3cc:	e7ff      	b.n	800f3ce <UART_TxISR_16BIT_FIFOEN+0xde>
 800f3ce:	bf00      	nop
 800f3d0:	3744      	adds	r7, #68	; 0x44
 800f3d2:	46bd      	mov	sp, r7
 800f3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3d8:	4770      	bx	lr

0800f3da <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f3da:	b580      	push	{r7, lr}
 800f3dc:	b088      	sub	sp, #32
 800f3de:	af00      	add	r7, sp, #0
 800f3e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3e8:	68fb      	ldr	r3, [r7, #12]
 800f3ea:	e853 3f00 	ldrex	r3, [r3]
 800f3ee:	60bb      	str	r3, [r7, #8]
   return(result);
 800f3f0:	68bb      	ldr	r3, [r7, #8]
 800f3f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f3f6:	61fb      	str	r3, [r7, #28]
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	461a      	mov	r2, r3
 800f3fe:	69fb      	ldr	r3, [r7, #28]
 800f400:	61bb      	str	r3, [r7, #24]
 800f402:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f404:	6979      	ldr	r1, [r7, #20]
 800f406:	69ba      	ldr	r2, [r7, #24]
 800f408:	e841 2300 	strex	r3, r2, [r1]
 800f40c:	613b      	str	r3, [r7, #16]
   return(result);
 800f40e:	693b      	ldr	r3, [r7, #16]
 800f410:	2b00      	cmp	r3, #0
 800f412:	d1e6      	bne.n	800f3e2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	2220      	movs	r2, #32
 800f418:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	2200      	movs	r2, #0
 800f420:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f422:	6878      	ldr	r0, [r7, #4]
 800f424:	f7ff f916 	bl	800e654 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f428:	bf00      	nop
 800f42a:	3720      	adds	r7, #32
 800f42c:	46bd      	mov	sp, r7
 800f42e:	bd80      	pop	{r7, pc}

0800f430 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f430:	b480      	push	{r7}
 800f432:	b083      	sub	sp, #12
 800f434:	af00      	add	r7, sp, #0
 800f436:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f438:	bf00      	nop
 800f43a:	370c      	adds	r7, #12
 800f43c:	46bd      	mov	sp, r7
 800f43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f442:	4770      	bx	lr

0800f444 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800f444:	b480      	push	{r7}
 800f446:	b083      	sub	sp, #12
 800f448:	af00      	add	r7, sp, #0
 800f44a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800f44c:	bf00      	nop
 800f44e:	370c      	adds	r7, #12
 800f450:	46bd      	mov	sp, r7
 800f452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f456:	4770      	bx	lr

0800f458 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800f458:	b480      	push	{r7}
 800f45a:	b083      	sub	sp, #12
 800f45c:	af00      	add	r7, sp, #0
 800f45e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800f460:	bf00      	nop
 800f462:	370c      	adds	r7, #12
 800f464:	46bd      	mov	sp, r7
 800f466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f46a:	4770      	bx	lr

0800f46c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f46c:	b480      	push	{r7}
 800f46e:	b085      	sub	sp, #20
 800f470:	af00      	add	r7, sp, #0
 800f472:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800f47a:	2b01      	cmp	r3, #1
 800f47c:	d101      	bne.n	800f482 <HAL_UARTEx_DisableFifoMode+0x16>
 800f47e:	2302      	movs	r3, #2
 800f480:	e027      	b.n	800f4d2 <HAL_UARTEx_DisableFifoMode+0x66>
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	2201      	movs	r2, #1
 800f486:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	2224      	movs	r2, #36	; 0x24
 800f48e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	681b      	ldr	r3, [r3, #0]
 800f496:	681b      	ldr	r3, [r3, #0]
 800f498:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	681b      	ldr	r3, [r3, #0]
 800f49e:	681a      	ldr	r2, [r3, #0]
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	681b      	ldr	r3, [r3, #0]
 800f4a4:	f022 0201 	bic.w	r2, r2, #1
 800f4a8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f4aa:	68fb      	ldr	r3, [r7, #12]
 800f4ac:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800f4b0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	2200      	movs	r2, #0
 800f4b6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	681b      	ldr	r3, [r3, #0]
 800f4bc:	68fa      	ldr	r2, [r7, #12]
 800f4be:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	2220      	movs	r2, #32
 800f4c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	2200      	movs	r2, #0
 800f4cc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800f4d0:	2300      	movs	r3, #0
}
 800f4d2:	4618      	mov	r0, r3
 800f4d4:	3714      	adds	r7, #20
 800f4d6:	46bd      	mov	sp, r7
 800f4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4dc:	4770      	bx	lr

0800f4de <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f4de:	b580      	push	{r7, lr}
 800f4e0:	b084      	sub	sp, #16
 800f4e2:	af00      	add	r7, sp, #0
 800f4e4:	6078      	str	r0, [r7, #4]
 800f4e6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800f4ee:	2b01      	cmp	r3, #1
 800f4f0:	d101      	bne.n	800f4f6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f4f2:	2302      	movs	r3, #2
 800f4f4:	e02d      	b.n	800f552 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	2201      	movs	r2, #1
 800f4fa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	2224      	movs	r2, #36	; 0x24
 800f502:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	681b      	ldr	r3, [r3, #0]
 800f50a:	681b      	ldr	r3, [r3, #0]
 800f50c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	681b      	ldr	r3, [r3, #0]
 800f512:	681a      	ldr	r2, [r3, #0]
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	681b      	ldr	r3, [r3, #0]
 800f518:	f022 0201 	bic.w	r2, r2, #1
 800f51c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	681b      	ldr	r3, [r3, #0]
 800f522:	689b      	ldr	r3, [r3, #8]
 800f524:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	681b      	ldr	r3, [r3, #0]
 800f52c:	683a      	ldr	r2, [r7, #0]
 800f52e:	430a      	orrs	r2, r1
 800f530:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f532:	6878      	ldr	r0, [r7, #4]
 800f534:	f000 f850 	bl	800f5d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	681b      	ldr	r3, [r3, #0]
 800f53c:	68fa      	ldr	r2, [r7, #12]
 800f53e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	2220      	movs	r2, #32
 800f544:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	2200      	movs	r2, #0
 800f54c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800f550:	2300      	movs	r3, #0
}
 800f552:	4618      	mov	r0, r3
 800f554:	3710      	adds	r7, #16
 800f556:	46bd      	mov	sp, r7
 800f558:	bd80      	pop	{r7, pc}

0800f55a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f55a:	b580      	push	{r7, lr}
 800f55c:	b084      	sub	sp, #16
 800f55e:	af00      	add	r7, sp, #0
 800f560:	6078      	str	r0, [r7, #4]
 800f562:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800f56a:	2b01      	cmp	r3, #1
 800f56c:	d101      	bne.n	800f572 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f56e:	2302      	movs	r3, #2
 800f570:	e02d      	b.n	800f5ce <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	2201      	movs	r2, #1
 800f576:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	2224      	movs	r2, #36	; 0x24
 800f57e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	681b      	ldr	r3, [r3, #0]
 800f588:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	681a      	ldr	r2, [r3, #0]
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	681b      	ldr	r3, [r3, #0]
 800f594:	f022 0201 	bic.w	r2, r2, #1
 800f598:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	689b      	ldr	r3, [r3, #8]
 800f5a0:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	681b      	ldr	r3, [r3, #0]
 800f5a8:	683a      	ldr	r2, [r7, #0]
 800f5aa:	430a      	orrs	r2, r1
 800f5ac:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f5ae:	6878      	ldr	r0, [r7, #4]
 800f5b0:	f000 f812 	bl	800f5d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	681b      	ldr	r3, [r3, #0]
 800f5b8:	68fa      	ldr	r2, [r7, #12]
 800f5ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	2220      	movs	r2, #32
 800f5c0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	2200      	movs	r2, #0
 800f5c8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800f5cc:	2300      	movs	r3, #0
}
 800f5ce:	4618      	mov	r0, r3
 800f5d0:	3710      	adds	r7, #16
 800f5d2:	46bd      	mov	sp, r7
 800f5d4:	bd80      	pop	{r7, pc}
	...

0800f5d8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f5d8:	b480      	push	{r7}
 800f5da:	b085      	sub	sp, #20
 800f5dc:	af00      	add	r7, sp, #0
 800f5de:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f5e4:	2b00      	cmp	r3, #0
 800f5e6:	d108      	bne.n	800f5fa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	2201      	movs	r2, #1
 800f5ec:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	2201      	movs	r2, #1
 800f5f4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f5f8:	e031      	b.n	800f65e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f5fa:	2308      	movs	r3, #8
 800f5fc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f5fe:	2308      	movs	r3, #8
 800f600:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	681b      	ldr	r3, [r3, #0]
 800f606:	689b      	ldr	r3, [r3, #8]
 800f608:	0e5b      	lsrs	r3, r3, #25
 800f60a:	b2db      	uxtb	r3, r3
 800f60c:	f003 0307 	and.w	r3, r3, #7
 800f610:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	681b      	ldr	r3, [r3, #0]
 800f616:	689b      	ldr	r3, [r3, #8]
 800f618:	0f5b      	lsrs	r3, r3, #29
 800f61a:	b2db      	uxtb	r3, r3
 800f61c:	f003 0307 	and.w	r3, r3, #7
 800f620:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f622:	7bbb      	ldrb	r3, [r7, #14]
 800f624:	7b3a      	ldrb	r2, [r7, #12]
 800f626:	4911      	ldr	r1, [pc, #68]	; (800f66c <UARTEx_SetNbDataToProcess+0x94>)
 800f628:	5c8a      	ldrb	r2, [r1, r2]
 800f62a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f62e:	7b3a      	ldrb	r2, [r7, #12]
 800f630:	490f      	ldr	r1, [pc, #60]	; (800f670 <UARTEx_SetNbDataToProcess+0x98>)
 800f632:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f634:	fb93 f3f2 	sdiv	r3, r3, r2
 800f638:	b29a      	uxth	r2, r3
 800f63a:	687b      	ldr	r3, [r7, #4]
 800f63c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f640:	7bfb      	ldrb	r3, [r7, #15]
 800f642:	7b7a      	ldrb	r2, [r7, #13]
 800f644:	4909      	ldr	r1, [pc, #36]	; (800f66c <UARTEx_SetNbDataToProcess+0x94>)
 800f646:	5c8a      	ldrb	r2, [r1, r2]
 800f648:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f64c:	7b7a      	ldrb	r2, [r7, #13]
 800f64e:	4908      	ldr	r1, [pc, #32]	; (800f670 <UARTEx_SetNbDataToProcess+0x98>)
 800f650:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f652:	fb93 f3f2 	sdiv	r3, r3, r2
 800f656:	b29a      	uxth	r2, r3
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800f65e:	bf00      	nop
 800f660:	3714      	adds	r7, #20
 800f662:	46bd      	mov	sp, r7
 800f664:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f668:	4770      	bx	lr
 800f66a:	bf00      	nop
 800f66c:	08016140 	.word	0x08016140
 800f670:	08016148 	.word	0x08016148

0800f674 <ptr_8to16>:
static UG_S16 _UG_GetCharData(UG_CHAR encoding,  const UG_U8 **p);
#ifdef UGUI_USE_UTF8
static UG_U16 _UG_DecodeUTF8(char **str);
#endif

static UG_U16 ptr_8to16(const UG_U8* p){
 800f674:	b480      	push	{r7}
 800f676:	b085      	sub	sp, #20
 800f678:	af00      	add	r7, sp, #0
 800f67a:	6078      	str	r0, [r7, #4]
  UG_U16 d = *p++;
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	1c5a      	adds	r2, r3, #1
 800f680:	607a      	str	r2, [r7, #4]
 800f682:	781b      	ldrb	r3, [r3, #0]
 800f684:	81fb      	strh	r3, [r7, #14]
  return ((d<<8) | *p);
 800f686:	89fb      	ldrh	r3, [r7, #14]
 800f688:	021b      	lsls	r3, r3, #8
 800f68a:	b21a      	sxth	r2, r3
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	781b      	ldrb	r3, [r3, #0]
 800f690:	b21b      	sxth	r3, r3
 800f692:	4313      	orrs	r3, r2
 800f694:	b21b      	sxth	r3, r3
 800f696:	b29b      	uxth	r3, r3
}
 800f698:	4618      	mov	r0, r3
 800f69a:	3714      	adds	r7, #20
 800f69c:	46bd      	mov	sp, r7
 800f69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6a2:	4770      	bx	lr

0800f6a4 <UG_Init>:

/* Pointer to the gui */
static UG_GUI* gui;

UG_S16 UG_Init( UG_GUI* g, UG_DEVICE *device )
{
 800f6a4:	b480      	push	{r7}
 800f6a6:	b085      	sub	sp, #20
 800f6a8:	af00      	add	r7, sp, #0
 800f6aa:	6078      	str	r0, [r7, #4]
 800f6ac:	6039      	str	r1, [r7, #0]
   UG_U8 i;

   g->device = device;
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	683a      	ldr	r2, [r7, #0]
 800f6b2:	601a      	str	r2, [r3, #0]
#if defined(UGUI_USE_CONSOLE)
   g->console.x_start = 4;
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	2204      	movs	r2, #4
 800f6b8:	839a      	strh	r2, [r3, #28]
   g->console.y_start = 4;
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	2204      	movs	r2, #4
 800f6be:	83da      	strh	r2, [r3, #30]
   g->console.x_end = g->device->x_dim - g->console.x_start-1;
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f6c8:	b29a      	uxth	r2, r3
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800f6d0:	b29b      	uxth	r3, r3
 800f6d2:	1ad3      	subs	r3, r2, r3
 800f6d4:	b29b      	uxth	r3, r3
 800f6d6:	3b01      	subs	r3, #1
 800f6d8:	b29b      	uxth	r3, r3
 800f6da:	b21a      	sxth	r2, r3
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	841a      	strh	r2, [r3, #32]
   g->console.y_end = g->device->y_dim - g->console.x_start-1;
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	681b      	ldr	r3, [r3, #0]
 800f6e4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800f6e8:	b29a      	uxth	r2, r3
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800f6f0:	b29b      	uxth	r3, r3
 800f6f2:	1ad3      	subs	r3, r2, r3
 800f6f4:	b29b      	uxth	r3, r3
 800f6f6:	3b01      	subs	r3, #1
 800f6f8:	b29b      	uxth	r3, r3
 800f6fa:	b21a      	sxth	r2, r3
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	845a      	strh	r2, [r3, #34]	; 0x22
   g->console.x_pos = g->console.x_end;
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	f9b3 2020 	ldrsh.w	r2, [r3, #32]
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	831a      	strh	r2, [r3, #24]
   g->console.y_pos = g->console.y_end;
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	f9b3 2022 	ldrsh.w	r2, [r3, #34]	; 0x22
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	835a      	strh	r2, [r3, #26]
#endif
   g->char_h_space = 1;
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	2201      	movs	r2, #1
 800f718:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
   g->char_v_space = 1;
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	2201      	movs	r2, #1
 800f720:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
   g->font=NULL;
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	2200      	movs	r2, #0
 800f728:	629a      	str	r2, [r3, #40]	; 0x28
   g->currentFont.bytes_per_char = 0;
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	2200      	movs	r2, #0
 800f72e:	861a      	strh	r2, [r3, #48]	; 0x30
   g->currentFont.char_height = 0;
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	2200      	movs	r2, #0
 800f734:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   g->currentFont.char_width = 0;
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	2200      	movs	r2, #0
 800f73c:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
   g->currentFont.number_of_chars = 0;
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	2200      	movs	r2, #0
 800f744:	865a      	strh	r2, [r3, #50]	; 0x32
   g->currentFont.number_of_offsets = 0;
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	2200      	movs	r2, #0
 800f74a:	869a      	strh	r2, [r3, #52]	; 0x34
   g->currentFont.widths = NULL;
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	2200      	movs	r2, #0
 800f750:	639a      	str	r2, [r3, #56]	; 0x38
   g->currentFont.offsets = NULL;
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	2200      	movs	r2, #0
 800f756:	63da      	str	r2, [r3, #60]	; 0x3c
   g->currentFont.data = NULL;
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	2200      	movs	r2, #0
 800f75c:	641a      	str	r2, [r3, #64]	; 0x40
   g->currentFont.font = NULL;
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	2200      	movs	r2, #0
 800f762:	645a      	str	r2, [r3, #68]	; 0x44
   g->desktop_color = C_DESKTOP_COLOR;
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	f645 425d 	movw	r2, #23645	; 0x5c5d
 800f76a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
   g->fore_color = C_WHITE;
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f774:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
   g->back_color = C_BLACK;
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	2200      	movs	r2, #0
 800f77c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
   g->next_window = NULL;
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	2200      	movs	r2, #0
 800f784:	60da      	str	r2, [r3, #12]
   g->active_window = NULL;
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	2200      	movs	r2, #0
 800f78a:	611a      	str	r2, [r3, #16]
   g->last_window = NULL;
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	2200      	movs	r2, #0
 800f790:	615a      	str	r2, [r3, #20]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 800f792:	2300      	movs	r3, #0
 800f794:	73fb      	strb	r3, [r7, #15]
 800f796:	e010      	b.n	800f7ba <UG_Init+0x116>
   {
      g->driver[i].driver = NULL;
 800f798:	7bfb      	ldrb	r3, [r7, #15]
 800f79a:	687a      	ldr	r2, [r7, #4]
 800f79c:	330a      	adds	r3, #10
 800f79e:	00db      	lsls	r3, r3, #3
 800f7a0:	4413      	add	r3, r2
 800f7a2:	2200      	movs	r2, #0
 800f7a4:	605a      	str	r2, [r3, #4]
      g->driver[i].state = 0;
 800f7a6:	7bfb      	ldrb	r3, [r7, #15]
 800f7a8:	687a      	ldr	r2, [r7, #4]
 800f7aa:	330a      	adds	r3, #10
 800f7ac:	00db      	lsls	r3, r3, #3
 800f7ae:	4413      	add	r3, r2
 800f7b0:	2200      	movs	r2, #0
 800f7b2:	721a      	strb	r2, [r3, #8]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 800f7b4:	7bfb      	ldrb	r3, [r7, #15]
 800f7b6:	3301      	adds	r3, #1
 800f7b8:	73fb      	strb	r3, [r7, #15]
 800f7ba:	7bfb      	ldrb	r3, [r7, #15]
 800f7bc:	2b03      	cmp	r3, #3
 800f7be:	d9eb      	bls.n	800f798 <UG_Init+0xf4>
   }

   gui = g;
 800f7c0:	4a04      	ldr	r2, [pc, #16]	; (800f7d4 <UG_Init+0x130>)
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	6013      	str	r3, [r2, #0]
   return 1;
 800f7c6:	2301      	movs	r3, #1
}
 800f7c8:	4618      	mov	r0, r3
 800f7ca:	3714      	adds	r7, #20
 800f7cc:	46bd      	mov	sp, r7
 800f7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d2:	4770      	bx	lr
 800f7d4:	200025f8 	.word	0x200025f8

0800f7d8 <UG_FontSelect>:

/*
 * Sets the GUI font
 */
void UG_FontSelect( UG_FONT* font )
{
 800f7d8:	b480      	push	{r7}
 800f7da:	b083      	sub	sp, #12
 800f7dc:	af00      	add	r7, sp, #0
 800f7de:	6078      	str	r0, [r7, #4]
  gui->font = font;
 800f7e0:	4b04      	ldr	r3, [pc, #16]	; (800f7f4 <UG_FontSelect+0x1c>)
 800f7e2:	681b      	ldr	r3, [r3, #0]
 800f7e4:	687a      	ldr	r2, [r7, #4]
 800f7e6:	629a      	str	r2, [r3, #40]	; 0x28
}
 800f7e8:	bf00      	nop
 800f7ea:	370c      	adds	r7, #12
 800f7ec:	46bd      	mov	sp, r7
 800f7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7f2:	4770      	bx	lr
 800f7f4:	200025f8 	.word	0x200025f8

0800f7f8 <UG_FillScreen>:

void UG_FillScreen( UG_COLOR c )
{
 800f7f8:	b580      	push	{r7, lr}
 800f7fa:	b084      	sub	sp, #16
 800f7fc:	af02      	add	r7, sp, #8
 800f7fe:	4603      	mov	r3, r0
 800f800:	80fb      	strh	r3, [r7, #6]
   UG_FillFrame(0,0,gui->device->x_dim-1,gui->device->y_dim-1,c);
 800f802:	4b0e      	ldr	r3, [pc, #56]	; (800f83c <UG_FillScreen+0x44>)
 800f804:	681b      	ldr	r3, [r3, #0]
 800f806:	681b      	ldr	r3, [r3, #0]
 800f808:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f80c:	b29b      	uxth	r3, r3
 800f80e:	3b01      	subs	r3, #1
 800f810:	b29b      	uxth	r3, r3
 800f812:	b21a      	sxth	r2, r3
 800f814:	4b09      	ldr	r3, [pc, #36]	; (800f83c <UG_FillScreen+0x44>)
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	681b      	ldr	r3, [r3, #0]
 800f81a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800f81e:	b29b      	uxth	r3, r3
 800f820:	3b01      	subs	r3, #1
 800f822:	b29b      	uxth	r3, r3
 800f824:	b219      	sxth	r1, r3
 800f826:	88fb      	ldrh	r3, [r7, #6]
 800f828:	9300      	str	r3, [sp, #0]
 800f82a:	460b      	mov	r3, r1
 800f82c:	2100      	movs	r1, #0
 800f82e:	2000      	movs	r0, #0
 800f830:	f000 f806 	bl	800f840 <UG_FillFrame>
}
 800f834:	bf00      	nop
 800f836:	3708      	adds	r7, #8
 800f838:	46bd      	mov	sp, r7
 800f83a:	bd80      	pop	{r7, pc}
 800f83c:	200025f8 	.word	0x200025f8

0800f840 <UG_FillFrame>:

void UG_FillFrame( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 800f840:	b5b0      	push	{r4, r5, r7, lr}
 800f842:	b086      	sub	sp, #24
 800f844:	af02      	add	r7, sp, #8
 800f846:	4604      	mov	r4, r0
 800f848:	4608      	mov	r0, r1
 800f84a:	4611      	mov	r1, r2
 800f84c:	461a      	mov	r2, r3
 800f84e:	4623      	mov	r3, r4
 800f850:	80fb      	strh	r3, [r7, #6]
 800f852:	4603      	mov	r3, r0
 800f854:	80bb      	strh	r3, [r7, #4]
 800f856:	460b      	mov	r3, r1
 800f858:	807b      	strh	r3, [r7, #2]
 800f85a:	4613      	mov	r3, r2
 800f85c:	803b      	strh	r3, [r7, #0]
   UG_S16 n,m;

   if ( x2 < x1 )
 800f85e:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800f862:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f866:	429a      	cmp	r2, r3
 800f868:	da05      	bge.n	800f876 <UG_FillFrame+0x36>
     swap(x1,x2);
 800f86a:	88fb      	ldrh	r3, [r7, #6]
 800f86c:	817b      	strh	r3, [r7, #10]
 800f86e:	887b      	ldrh	r3, [r7, #2]
 800f870:	80fb      	strh	r3, [r7, #6]
 800f872:	897b      	ldrh	r3, [r7, #10]
 800f874:	807b      	strh	r3, [r7, #2]
   if ( y2 < y1 )
 800f876:	f9b7 2000 	ldrsh.w	r2, [r7]
 800f87a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800f87e:	429a      	cmp	r2, r3
 800f880:	da05      	bge.n	800f88e <UG_FillFrame+0x4e>
     swap(y1,y2);
 800f882:	88bb      	ldrh	r3, [r7, #4]
 800f884:	813b      	strh	r3, [r7, #8]
 800f886:	883b      	ldrh	r3, [r7, #0]
 800f888:	80bb      	strh	r3, [r7, #4]
 800f88a:	893b      	ldrh	r3, [r7, #8]
 800f88c:	803b      	strh	r3, [r7, #0]

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_FRAME].state & DRIVER_ENABLED )
 800f88e:	4b24      	ldr	r3, [pc, #144]	; (800f920 <UG_FillFrame+0xe0>)
 800f890:	681b      	ldr	r3, [r3, #0]
 800f892:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800f896:	f003 0302 	and.w	r3, r3, #2
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d012      	beq.n	800f8c4 <UG_FillFrame+0x84>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800f89e:	4b20      	ldr	r3, [pc, #128]	; (800f920 <UG_FillFrame+0xe0>)
 800f8a0:	681b      	ldr	r3, [r3, #0]
 800f8a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f8a4:	461d      	mov	r5, r3
 800f8a6:	f9b7 4000 	ldrsh.w	r4, [r7]
 800f8aa:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800f8ae:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800f8b2:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800f8b6:	8c3b      	ldrh	r3, [r7, #32]
 800f8b8:	9300      	str	r3, [sp, #0]
 800f8ba:	4623      	mov	r3, r4
 800f8bc:	47a8      	blx	r5
 800f8be:	4603      	mov	r3, r0
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d028      	beq.n	800f916 <UG_FillFrame+0xd6>
   }

   for( m=y1; m<=y2; m++ )
 800f8c4:	88bb      	ldrh	r3, [r7, #4]
 800f8c6:	81bb      	strh	r3, [r7, #12]
 800f8c8:	e01e      	b.n	800f908 <UG_FillFrame+0xc8>
   {
      for( n=x1; n<=x2; n++ )
 800f8ca:	88fb      	ldrh	r3, [r7, #6]
 800f8cc:	81fb      	strh	r3, [r7, #14]
 800f8ce:	e00f      	b.n	800f8f0 <UG_FillFrame+0xb0>
      {
         gui->device->pset(n,m,c);
 800f8d0:	4b13      	ldr	r3, [pc, #76]	; (800f920 <UG_FillFrame+0xe0>)
 800f8d2:	681b      	ldr	r3, [r3, #0]
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	685b      	ldr	r3, [r3, #4]
 800f8d8:	8c3a      	ldrh	r2, [r7, #32]
 800f8da:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 800f8de:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 800f8e2:	4798      	blx	r3
      for( n=x1; n<=x2; n++ )
 800f8e4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800f8e8:	b29b      	uxth	r3, r3
 800f8ea:	3301      	adds	r3, #1
 800f8ec:	b29b      	uxth	r3, r3
 800f8ee:	81fb      	strh	r3, [r7, #14]
 800f8f0:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800f8f4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f8f8:	429a      	cmp	r2, r3
 800f8fa:	dde9      	ble.n	800f8d0 <UG_FillFrame+0x90>
   for( m=y1; m<=y2; m++ )
 800f8fc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800f900:	b29b      	uxth	r3, r3
 800f902:	3301      	adds	r3, #1
 800f904:	b29b      	uxth	r3, r3
 800f906:	81bb      	strh	r3, [r7, #12]
 800f908:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800f90c:	f9b7 3000 	ldrsh.w	r3, [r7]
 800f910:	429a      	cmp	r2, r3
 800f912:	ddda      	ble.n	800f8ca <UG_FillFrame+0x8a>
 800f914:	e000      	b.n	800f918 <UG_FillFrame+0xd8>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800f916:	bf00      	nop
      }
   }
}
 800f918:	3710      	adds	r7, #16
 800f91a:	46bd      	mov	sp, r7
 800f91c:	bdb0      	pop	{r4, r5, r7, pc}
 800f91e:	bf00      	nop
 800f920:	200025f8 	.word	0x200025f8

0800f924 <UG_DrawFrame>:
   }
   UG_DrawLine(x2, y1, x2, y2, c);
}

void UG_DrawFrame( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 800f924:	b590      	push	{r4, r7, lr}
 800f926:	b085      	sub	sp, #20
 800f928:	af02      	add	r7, sp, #8
 800f92a:	4604      	mov	r4, r0
 800f92c:	4608      	mov	r0, r1
 800f92e:	4611      	mov	r1, r2
 800f930:	461a      	mov	r2, r3
 800f932:	4623      	mov	r3, r4
 800f934:	80fb      	strh	r3, [r7, #6]
 800f936:	4603      	mov	r3, r0
 800f938:	80bb      	strh	r3, [r7, #4]
 800f93a:	460b      	mov	r3, r1
 800f93c:	807b      	strh	r3, [r7, #2]
 800f93e:	4613      	mov	r3, r2
 800f940:	803b      	strh	r3, [r7, #0]
   UG_DrawLine(x1,y1,x2,y1,c);
 800f942:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 800f946:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800f94a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800f94e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800f952:	8b3b      	ldrh	r3, [r7, #24]
 800f954:	9300      	str	r3, [sp, #0]
 800f956:	4623      	mov	r3, r4
 800f958:	f000 f912 	bl	800fb80 <UG_DrawLine>
   UG_DrawLine(x1,y2,x2,y2,c);
 800f95c:	f9b7 4000 	ldrsh.w	r4, [r7]
 800f960:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800f964:	f9b7 1000 	ldrsh.w	r1, [r7]
 800f968:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800f96c:	8b3b      	ldrh	r3, [r7, #24]
 800f96e:	9300      	str	r3, [sp, #0]
 800f970:	4623      	mov	r3, r4
 800f972:	f000 f905 	bl	800fb80 <UG_DrawLine>
   UG_DrawLine(x1,y1,x1,y2,c);
 800f976:	f9b7 4000 	ldrsh.w	r4, [r7]
 800f97a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800f97e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800f982:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800f986:	8b3b      	ldrh	r3, [r7, #24]
 800f988:	9300      	str	r3, [sp, #0]
 800f98a:	4623      	mov	r3, r4
 800f98c:	f000 f8f8 	bl	800fb80 <UG_DrawLine>
   UG_DrawLine(x2,y1,x2,y2,c);
 800f990:	f9b7 4000 	ldrsh.w	r4, [r7]
 800f994:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800f998:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800f99c:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 800f9a0:	8b3b      	ldrh	r3, [r7, #24]
 800f9a2:	9300      	str	r3, [sp, #0]
 800f9a4:	4623      	mov	r3, r4
 800f9a6:	f000 f8eb 	bl	800fb80 <UG_DrawLine>
}
 800f9aa:	bf00      	nop
 800f9ac:	370c      	adds	r7, #12
 800f9ae:	46bd      	mov	sp, r7
 800f9b0:	bd90      	pop	{r4, r7, pc}
	...

0800f9b4 <UG_DrawCircle>:
{
   gui->device->pset(x0,y0,c);
}

void UG_DrawCircle( UG_S16 x0, UG_S16 y0, UG_S16 r, UG_COLOR c )
{
 800f9b4:	b590      	push	{r4, r7, lr}
 800f9b6:	b087      	sub	sp, #28
 800f9b8:	af00      	add	r7, sp, #0
 800f9ba:	4604      	mov	r4, r0
 800f9bc:	4608      	mov	r0, r1
 800f9be:	4611      	mov	r1, r2
 800f9c0:	461a      	mov	r2, r3
 800f9c2:	4623      	mov	r3, r4
 800f9c4:	80fb      	strh	r3, [r7, #6]
 800f9c6:	4603      	mov	r3, r0
 800f9c8:	80bb      	strh	r3, [r7, #4]
 800f9ca:	460b      	mov	r3, r1
 800f9cc:	807b      	strh	r3, [r7, #2]
 800f9ce:	4613      	mov	r3, r2
 800f9d0:	803b      	strh	r3, [r7, #0]
   UG_S16 x,y,xd,yd,e;

   if ( x0<0 ) return;
 800f9d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	f2c0 80c8 	blt.w	800fb6c <UG_DrawCircle+0x1b8>
   if ( y0<0 ) return;
 800f9dc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	f2c0 80c5 	blt.w	800fb70 <UG_DrawCircle+0x1bc>
   if ( r<=0 ) return;
 800f9e6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	f340 80c2 	ble.w	800fb74 <UG_DrawCircle+0x1c0>

   xd = 1 - (r << 1);
 800f9f0:	887b      	ldrh	r3, [r7, #2]
 800f9f2:	005b      	lsls	r3, r3, #1
 800f9f4:	b29b      	uxth	r3, r3
 800f9f6:	f1c3 0301 	rsb	r3, r3, #1
 800f9fa:	b29b      	uxth	r3, r3
 800f9fc:	827b      	strh	r3, [r7, #18]
   yd = 0;
 800f9fe:	2300      	movs	r3, #0
 800fa00:	823b      	strh	r3, [r7, #16]
   e = 0;
 800fa02:	2300      	movs	r3, #0
 800fa04:	81fb      	strh	r3, [r7, #14]
   x = r;
 800fa06:	887b      	ldrh	r3, [r7, #2]
 800fa08:	82fb      	strh	r3, [r7, #22]
   y = 0;
 800fa0a:	2300      	movs	r3, #0
 800fa0c:	82bb      	strh	r3, [r7, #20]

   while ( x >= y )
 800fa0e:	e0a5      	b.n	800fb5c <UG_DrawCircle+0x1a8>
   {
      gui->device->pset(x0 - x, y0 + y, c);
 800fa10:	4b5a      	ldr	r3, [pc, #360]	; (800fb7c <UG_DrawCircle+0x1c8>)
 800fa12:	681b      	ldr	r3, [r3, #0]
 800fa14:	681b      	ldr	r3, [r3, #0]
 800fa16:	685b      	ldr	r3, [r3, #4]
 800fa18:	88f9      	ldrh	r1, [r7, #6]
 800fa1a:	8afa      	ldrh	r2, [r7, #22]
 800fa1c:	1a8a      	subs	r2, r1, r2
 800fa1e:	b292      	uxth	r2, r2
 800fa20:	b210      	sxth	r0, r2
 800fa22:	88b9      	ldrh	r1, [r7, #4]
 800fa24:	8aba      	ldrh	r2, [r7, #20]
 800fa26:	440a      	add	r2, r1
 800fa28:	b292      	uxth	r2, r2
 800fa2a:	b211      	sxth	r1, r2
 800fa2c:	883a      	ldrh	r2, [r7, #0]
 800fa2e:	4798      	blx	r3
      gui->device->pset(x0 - x, y0 - y, c);
 800fa30:	4b52      	ldr	r3, [pc, #328]	; (800fb7c <UG_DrawCircle+0x1c8>)
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	681b      	ldr	r3, [r3, #0]
 800fa36:	685b      	ldr	r3, [r3, #4]
 800fa38:	88f9      	ldrh	r1, [r7, #6]
 800fa3a:	8afa      	ldrh	r2, [r7, #22]
 800fa3c:	1a8a      	subs	r2, r1, r2
 800fa3e:	b292      	uxth	r2, r2
 800fa40:	b210      	sxth	r0, r2
 800fa42:	88b9      	ldrh	r1, [r7, #4]
 800fa44:	8aba      	ldrh	r2, [r7, #20]
 800fa46:	1a8a      	subs	r2, r1, r2
 800fa48:	b292      	uxth	r2, r2
 800fa4a:	b211      	sxth	r1, r2
 800fa4c:	883a      	ldrh	r2, [r7, #0]
 800fa4e:	4798      	blx	r3
      gui->device->pset(x0 + x, y0 + y, c);
 800fa50:	4b4a      	ldr	r3, [pc, #296]	; (800fb7c <UG_DrawCircle+0x1c8>)
 800fa52:	681b      	ldr	r3, [r3, #0]
 800fa54:	681b      	ldr	r3, [r3, #0]
 800fa56:	685b      	ldr	r3, [r3, #4]
 800fa58:	88f9      	ldrh	r1, [r7, #6]
 800fa5a:	8afa      	ldrh	r2, [r7, #22]
 800fa5c:	440a      	add	r2, r1
 800fa5e:	b292      	uxth	r2, r2
 800fa60:	b210      	sxth	r0, r2
 800fa62:	88b9      	ldrh	r1, [r7, #4]
 800fa64:	8aba      	ldrh	r2, [r7, #20]
 800fa66:	440a      	add	r2, r1
 800fa68:	b292      	uxth	r2, r2
 800fa6a:	b211      	sxth	r1, r2
 800fa6c:	883a      	ldrh	r2, [r7, #0]
 800fa6e:	4798      	blx	r3
      gui->device->pset(x0 + x, y0 - y, c);
 800fa70:	4b42      	ldr	r3, [pc, #264]	; (800fb7c <UG_DrawCircle+0x1c8>)
 800fa72:	681b      	ldr	r3, [r3, #0]
 800fa74:	681b      	ldr	r3, [r3, #0]
 800fa76:	685b      	ldr	r3, [r3, #4]
 800fa78:	88f9      	ldrh	r1, [r7, #6]
 800fa7a:	8afa      	ldrh	r2, [r7, #22]
 800fa7c:	440a      	add	r2, r1
 800fa7e:	b292      	uxth	r2, r2
 800fa80:	b210      	sxth	r0, r2
 800fa82:	88b9      	ldrh	r1, [r7, #4]
 800fa84:	8aba      	ldrh	r2, [r7, #20]
 800fa86:	1a8a      	subs	r2, r1, r2
 800fa88:	b292      	uxth	r2, r2
 800fa8a:	b211      	sxth	r1, r2
 800fa8c:	883a      	ldrh	r2, [r7, #0]
 800fa8e:	4798      	blx	r3
      gui->device->pset(x0 - y, y0 + x, c);
 800fa90:	4b3a      	ldr	r3, [pc, #232]	; (800fb7c <UG_DrawCircle+0x1c8>)
 800fa92:	681b      	ldr	r3, [r3, #0]
 800fa94:	681b      	ldr	r3, [r3, #0]
 800fa96:	685b      	ldr	r3, [r3, #4]
 800fa98:	88f9      	ldrh	r1, [r7, #6]
 800fa9a:	8aba      	ldrh	r2, [r7, #20]
 800fa9c:	1a8a      	subs	r2, r1, r2
 800fa9e:	b292      	uxth	r2, r2
 800faa0:	b210      	sxth	r0, r2
 800faa2:	88b9      	ldrh	r1, [r7, #4]
 800faa4:	8afa      	ldrh	r2, [r7, #22]
 800faa6:	440a      	add	r2, r1
 800faa8:	b292      	uxth	r2, r2
 800faaa:	b211      	sxth	r1, r2
 800faac:	883a      	ldrh	r2, [r7, #0]
 800faae:	4798      	blx	r3
      gui->device->pset(x0 - y, y0 - x, c);
 800fab0:	4b32      	ldr	r3, [pc, #200]	; (800fb7c <UG_DrawCircle+0x1c8>)
 800fab2:	681b      	ldr	r3, [r3, #0]
 800fab4:	681b      	ldr	r3, [r3, #0]
 800fab6:	685b      	ldr	r3, [r3, #4]
 800fab8:	88f9      	ldrh	r1, [r7, #6]
 800faba:	8aba      	ldrh	r2, [r7, #20]
 800fabc:	1a8a      	subs	r2, r1, r2
 800fabe:	b292      	uxth	r2, r2
 800fac0:	b210      	sxth	r0, r2
 800fac2:	88b9      	ldrh	r1, [r7, #4]
 800fac4:	8afa      	ldrh	r2, [r7, #22]
 800fac6:	1a8a      	subs	r2, r1, r2
 800fac8:	b292      	uxth	r2, r2
 800faca:	b211      	sxth	r1, r2
 800facc:	883a      	ldrh	r2, [r7, #0]
 800face:	4798      	blx	r3
      gui->device->pset(x0 + y, y0 + x, c);
 800fad0:	4b2a      	ldr	r3, [pc, #168]	; (800fb7c <UG_DrawCircle+0x1c8>)
 800fad2:	681b      	ldr	r3, [r3, #0]
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	685b      	ldr	r3, [r3, #4]
 800fad8:	88f9      	ldrh	r1, [r7, #6]
 800fada:	8aba      	ldrh	r2, [r7, #20]
 800fadc:	440a      	add	r2, r1
 800fade:	b292      	uxth	r2, r2
 800fae0:	b210      	sxth	r0, r2
 800fae2:	88b9      	ldrh	r1, [r7, #4]
 800fae4:	8afa      	ldrh	r2, [r7, #22]
 800fae6:	440a      	add	r2, r1
 800fae8:	b292      	uxth	r2, r2
 800faea:	b211      	sxth	r1, r2
 800faec:	883a      	ldrh	r2, [r7, #0]
 800faee:	4798      	blx	r3
      gui->device->pset(x0 + y, y0 - x, c);
 800faf0:	4b22      	ldr	r3, [pc, #136]	; (800fb7c <UG_DrawCircle+0x1c8>)
 800faf2:	681b      	ldr	r3, [r3, #0]
 800faf4:	681b      	ldr	r3, [r3, #0]
 800faf6:	685b      	ldr	r3, [r3, #4]
 800faf8:	88f9      	ldrh	r1, [r7, #6]
 800fafa:	8aba      	ldrh	r2, [r7, #20]
 800fafc:	440a      	add	r2, r1
 800fafe:	b292      	uxth	r2, r2
 800fb00:	b210      	sxth	r0, r2
 800fb02:	88b9      	ldrh	r1, [r7, #4]
 800fb04:	8afa      	ldrh	r2, [r7, #22]
 800fb06:	1a8a      	subs	r2, r1, r2
 800fb08:	b292      	uxth	r2, r2
 800fb0a:	b211      	sxth	r1, r2
 800fb0c:	883a      	ldrh	r2, [r7, #0]
 800fb0e:	4798      	blx	r3

      y++;
 800fb10:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800fb14:	b29b      	uxth	r3, r3
 800fb16:	3301      	adds	r3, #1
 800fb18:	b29b      	uxth	r3, r3
 800fb1a:	82bb      	strh	r3, [r7, #20]
      e += yd;
 800fb1c:	89fa      	ldrh	r2, [r7, #14]
 800fb1e:	8a3b      	ldrh	r3, [r7, #16]
 800fb20:	4413      	add	r3, r2
 800fb22:	b29b      	uxth	r3, r3
 800fb24:	81fb      	strh	r3, [r7, #14]
      yd += 2;
 800fb26:	8a3b      	ldrh	r3, [r7, #16]
 800fb28:	3302      	adds	r3, #2
 800fb2a:	b29b      	uxth	r3, r3
 800fb2c:	823b      	strh	r3, [r7, #16]
      if ( ((e << 1) + xd) > 0 )
 800fb2e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800fb32:	005a      	lsls	r2, r3, #1
 800fb34:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800fb38:	4413      	add	r3, r2
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	dd0e      	ble.n	800fb5c <UG_DrawCircle+0x1a8>
      {
         x--;
 800fb3e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800fb42:	b29b      	uxth	r3, r3
 800fb44:	3b01      	subs	r3, #1
 800fb46:	b29b      	uxth	r3, r3
 800fb48:	82fb      	strh	r3, [r7, #22]
         e += xd;
 800fb4a:	89fa      	ldrh	r2, [r7, #14]
 800fb4c:	8a7b      	ldrh	r3, [r7, #18]
 800fb4e:	4413      	add	r3, r2
 800fb50:	b29b      	uxth	r3, r3
 800fb52:	81fb      	strh	r3, [r7, #14]
         xd += 2;
 800fb54:	8a7b      	ldrh	r3, [r7, #18]
 800fb56:	3302      	adds	r3, #2
 800fb58:	b29b      	uxth	r3, r3
 800fb5a:	827b      	strh	r3, [r7, #18]
   while ( x >= y )
 800fb5c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800fb60:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800fb64:	429a      	cmp	r2, r3
 800fb66:	f6bf af53 	bge.w	800fa10 <UG_DrawCircle+0x5c>
 800fb6a:	e004      	b.n	800fb76 <UG_DrawCircle+0x1c2>
   if ( x0<0 ) return;
 800fb6c:	bf00      	nop
 800fb6e:	e002      	b.n	800fb76 <UG_DrawCircle+0x1c2>
   if ( y0<0 ) return;
 800fb70:	bf00      	nop
 800fb72:	e000      	b.n	800fb76 <UG_DrawCircle+0x1c2>
   if ( r<=0 ) return;
 800fb74:	bf00      	nop
      }
   }
}
 800fb76:	371c      	adds	r7, #28
 800fb78:	46bd      	mov	sp, r7
 800fb7a:	bd90      	pop	{r4, r7, pc}
 800fb7c:	200025f8 	.word	0x200025f8

0800fb80 <UG_DrawLine>:
      }
   }
}

void UG_DrawLine( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 800fb80:	b5b0      	push	{r4, r5, r7, lr}
 800fb82:	b08a      	sub	sp, #40	; 0x28
 800fb84:	af02      	add	r7, sp, #8
 800fb86:	4604      	mov	r4, r0
 800fb88:	4608      	mov	r0, r1
 800fb8a:	4611      	mov	r1, r2
 800fb8c:	461a      	mov	r2, r3
 800fb8e:	4623      	mov	r3, r4
 800fb90:	80fb      	strh	r3, [r7, #6]
 800fb92:	4603      	mov	r3, r0
 800fb94:	80bb      	strh	r3, [r7, #4]
 800fb96:	460b      	mov	r3, r1
 800fb98:	807b      	strh	r3, [r7, #2]
 800fb9a:	4613      	mov	r3, r2
 800fb9c:	803b      	strh	r3, [r7, #0]
   UG_S16 n, dx, dy, sgndx, sgndy, dxabs, dyabs, x, y, drawx, drawy;

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_DRAW_LINE].state & DRIVER_ENABLED )
 800fb9e:	4b67      	ldr	r3, [pc, #412]	; (800fd3c <UG_DrawLine+0x1bc>)
 800fba0:	681b      	ldr	r3, [r3, #0]
 800fba2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800fba6:	f003 0302 	and.w	r3, r3, #2
 800fbaa:	2b00      	cmp	r3, #0
 800fbac:	d013      	beq.n	800fbd6 <UG_DrawLine+0x56>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800fbae:	4b63      	ldr	r3, [pc, #396]	; (800fd3c <UG_DrawLine+0x1bc>)
 800fbb0:	681b      	ldr	r3, [r3, #0]
 800fbb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fbb4:	461d      	mov	r5, r3
 800fbb6:	f9b7 4000 	ldrsh.w	r4, [r7]
 800fbba:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800fbbe:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800fbc2:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800fbc6:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800fbc8:	9300      	str	r3, [sp, #0]
 800fbca:	4623      	mov	r3, r4
 800fbcc:	47a8      	blx	r5
 800fbce:	4603      	mov	r3, r0
 800fbd0:	2b00      	cmp	r3, #0
 800fbd2:	f000 80ae 	beq.w	800fd32 <UG_DrawLine+0x1b2>
   }

   dx = x2 - x1;
 800fbd6:	887a      	ldrh	r2, [r7, #2]
 800fbd8:	88fb      	ldrh	r3, [r7, #6]
 800fbda:	1ad3      	subs	r3, r2, r3
 800fbdc:	b29b      	uxth	r3, r3
 800fbde:	82bb      	strh	r3, [r7, #20]
   dy = y2 - y1;
 800fbe0:	883a      	ldrh	r2, [r7, #0]
 800fbe2:	88bb      	ldrh	r3, [r7, #4]
 800fbe4:	1ad3      	subs	r3, r2, r3
 800fbe6:	b29b      	uxth	r3, r3
 800fbe8:	827b      	strh	r3, [r7, #18]
   dxabs = (dx>0)?dx:-dx;
 800fbea:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	bfb8      	it	lt
 800fbf2:	425b      	neglt	r3, r3
 800fbf4:	b29b      	uxth	r3, r3
 800fbf6:	823b      	strh	r3, [r7, #16]
   dyabs = (dy>0)?dy:-dy;
 800fbf8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	bfb8      	it	lt
 800fc00:	425b      	neglt	r3, r3
 800fc02:	b29b      	uxth	r3, r3
 800fc04:	81fb      	strh	r3, [r7, #14]
   sgndx = (dx>0)?1:-1;
 800fc06:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800fc0a:	2b00      	cmp	r3, #0
 800fc0c:	dd01      	ble.n	800fc12 <UG_DrawLine+0x92>
 800fc0e:	2301      	movs	r3, #1
 800fc10:	e001      	b.n	800fc16 <UG_DrawLine+0x96>
 800fc12:	f04f 33ff 	mov.w	r3, #4294967295
 800fc16:	81bb      	strh	r3, [r7, #12]
   sgndy = (dy>0)?1:-1;
 800fc18:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800fc1c:	2b00      	cmp	r3, #0
 800fc1e:	dd01      	ble.n	800fc24 <UG_DrawLine+0xa4>
 800fc20:	2301      	movs	r3, #1
 800fc22:	e001      	b.n	800fc28 <UG_DrawLine+0xa8>
 800fc24:	f04f 33ff 	mov.w	r3, #4294967295
 800fc28:	817b      	strh	r3, [r7, #10]
   x = dyabs >> 1;
 800fc2a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800fc2e:	105b      	asrs	r3, r3, #1
 800fc30:	83bb      	strh	r3, [r7, #28]
   y = dxabs >> 1;
 800fc32:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800fc36:	105b      	asrs	r3, r3, #1
 800fc38:	837b      	strh	r3, [r7, #26]
   drawx = x1;
 800fc3a:	88fb      	ldrh	r3, [r7, #6]
 800fc3c:	833b      	strh	r3, [r7, #24]
   drawy = y1;
 800fc3e:	88bb      	ldrh	r3, [r7, #4]
 800fc40:	82fb      	strh	r3, [r7, #22]

   gui->device->pset(drawx, drawy,c);
 800fc42:	4b3e      	ldr	r3, [pc, #248]	; (800fd3c <UG_DrawLine+0x1bc>)
 800fc44:	681b      	ldr	r3, [r3, #0]
 800fc46:	681b      	ldr	r3, [r3, #0]
 800fc48:	685b      	ldr	r3, [r3, #4]
 800fc4a:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 800fc4c:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 800fc50:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 800fc54:	4798      	blx	r3

   if( dxabs >= dyabs )
 800fc56:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800fc5a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800fc5e:	429a      	cmp	r2, r3
 800fc60:	db33      	blt.n	800fcca <UG_DrawLine+0x14a>
   {
      for( n=0; n<dxabs; n++ )
 800fc62:	2300      	movs	r3, #0
 800fc64:	83fb      	strh	r3, [r7, #30]
 800fc66:	e029      	b.n	800fcbc <UG_DrawLine+0x13c>
      {
         y += dyabs;
 800fc68:	8b7a      	ldrh	r2, [r7, #26]
 800fc6a:	89fb      	ldrh	r3, [r7, #14]
 800fc6c:	4413      	add	r3, r2
 800fc6e:	b29b      	uxth	r3, r3
 800fc70:	837b      	strh	r3, [r7, #26]
         if( y >= dxabs )
 800fc72:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800fc76:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800fc7a:	429a      	cmp	r2, r3
 800fc7c:	db09      	blt.n	800fc92 <UG_DrawLine+0x112>
         {
            y -= dxabs;
 800fc7e:	8b7a      	ldrh	r2, [r7, #26]
 800fc80:	8a3b      	ldrh	r3, [r7, #16]
 800fc82:	1ad3      	subs	r3, r2, r3
 800fc84:	b29b      	uxth	r3, r3
 800fc86:	837b      	strh	r3, [r7, #26]
            drawy += sgndy;
 800fc88:	8afa      	ldrh	r2, [r7, #22]
 800fc8a:	897b      	ldrh	r3, [r7, #10]
 800fc8c:	4413      	add	r3, r2
 800fc8e:	b29b      	uxth	r3, r3
 800fc90:	82fb      	strh	r3, [r7, #22]
         }
         drawx += sgndx;
 800fc92:	8b3a      	ldrh	r2, [r7, #24]
 800fc94:	89bb      	ldrh	r3, [r7, #12]
 800fc96:	4413      	add	r3, r2
 800fc98:	b29b      	uxth	r3, r3
 800fc9a:	833b      	strh	r3, [r7, #24]
         gui->device->pset(drawx, drawy,c);
 800fc9c:	4b27      	ldr	r3, [pc, #156]	; (800fd3c <UG_DrawLine+0x1bc>)
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	681b      	ldr	r3, [r3, #0]
 800fca2:	685b      	ldr	r3, [r3, #4]
 800fca4:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 800fca6:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 800fcaa:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 800fcae:	4798      	blx	r3
      for( n=0; n<dxabs; n++ )
 800fcb0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800fcb4:	b29b      	uxth	r3, r3
 800fcb6:	3301      	adds	r3, #1
 800fcb8:	b29b      	uxth	r3, r3
 800fcba:	83fb      	strh	r3, [r7, #30]
 800fcbc:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 800fcc0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800fcc4:	429a      	cmp	r2, r3
 800fcc6:	dbcf      	blt.n	800fc68 <UG_DrawLine+0xe8>
 800fcc8:	e034      	b.n	800fd34 <UG_DrawLine+0x1b4>
      }
   }
   else
   {
      for( n=0; n<dyabs; n++ )
 800fcca:	2300      	movs	r3, #0
 800fccc:	83fb      	strh	r3, [r7, #30]
 800fcce:	e029      	b.n	800fd24 <UG_DrawLine+0x1a4>
      {
         x += dxabs;
 800fcd0:	8bba      	ldrh	r2, [r7, #28]
 800fcd2:	8a3b      	ldrh	r3, [r7, #16]
 800fcd4:	4413      	add	r3, r2
 800fcd6:	b29b      	uxth	r3, r3
 800fcd8:	83bb      	strh	r3, [r7, #28]
         if( x >= dyabs )
 800fcda:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800fcde:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800fce2:	429a      	cmp	r2, r3
 800fce4:	db09      	blt.n	800fcfa <UG_DrawLine+0x17a>
         {
            x -= dyabs;
 800fce6:	8bba      	ldrh	r2, [r7, #28]
 800fce8:	89fb      	ldrh	r3, [r7, #14]
 800fcea:	1ad3      	subs	r3, r2, r3
 800fcec:	b29b      	uxth	r3, r3
 800fcee:	83bb      	strh	r3, [r7, #28]
            drawx += sgndx;
 800fcf0:	8b3a      	ldrh	r2, [r7, #24]
 800fcf2:	89bb      	ldrh	r3, [r7, #12]
 800fcf4:	4413      	add	r3, r2
 800fcf6:	b29b      	uxth	r3, r3
 800fcf8:	833b      	strh	r3, [r7, #24]
         }
         drawy += sgndy;
 800fcfa:	8afa      	ldrh	r2, [r7, #22]
 800fcfc:	897b      	ldrh	r3, [r7, #10]
 800fcfe:	4413      	add	r3, r2
 800fd00:	b29b      	uxth	r3, r3
 800fd02:	82fb      	strh	r3, [r7, #22]
         gui->device->pset(drawx, drawy,c);
 800fd04:	4b0d      	ldr	r3, [pc, #52]	; (800fd3c <UG_DrawLine+0x1bc>)
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	681b      	ldr	r3, [r3, #0]
 800fd0a:	685b      	ldr	r3, [r3, #4]
 800fd0c:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 800fd0e:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 800fd12:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 800fd16:	4798      	blx	r3
      for( n=0; n<dyabs; n++ )
 800fd18:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800fd1c:	b29b      	uxth	r3, r3
 800fd1e:	3301      	adds	r3, #1
 800fd20:	b29b      	uxth	r3, r3
 800fd22:	83fb      	strh	r3, [r7, #30]
 800fd24:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 800fd28:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800fd2c:	429a      	cmp	r2, r3
 800fd2e:	dbcf      	blt.n	800fcd0 <UG_DrawLine+0x150>
 800fd30:	e000      	b.n	800fd34 <UG_DrawLine+0x1b4>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800fd32:	bf00      	nop
      }
   }  
}
 800fd34:	3720      	adds	r7, #32
 800fd36:	46bd      	mov	sp, r7
 800fd38:	bdb0      	pop	{r4, r5, r7, pc}
 800fd3a:	bf00      	nop
 800fd3c:	200025f8 	.word	0x200025f8

0800fd40 <UG_PutString>:
    UG_DrawLine(a, y, b + 1, y, c);
  }
}

void UG_PutString( UG_S16 x, UG_S16 y, char* str )
{
 800fd40:	b590      	push	{r4, r7, lr}
 800fd42:	b087      	sub	sp, #28
 800fd44:	af02      	add	r7, sp, #8
 800fd46:	4603      	mov	r3, r0
 800fd48:	603a      	str	r2, [r7, #0]
 800fd4a:	80fb      	strh	r3, [r7, #6]
 800fd4c:	460b      	mov	r3, r1
 800fd4e:	80bb      	strh	r3, [r7, #4]
   UG_S16 xp,yp,cw;
   UG_CHAR chr;

   xp=x;
 800fd50:	88fb      	ldrh	r3, [r7, #6]
 800fd52:	81fb      	strh	r3, [r7, #14]
   yp=y;
 800fd54:	88bb      	ldrh	r3, [r7, #4]
 800fd56:	81bb      	strh	r3, [r7, #12]

   _UG_FontSelect(gui->font);
 800fd58:	4b44      	ldr	r3, [pc, #272]	; (800fe6c <UG_PutString+0x12c>)
 800fd5a:	681b      	ldr	r3, [r3, #0]
 800fd5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fd5e:	4618      	mov	r0, r3
 800fd60:	f000 fa96 	bl	8010290 <_UG_FontSelect>
   while ( *str != 0 )
 800fd64:	e064      	b.n	800fe30 <UG_PutString+0xf0>
   {
      #ifdef UGUI_USE_UTF8
      if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 800fd66:	4b41      	ldr	r3, [pc, #260]	; (800fe6c <UG_PutString+0x12c>)
 800fd68:	681b      	ldr	r3, [r3, #0]
 800fd6a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	d106      	bne.n	800fd80 <UG_PutString+0x40>
         chr = _UG_DecodeUTF8(&str);
 800fd72:	463b      	mov	r3, r7
 800fd74:	4618      	mov	r0, r3
 800fd76:	f000 f8c7 	bl	800ff08 <_UG_DecodeUTF8>
 800fd7a:	4603      	mov	r3, r0
 800fd7c:	817b      	strh	r3, [r7, #10]
 800fd7e:	e004      	b.n	800fd8a <UG_PutString+0x4a>
      }
      else{
         chr = *str++;
 800fd80:	683b      	ldr	r3, [r7, #0]
 800fd82:	1c5a      	adds	r2, r3, #1
 800fd84:	603a      	str	r2, [r7, #0]
 800fd86:	781b      	ldrb	r3, [r3, #0]
 800fd88:	817b      	strh	r3, [r7, #10]
      }
      #else
      chr = *str++;
      #endif

      if ( chr == '\n' )
 800fd8a:	897b      	ldrh	r3, [r7, #10]
 800fd8c:	2b0a      	cmp	r3, #10
 800fd8e:	d105      	bne.n	800fd9c <UG_PutString+0x5c>
      {
         xp = gui->device->x_dim;
 800fd90:	4b36      	ldr	r3, [pc, #216]	; (800fe6c <UG_PutString+0x12c>)
 800fd92:	681b      	ldr	r3, [r3, #0]
 800fd94:	681b      	ldr	r3, [r3, #0]
 800fd96:	881b      	ldrh	r3, [r3, #0]
 800fd98:	81fb      	strh	r3, [r7, #14]
         continue;
 800fd9a:	e049      	b.n	800fe30 <UG_PutString+0xf0>
      }
      cw = _UG_GetCharData(chr,NULL);
 800fd9c:	897b      	ldrh	r3, [r7, #10]
 800fd9e:	2100      	movs	r1, #0
 800fda0:	4618      	mov	r0, r3
 800fda2:	f000 f929 	bl	800fff8 <_UG_GetCharData>
 800fda6:	4603      	mov	r3, r0
 800fda8:	813b      	strh	r3, [r7, #8]
      if(cw==-1) continue;
 800fdaa:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800fdae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fdb2:	d100      	bne.n	800fdb6 <UG_PutString+0x76>
 800fdb4:	e03c      	b.n	800fe30 <UG_PutString+0xf0>
      if ( xp + cw > gui->device->x_dim - 1 )
 800fdb6:	4b2d      	ldr	r3, [pc, #180]	; (800fe6c <UG_PutString+0x12c>)
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	681b      	ldr	r3, [r3, #0]
 800fdbc:	f9b3 3000 	ldrsh.w	r3, [r3]
 800fdc0:	4619      	mov	r1, r3
 800fdc2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800fdc6:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800fdca:	4413      	add	r3, r2
 800fdcc:	4299      	cmp	r1, r3
 800fdce:	dc12      	bgt.n	800fdf6 <UG_PutString+0xb6>
      {
         xp = x;
 800fdd0:	88fb      	ldrh	r3, [r7, #6]
 800fdd2:	81fb      	strh	r3, [r7, #14]
         yp +=  gui->currentFont.char_height+gui->char_v_space;
 800fdd4:	4b25      	ldr	r3, [pc, #148]	; (800fe6c <UG_PutString+0x12c>)
 800fdd6:	681b      	ldr	r3, [r3, #0]
 800fdd8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800fddc:	b21a      	sxth	r2, r3
 800fdde:	4b23      	ldr	r3, [pc, #140]	; (800fe6c <UG_PutString+0x12c>)
 800fde0:	681b      	ldr	r3, [r3, #0]
 800fde2:	f993 304a 	ldrsb.w	r3, [r3, #74]	; 0x4a
 800fde6:	b21b      	sxth	r3, r3
 800fde8:	4413      	add	r3, r2
 800fdea:	b21b      	sxth	r3, r3
 800fdec:	b29a      	uxth	r2, r3
 800fdee:	89bb      	ldrh	r3, [r7, #12]
 800fdf0:	4413      	add	r3, r2
 800fdf2:	b29b      	uxth	r3, r3
 800fdf4:	81bb      	strh	r3, [r7, #12]
      }

      _UG_PutChar(chr, xp, yp, gui->fore_color, gui->back_color);
 800fdf6:	4b1d      	ldr	r3, [pc, #116]	; (800fe6c <UG_PutString+0x12c>)
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	f8b3 404c 	ldrh.w	r4, [r3, #76]	; 0x4c
 800fdfe:	4b1b      	ldr	r3, [pc, #108]	; (800fe6c <UG_PutString+0x12c>)
 800fe00:	681b      	ldr	r3, [r3, #0]
 800fe02:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
 800fe06:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800fe0a:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 800fe0e:	8978      	ldrh	r0, [r7, #10]
 800fe10:	9300      	str	r3, [sp, #0]
 800fe12:	4623      	mov	r3, r4
 800fe14:	f000 fabe 	bl	8010394 <_UG_PutChar>

      xp += cw + gui->char_h_space;
 800fe18:	4b14      	ldr	r3, [pc, #80]	; (800fe6c <UG_PutString+0x12c>)
 800fe1a:	681b      	ldr	r3, [r3, #0]
 800fe1c:	f993 3049 	ldrsb.w	r3, [r3, #73]	; 0x49
 800fe20:	b29a      	uxth	r2, r3
 800fe22:	893b      	ldrh	r3, [r7, #8]
 800fe24:	4413      	add	r3, r2
 800fe26:	b29a      	uxth	r2, r3
 800fe28:	89fb      	ldrh	r3, [r7, #14]
 800fe2a:	4413      	add	r3, r2
 800fe2c:	b29b      	uxth	r3, r3
 800fe2e:	81fb      	strh	r3, [r7, #14]
   while ( *str != 0 )
 800fe30:	683b      	ldr	r3, [r7, #0]
 800fe32:	781b      	ldrb	r3, [r3, #0]
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	d196      	bne.n	800fd66 <UG_PutString+0x26>
   }
   if((gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED))
 800fe38:	4b0c      	ldr	r3, [pc, #48]	; (800fe6c <UG_PutString+0x12c>)
 800fe3a:	681b      	ldr	r3, [r3, #0]
 800fe3c:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800fe40:	f003 0302 	and.w	r3, r3, #2
 800fe44:	2b00      	cmp	r3, #0
 800fe46:	d00c      	beq.n	800fe62 <UG_PutString+0x122>
     ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(-1,-1,-1,-1);   // -1 to indicate finish
 800fe48:	4b08      	ldr	r3, [pc, #32]	; (800fe6c <UG_PutString+0x12c>)
 800fe4a:	681b      	ldr	r3, [r3, #0]
 800fe4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800fe4e:	461c      	mov	r4, r3
 800fe50:	f04f 33ff 	mov.w	r3, #4294967295
 800fe54:	f04f 32ff 	mov.w	r2, #4294967295
 800fe58:	f04f 31ff 	mov.w	r1, #4294967295
 800fe5c:	f04f 30ff 	mov.w	r0, #4294967295
 800fe60:	47a0      	blx	r4
}
 800fe62:	bf00      	nop
 800fe64:	3714      	adds	r7, #20
 800fe66:	46bd      	mov	sp, r7
 800fe68:	bd90      	pop	{r4, r7, pc}
 800fe6a:	bf00      	nop
 800fe6c:	200025f8 	.word	0x200025f8

0800fe70 <UG_SetForecolor>:
   gui->console.back_color = c;
}
#endif

void UG_SetForecolor( UG_COLOR c )
{
 800fe70:	b480      	push	{r7}
 800fe72:	b083      	sub	sp, #12
 800fe74:	af00      	add	r7, sp, #0
 800fe76:	4603      	mov	r3, r0
 800fe78:	80fb      	strh	r3, [r7, #6]
   gui->fore_color = c;
 800fe7a:	4b05      	ldr	r3, [pc, #20]	; (800fe90 <UG_SetForecolor+0x20>)
 800fe7c:	681b      	ldr	r3, [r3, #0]
 800fe7e:	88fa      	ldrh	r2, [r7, #6]
 800fe80:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
}
 800fe84:	bf00      	nop
 800fe86:	370c      	adds	r7, #12
 800fe88:	46bd      	mov	sp, r7
 800fe8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe8e:	4770      	bx	lr
 800fe90:	200025f8 	.word	0x200025f8

0800fe94 <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
 800fe94:	b480      	push	{r7}
 800fe96:	b083      	sub	sp, #12
 800fe98:	af00      	add	r7, sp, #0
 800fe9a:	4603      	mov	r3, r0
 800fe9c:	80fb      	strh	r3, [r7, #6]
   gui->back_color = c;
 800fe9e:	4b05      	ldr	r3, [pc, #20]	; (800feb4 <UG_SetBackcolor+0x20>)
 800fea0:	681b      	ldr	r3, [r3, #0]
 800fea2:	88fa      	ldrh	r2, [r7, #6]
 800fea4:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
}
 800fea8:	bf00      	nop
 800feaa:	370c      	adds	r7, #12
 800feac:	46bd      	mov	sp, r7
 800feae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800feb2:	4770      	bx	lr
 800feb4:	200025f8 	.word	0x200025f8

0800feb8 <UG_FontSetHSpace>:
{
   return gui->device->y_dim;
}

void UG_FontSetHSpace( UG_U16 s )
{
 800feb8:	b480      	push	{r7}
 800feba:	b083      	sub	sp, #12
 800febc:	af00      	add	r7, sp, #0
 800febe:	4603      	mov	r3, r0
 800fec0:	80fb      	strh	r3, [r7, #6]
   gui->char_h_space = s;
 800fec2:	4b06      	ldr	r3, [pc, #24]	; (800fedc <UG_FontSetHSpace+0x24>)
 800fec4:	681b      	ldr	r3, [r3, #0]
 800fec6:	88fa      	ldrh	r2, [r7, #6]
 800fec8:	b252      	sxtb	r2, r2
 800feca:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
}
 800fece:	bf00      	nop
 800fed0:	370c      	adds	r7, #12
 800fed2:	46bd      	mov	sp, r7
 800fed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fed8:	4770      	bx	lr
 800feda:	bf00      	nop
 800fedc:	200025f8 	.word	0x200025f8

0800fee0 <UG_FontSetVSpace>:

void UG_FontSetVSpace( UG_U16 s )
{
 800fee0:	b480      	push	{r7}
 800fee2:	b083      	sub	sp, #12
 800fee4:	af00      	add	r7, sp, #0
 800fee6:	4603      	mov	r3, r0
 800fee8:	80fb      	strh	r3, [r7, #6]
   gui->char_v_space = s;
 800feea:	4b06      	ldr	r3, [pc, #24]	; (800ff04 <UG_FontSetVSpace+0x24>)
 800feec:	681b      	ldr	r3, [r3, #0]
 800feee:	88fa      	ldrh	r2, [r7, #6]
 800fef0:	b252      	sxtb	r2, r2
 800fef2:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
}
 800fef6:	bf00      	nop
 800fef8:	370c      	adds	r7, #12
 800fefa:	46bd      	mov	sp, r7
 800fefc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff00:	4770      	bx	lr
 800ff02:	bf00      	nop
 800ff04:	200025f8 	.word	0x200025f8

0800ff08 <_UG_DecodeUTF8>:
 *
 * Based on https://github.com/olikraus/u8g2/blob/master/csrc/u8x8_8x8.c
 *
 */
 #ifdef UGUI_USE_UTF8
UG_CHAR _UG_DecodeUTF8(char **str) {
 800ff08:	b480      	push	{r7}
 800ff0a:	b085      	sub	sp, #20
 800ff0c:	af00      	add	r7, sp, #0
 800ff0e:	6078      	str	r0, [r7, #4]

  char c=**str;
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	681b      	ldr	r3, [r3, #0]
 800ff14:	781b      	ldrb	r3, [r3, #0]
 800ff16:	73fb      	strb	r3, [r7, #15]

  if ( c < 0x80 )                 // Fast detection for simple ASCII
 800ff18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ff1c:	2b00      	cmp	r3, #0
 800ff1e:	db07      	blt.n	800ff30 <_UG_DecodeUTF8+0x28>
  {
    *str = *str+1;
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	681b      	ldr	r3, [r3, #0]
 800ff24:	1c5a      	adds	r2, r3, #1
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	601a      	str	r2, [r3, #0]
    return c;
 800ff2a:	7bfb      	ldrb	r3, [r7, #15]
 800ff2c:	b29b      	uxth	r3, r3
 800ff2e:	e05c      	b.n	800ffea <_UG_DecodeUTF8+0xe2>
  }

  UG_U8 bytes_left=0;
 800ff30:	2300      	movs	r3, #0
 800ff32:	73bb      	strb	r3, [r7, #14]
  UG_CHAR encoding=0;
 800ff34:	2300      	movs	r3, #0
 800ff36:	81bb      	strh	r3, [r7, #12]

  while(**str)
 800ff38:	e04f      	b.n	800ffda <_UG_DecodeUTF8+0xd2>
  {
    c=**str;
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	681b      	ldr	r3, [r3, #0]
 800ff3e:	781b      	ldrb	r3, [r3, #0]
 800ff40:	73fb      	strb	r3, [r7, #15]
    *str = *str+1;
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	681b      	ldr	r3, [r3, #0]
 800ff46:	1c5a      	adds	r2, r3, #1
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	601a      	str	r2, [r3, #0]
    if ( bytes_left == 0 )
 800ff4c:	7bbb      	ldrb	r3, [r7, #14]
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d130      	bne.n	800ffb4 <_UG_DecodeUTF8+0xac>
    {
      if ( c < 0xe0 )             // 2 byte sequence
 800ff52:	7bfb      	ldrb	r3, [r7, #15]
 800ff54:	2bdf      	cmp	r3, #223	; 0xdf
 800ff56:	d806      	bhi.n	800ff66 <_UG_DecodeUTF8+0x5e>
      {
        bytes_left = 1;
 800ff58:	2301      	movs	r3, #1
 800ff5a:	73bb      	strb	r3, [r7, #14]
        c &= 0x01f;
 800ff5c:	7bfb      	ldrb	r3, [r7, #15]
 800ff5e:	f003 031f 	and.w	r3, r3, #31
 800ff62:	73fb      	strb	r3, [r7, #15]
 800ff64:	e023      	b.n	800ffae <_UG_DecodeUTF8+0xa6>
      }
      else if ( c < 0xf0 )        // 3 byte sequence
 800ff66:	7bfb      	ldrb	r3, [r7, #15]
 800ff68:	2bef      	cmp	r3, #239	; 0xef
 800ff6a:	d806      	bhi.n	800ff7a <_UG_DecodeUTF8+0x72>
      {
        bytes_left = 2;
 800ff6c:	2302      	movs	r3, #2
 800ff6e:	73bb      	strb	r3, [r7, #14]
        c &= 15;
 800ff70:	7bfb      	ldrb	r3, [r7, #15]
 800ff72:	f003 030f 	and.w	r3, r3, #15
 800ff76:	73fb      	strb	r3, [r7, #15]
 800ff78:	e019      	b.n	800ffae <_UG_DecodeUTF8+0xa6>
      }
      else if ( c < 0xf8 )        // 4 byte sequence
 800ff7a:	7bfb      	ldrb	r3, [r7, #15]
 800ff7c:	2bf7      	cmp	r3, #247	; 0xf7
 800ff7e:	d806      	bhi.n	800ff8e <_UG_DecodeUTF8+0x86>
      {
        bytes_left = 3;
 800ff80:	2303      	movs	r3, #3
 800ff82:	73bb      	strb	r3, [r7, #14]
        c &= 7;
 800ff84:	7bfb      	ldrb	r3, [r7, #15]
 800ff86:	f003 0307 	and.w	r3, r3, #7
 800ff8a:	73fb      	strb	r3, [r7, #15]
 800ff8c:	e00f      	b.n	800ffae <_UG_DecodeUTF8+0xa6>
      }
      else if ( c < 0xfc )        // 5 byte sequence
 800ff8e:	7bfb      	ldrb	r3, [r7, #15]
 800ff90:	2bfb      	cmp	r3, #251	; 0xfb
 800ff92:	d806      	bhi.n	800ffa2 <_UG_DecodeUTF8+0x9a>
      {
        bytes_left = 4;
 800ff94:	2304      	movs	r3, #4
 800ff96:	73bb      	strb	r3, [r7, #14]
        c &= 3;
 800ff98:	7bfb      	ldrb	r3, [r7, #15]
 800ff9a:	f003 0303 	and.w	r3, r3, #3
 800ff9e:	73fb      	strb	r3, [r7, #15]
 800ffa0:	e005      	b.n	800ffae <_UG_DecodeUTF8+0xa6>
      }
      else                        // 6 byte sequence
      {
        bytes_left = 5;
 800ffa2:	2305      	movs	r3, #5
 800ffa4:	73bb      	strb	r3, [r7, #14]
        c &= 1;
 800ffa6:	7bfb      	ldrb	r3, [r7, #15]
 800ffa8:	f003 0301 	and.w	r3, r3, #1
 800ffac:	73fb      	strb	r3, [r7, #15]
      }
      encoding = c;
 800ffae:	7bfb      	ldrb	r3, [r7, #15]
 800ffb0:	81bb      	strh	r3, [r7, #12]
 800ffb2:	e012      	b.n	800ffda <_UG_DecodeUTF8+0xd2>
    }
    else
    {
      encoding<<=6;
 800ffb4:	89bb      	ldrh	r3, [r7, #12]
 800ffb6:	019b      	lsls	r3, r3, #6
 800ffb8:	81bb      	strh	r3, [r7, #12]
      encoding |= (c & 0x3F);
 800ffba:	7bfb      	ldrb	r3, [r7, #15]
 800ffbc:	b21b      	sxth	r3, r3
 800ffbe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ffc2:	b21a      	sxth	r2, r3
 800ffc4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800ffc8:	4313      	orrs	r3, r2
 800ffca:	b21b      	sxth	r3, r3
 800ffcc:	81bb      	strh	r3, [r7, #12]
      if ( --bytes_left == 0 )
 800ffce:	7bbb      	ldrb	r3, [r7, #14]
 800ffd0:	3b01      	subs	r3, #1
 800ffd2:	73bb      	strb	r3, [r7, #14]
 800ffd4:	7bbb      	ldrb	r3, [r7, #14]
 800ffd6:	2b00      	cmp	r3, #0
 800ffd8:	d005      	beq.n	800ffe6 <_UG_DecodeUTF8+0xde>
  while(**str)
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	681b      	ldr	r3, [r3, #0]
 800ffde:	781b      	ldrb	r3, [r3, #0]
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d1aa      	bne.n	800ff3a <_UG_DecodeUTF8+0x32>
 800ffe4:	e000      	b.n	800ffe8 <_UG_DecodeUTF8+0xe0>
        break;
 800ffe6:	bf00      	nop
    }
  }
  return encoding;
 800ffe8:	89bb      	ldrh	r3, [r7, #12]
}
 800ffea:	4618      	mov	r0, r3
 800ffec:	3714      	adds	r7, #20
 800ffee:	46bd      	mov	sp, r7
 800fff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fff4:	4770      	bx	lr
	...

0800fff8 <_UG_GetCharData>:
#endif

/*
 *  Load char bitmap address into p, return the font width
 */
UG_S16 _UG_GetCharData(UG_CHAR encoding,  const UG_U8 **p){
 800fff8:	b580      	push	{r7, lr}
 800fffa:	b086      	sub	sp, #24
 800fffc:	af00      	add	r7, sp, #0
 800fffe:	4603      	mov	r3, r0
 8010000:	6039      	str	r1, [r7, #0]
 8010002:	80fb      	strh	r3, [r7, #6]
  static UG_CHAR last_encoding;
  static UG_S16 last_width;
  static const UG_U8 * last_p;
  static UG_FONT * last_font;
  UG_U16 start=0;
 8010004:	2300      	movs	r3, #0
 8010006:	82fb      	strh	r3, [r7, #22]
  UG_U16 skip=0;
 8010008:	2300      	movs	r3, #0
 801000a:	82bb      	strh	r3, [r7, #20]
  UG_U16 t=0;
 801000c:	2300      	movs	r3, #0
 801000e:	827b      	strh	r3, [r7, #18]
  UG_U8 range=0;
 8010010:	2300      	movs	r3, #0
 8010012:	747b      	strb	r3, [r7, #17]
  UG_U8 found=0;
 8010014:	2300      	movs	r3, #0
 8010016:	743b      	strb	r3, [r7, #16]

  if( gui->currentFont.font==last_font && encoding==last_encoding){       // If called with the same arguments, return cached data
 8010018:	4b98      	ldr	r3, [pc, #608]	; (801027c <_UG_GetCharData+0x284>)
 801001a:	681b      	ldr	r3, [r3, #0]
 801001c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801001e:	4b98      	ldr	r3, [pc, #608]	; (8010280 <_UG_GetCharData+0x288>)
 8010020:	681b      	ldr	r3, [r3, #0]
 8010022:	429a      	cmp	r2, r3
 8010024:	d10f      	bne.n	8010046 <_UG_GetCharData+0x4e>
 8010026:	4b97      	ldr	r3, [pc, #604]	; (8010284 <_UG_GetCharData+0x28c>)
 8010028:	881b      	ldrh	r3, [r3, #0]
 801002a:	88fa      	ldrh	r2, [r7, #6]
 801002c:	429a      	cmp	r2, r3
 801002e:	d10a      	bne.n	8010046 <_UG_GetCharData+0x4e>
    if(p){
 8010030:	683b      	ldr	r3, [r7, #0]
 8010032:	2b00      	cmp	r3, #0
 8010034:	d003      	beq.n	801003e <_UG_GetCharData+0x46>
      *p=last_p;                                                    // Load char bitmap address
 8010036:	4b94      	ldr	r3, [pc, #592]	; (8010288 <_UG_GetCharData+0x290>)
 8010038:	681a      	ldr	r2, [r3, #0]
 801003a:	683b      	ldr	r3, [r7, #0]
 801003c:	601a      	str	r2, [r3, #0]
    }
    return last_width;
 801003e:	4b93      	ldr	r3, [pc, #588]	; (801028c <_UG_GetCharData+0x294>)
 8010040:	f9b3 3000 	ldrsh.w	r3, [r3]
 8010044:	e116      	b.n	8010274 <_UG_GetCharData+0x27c>
  }

  if( gui->currentFont.is_old_font){                                      // Compatibility with old fonts charset
 8010046:	4b8d      	ldr	r3, [pc, #564]	; (801027c <_UG_GetCharData+0x284>)
 8010048:	681b      	ldr	r3, [r3, #0]
 801004a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801004e:	2b00      	cmp	r3, #0
 8010050:	f000 80cc 	beq.w	80101ec <_UG_GetCharData+0x1f4>
    switch ( encoding )
 8010054:	88fb      	ldrh	r3, [r7, #6]
 8010056:	2bfc      	cmp	r3, #252	; 0xfc
 8010058:	f300 80c8 	bgt.w	80101ec <_UG_GetCharData+0x1f4>
 801005c:	2bd6      	cmp	r3, #214	; 0xd6
 801005e:	da09      	bge.n	8010074 <_UG_GetCharData+0x7c>
 8010060:	2bc4      	cmp	r3, #196	; 0xc4
 8010062:	d06c      	beq.n	801013e <_UG_GetCharData+0x146>
 8010064:	2bc4      	cmp	r3, #196	; 0xc4
 8010066:	f300 80c1 	bgt.w	80101ec <_UG_GetCharData+0x1f4>
 801006a:	2bb0      	cmp	r3, #176	; 0xb0
 801006c:	d06d      	beq.n	801014a <_UG_GetCharData+0x152>
 801006e:	2bb5      	cmp	r3, #181	; 0xb5
 8010070:	d068      	beq.n	8010144 <_UG_GetCharData+0x14c>
 8010072:	e06e      	b.n	8010152 <_UG_GetCharData+0x15a>
 8010074:	3bd6      	subs	r3, #214	; 0xd6
 8010076:	2b26      	cmp	r3, #38	; 0x26
 8010078:	f200 80b8 	bhi.w	80101ec <_UG_GetCharData+0x1f4>
 801007c:	a201      	add	r2, pc, #4	; (adr r2, 8010084 <_UG_GetCharData+0x8c>)
 801007e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010082:	bf00      	nop
 8010084:	08010127 	.word	0x08010127
 8010088:	080101ed 	.word	0x080101ed
 801008c:	080101ed 	.word	0x080101ed
 8010090:	080101ed 	.word	0x080101ed
 8010094:	080101ed 	.word	0x080101ed
 8010098:	080101ed 	.word	0x080101ed
 801009c:	08010133 	.word	0x08010133
 80100a0:	080101ed 	.word	0x080101ed
 80100a4:	080101ed 	.word	0x080101ed
 80100a8:	080101ed 	.word	0x080101ed
 80100ac:	080101ed 	.word	0x080101ed
 80100b0:	080101ed 	.word	0x080101ed
 80100b4:	080101ed 	.word	0x080101ed
 80100b8:	080101ed 	.word	0x080101ed
 80100bc:	08010139 	.word	0x08010139
 80100c0:	080101ed 	.word	0x080101ed
 80100c4:	080101ed 	.word	0x080101ed
 80100c8:	080101ed 	.word	0x080101ed
 80100cc:	080101ed 	.word	0x080101ed
 80100d0:	080101ed 	.word	0x080101ed
 80100d4:	080101ed 	.word	0x080101ed
 80100d8:	080101ed 	.word	0x080101ed
 80100dc:	080101ed 	.word	0x080101ed
 80100e0:	080101ed 	.word	0x080101ed
 80100e4:	080101ed 	.word	0x080101ed
 80100e8:	080101ed 	.word	0x080101ed
 80100ec:	080101ed 	.word	0x080101ed
 80100f0:	080101ed 	.word	0x080101ed
 80100f4:	080101ed 	.word	0x080101ed
 80100f8:	080101ed 	.word	0x080101ed
 80100fc:	080101ed 	.word	0x080101ed
 8010100:	080101ed 	.word	0x080101ed
 8010104:	08010121 	.word	0x08010121
 8010108:	080101ed 	.word	0x080101ed
 801010c:	080101ed 	.word	0x080101ed
 8010110:	080101ed 	.word	0x080101ed
 8010114:	080101ed 	.word	0x080101ed
 8010118:	080101ed 	.word	0x080101ed
 801011c:	0801012d 	.word	0x0801012d
    {
       case 0xF6: encoding = 0x94; break; // ö
 8010120:	2394      	movs	r3, #148	; 0x94
 8010122:	80fb      	strh	r3, [r7, #6]
 8010124:	e015      	b.n	8010152 <_UG_GetCharData+0x15a>
       case 0xD6: encoding = 0x99; break; // Ö
 8010126:	2399      	movs	r3, #153	; 0x99
 8010128:	80fb      	strh	r3, [r7, #6]
 801012a:	e012      	b.n	8010152 <_UG_GetCharData+0x15a>
       case 0xFC: encoding = 0x81; break; // ü
 801012c:	2381      	movs	r3, #129	; 0x81
 801012e:	80fb      	strh	r3, [r7, #6]
 8010130:	e00f      	b.n	8010152 <_UG_GetCharData+0x15a>
       case 0xDC: encoding = 0x9A; break; // Ü
 8010132:	239a      	movs	r3, #154	; 0x9a
 8010134:	80fb      	strh	r3, [r7, #6]
 8010136:	e00c      	b.n	8010152 <_UG_GetCharData+0x15a>
       case 0xE4: encoding = 0x84; break; // ä
 8010138:	2384      	movs	r3, #132	; 0x84
 801013a:	80fb      	strh	r3, [r7, #6]
 801013c:	e009      	b.n	8010152 <_UG_GetCharData+0x15a>
       case 0xC4: encoding = 0x8E; break; // Ä
 801013e:	238e      	movs	r3, #142	; 0x8e
 8010140:	80fb      	strh	r3, [r7, #6]
 8010142:	e006      	b.n	8010152 <_UG_GetCharData+0x15a>
       case 0xB5: encoding = 0xE6; break; // µ
 8010144:	23e6      	movs	r3, #230	; 0xe6
 8010146:	80fb      	strh	r3, [r7, #6]
 8010148:	e003      	b.n	8010152 <_UG_GetCharData+0x15a>
       case 0xB0: encoding = 0xF8; break; // °
 801014a:	23f8      	movs	r3, #248	; 0xf8
 801014c:	80fb      	strh	r3, [r7, #6]
 801014e:	bf00      	nop
 8010150:	e04c      	b.n	80101ec <_UG_GetCharData+0x1f4>
    }
  }

  for(;t< gui->currentFont.number_of_offsets;t++)                         // Seek through the offsets
 8010152:	e04b      	b.n	80101ec <_UG_GetCharData+0x1f4>
  {
    UG_U16 curr_offset = ptr_8to16( gui->currentFont.offsets+(t*2));    // Offsets are 16-bit, splitted in 2 byte values
 8010154:	4b49      	ldr	r3, [pc, #292]	; (801027c <_UG_GetCharData+0x284>)
 8010156:	681b      	ldr	r3, [r3, #0]
 8010158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801015a:	8a7a      	ldrh	r2, [r7, #18]
 801015c:	0052      	lsls	r2, r2, #1
 801015e:	4413      	add	r3, r2
 8010160:	4618      	mov	r0, r3
 8010162:	f7ff fa87 	bl	800f674 <ptr_8to16>
 8010166:	4603      	mov	r3, r0
 8010168:	81fb      	strh	r3, [r7, #14]

    if(curr_offset&0x8000)                                          // If the offset has the MSB bit set, it means it's the a range start
 801016a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801016e:	2b00      	cmp	r3, #0
 8010170:	da06      	bge.n	8010180 <_UG_GetCharData+0x188>
    {
      start=curr_offset&0x7FFF;                                     // Store range start
 8010172:	89fb      	ldrh	r3, [r7, #14]
 8010174:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8010178:	82fb      	strh	r3, [r7, #22]
      range=1;                                                      // Set flag
 801017a:	2301      	movs	r3, #1
 801017c:	747b      	strb	r3, [r7, #17]
 801017e:	e032      	b.n	80101e6 <_UG_GetCharData+0x1ee>
    }
    else if(range)                                                  // If range previously set, this is the range end
 8010180:	7c7b      	ldrb	r3, [r7, #17]
 8010182:	2b00      	cmp	r3, #0
 8010184:	d021      	beq.n	80101ca <_UG_GetCharData+0x1d2>
    {
      if(encoding>=start && encoding<=curr_offset)            // If the encoding is between the range
 8010186:	88fa      	ldrh	r2, [r7, #6]
 8010188:	8afb      	ldrh	r3, [r7, #22]
 801018a:	429a      	cmp	r2, r3
 801018c:	d30d      	bcc.n	80101aa <_UG_GetCharData+0x1b2>
 801018e:	88fa      	ldrh	r2, [r7, #6]
 8010190:	89fb      	ldrh	r3, [r7, #14]
 8010192:	429a      	cmp	r2, r3
 8010194:	d809      	bhi.n	80101aa <_UG_GetCharData+0x1b2>
      {
        skip += (encoding-start);                             // Calculate the skip value
 8010196:	88fa      	ldrh	r2, [r7, #6]
 8010198:	8afb      	ldrh	r3, [r7, #22]
 801019a:	1ad3      	subs	r3, r2, r3
 801019c:	b29a      	uxth	r2, r3
 801019e:	8abb      	ldrh	r3, [r7, #20]
 80101a0:	4413      	add	r3, r2
 80101a2:	82bb      	strh	r3, [r7, #20]
        found=1;
 80101a4:	2301      	movs	r3, #1
 80101a6:	743b      	strb	r3, [r7, #16]
        break;
 80101a8:	e02a      	b.n	8010200 <_UG_GetCharData+0x208>
      }
      else if(encoding<start)                                 // If the encoding is lower than current range start, the char is not in the font
 80101aa:	88fa      	ldrh	r2, [r7, #6]
 80101ac:	8afb      	ldrh	r3, [r7, #22]
 80101ae:	429a      	cmp	r2, r3
 80101b0:	d323      	bcc.n	80101fa <_UG_GetCharData+0x202>
        break;

      skip += ((curr_offset-start)+1);                        // Encoding not found in the current range, increase skip size and clear range flasg
 80101b2:	89fa      	ldrh	r2, [r7, #14]
 80101b4:	8afb      	ldrh	r3, [r7, #22]
 80101b6:	1ad3      	subs	r3, r2, r3
 80101b8:	b29a      	uxth	r2, r3
 80101ba:	8abb      	ldrh	r3, [r7, #20]
 80101bc:	4413      	add	r3, r2
 80101be:	b29b      	uxth	r3, r3
 80101c0:	3301      	adds	r3, #1
 80101c2:	82bb      	strh	r3, [r7, #20]
      range=0;
 80101c4:	2300      	movs	r3, #0
 80101c6:	747b      	strb	r3, [r7, #17]
 80101c8:	e00d      	b.n	80101e6 <_UG_GetCharData+0x1ee>
    }
    else                                                            // Range not set, this is a single char offset
    {
      if(encoding==curr_offset)                                     // If matching the current offset char
 80101ca:	88fa      	ldrh	r2, [r7, #6]
 80101cc:	89fb      	ldrh	r3, [r7, #14]
 80101ce:	429a      	cmp	r2, r3
 80101d0:	d102      	bne.n	80101d8 <_UG_GetCharData+0x1e0>
      {
        found=1;
 80101d2:	2301      	movs	r3, #1
 80101d4:	743b      	strb	r3, [r7, #16]
        break;
 80101d6:	e013      	b.n	8010200 <_UG_GetCharData+0x208>
      }
      else if (encoding<curr_offset)                                // If the encoding is lower than current range, the char is not in the font
 80101d8:	88fa      	ldrh	r2, [r7, #6]
 80101da:	89fb      	ldrh	r3, [r7, #14]
 80101dc:	429a      	cmp	r2, r3
 80101de:	d30e      	bcc.n	80101fe <_UG_GetCharData+0x206>
      {
        break;
      }
      skip++;                                                       // Else, increase skip and keep searching
 80101e0:	8abb      	ldrh	r3, [r7, #20]
 80101e2:	3301      	adds	r3, #1
 80101e4:	82bb      	strh	r3, [r7, #20]
  for(;t< gui->currentFont.number_of_offsets;t++)                         // Seek through the offsets
 80101e6:	8a7b      	ldrh	r3, [r7, #18]
 80101e8:	3301      	adds	r3, #1
 80101ea:	827b      	strh	r3, [r7, #18]
 80101ec:	4b23      	ldr	r3, [pc, #140]	; (801027c <_UG_GetCharData+0x284>)
 80101ee:	681b      	ldr	r3, [r3, #0]
 80101f0:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80101f2:	8a7a      	ldrh	r2, [r7, #18]
 80101f4:	429a      	cmp	r2, r3
 80101f6:	d3ad      	bcc.n	8010154 <_UG_GetCharData+0x15c>
 80101f8:	e002      	b.n	8010200 <_UG_GetCharData+0x208>
        break;
 80101fa:	bf00      	nop
 80101fc:	e000      	b.n	8010200 <_UG_GetCharData+0x208>
        break;
 80101fe:	bf00      	nop
    }
  }

  if(found)                                                         // If char found
 8010200:	7c3b      	ldrb	r3, [r7, #16]
 8010202:	2b00      	cmp	r3, #0
 8010204:	d034      	beq.n	8010270 <_UG_GetCharData+0x278>
  {
    last_font =  gui->currentFont.font;                                     // Update cached data
 8010206:	4b1d      	ldr	r3, [pc, #116]	; (801027c <_UG_GetCharData+0x284>)
 8010208:	681b      	ldr	r3, [r3, #0]
 801020a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801020c:	4a1c      	ldr	r2, [pc, #112]	; (8010280 <_UG_GetCharData+0x288>)
 801020e:	6013      	str	r3, [r2, #0]
    last_encoding = encoding;
 8010210:	4a1c      	ldr	r2, [pc, #112]	; (8010284 <_UG_GetCharData+0x28c>)
 8010212:	88fb      	ldrh	r3, [r7, #6]
 8010214:	8013      	strh	r3, [r2, #0]
    last_p = ( gui->currentFont.data+(skip* gui->currentFont.bytes_per_char));
 8010216:	4b19      	ldr	r3, [pc, #100]	; (801027c <_UG_GetCharData+0x284>)
 8010218:	681b      	ldr	r3, [r3, #0]
 801021a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801021c:	8aba      	ldrh	r2, [r7, #20]
 801021e:	4917      	ldr	r1, [pc, #92]	; (801027c <_UG_GetCharData+0x284>)
 8010220:	6809      	ldr	r1, [r1, #0]
 8010222:	8e09      	ldrh	r1, [r1, #48]	; 0x30
 8010224:	fb01 f202 	mul.w	r2, r1, r2
 8010228:	4413      	add	r3, r2
 801022a:	4a17      	ldr	r2, [pc, #92]	; (8010288 <_UG_GetCharData+0x290>)
 801022c:	6013      	str	r3, [r2, #0]
    if( gui->currentFont.widths){                                                // If width table available
 801022e:	4b13      	ldr	r3, [pc, #76]	; (801027c <_UG_GetCharData+0x284>)
 8010230:	681b      	ldr	r3, [r3, #0]
 8010232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010234:	2b00      	cmp	r3, #0
 8010236:	d009      	beq.n	801024c <_UG_GetCharData+0x254>
      last_width = *( gui->currentFont.widths+skip);                        // Use width from table
 8010238:	4b10      	ldr	r3, [pc, #64]	; (801027c <_UG_GetCharData+0x284>)
 801023a:	681b      	ldr	r3, [r3, #0]
 801023c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801023e:	8abb      	ldrh	r3, [r7, #20]
 8010240:	4413      	add	r3, r2
 8010242:	781b      	ldrb	r3, [r3, #0]
 8010244:	b21a      	sxth	r2, r3
 8010246:	4b11      	ldr	r3, [pc, #68]	; (801028c <_UG_GetCharData+0x294>)
 8010248:	801a      	strh	r2, [r3, #0]
 801024a:	e006      	b.n	801025a <_UG_GetCharData+0x262>
    }
    else{
      last_width =  gui->currentFont.char_width;                            // Else use width from char width
 801024c:	4b0b      	ldr	r3, [pc, #44]	; (801027c <_UG_GetCharData+0x284>)
 801024e:	681b      	ldr	r3, [r3, #0]
 8010250:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8010254:	b21a      	sxth	r2, r3
 8010256:	4b0d      	ldr	r3, [pc, #52]	; (801028c <_UG_GetCharData+0x294>)
 8010258:	801a      	strh	r2, [r3, #0]
    }


    if(p){
 801025a:	683b      	ldr	r3, [r7, #0]
 801025c:	2b00      	cmp	r3, #0
 801025e:	d003      	beq.n	8010268 <_UG_GetCharData+0x270>
      *p=last_p;                                                    // Load char bitmap address
 8010260:	4b09      	ldr	r3, [pc, #36]	; (8010288 <_UG_GetCharData+0x290>)
 8010262:	681a      	ldr	r2, [r3, #0]
 8010264:	683b      	ldr	r3, [r7, #0]
 8010266:	601a      	str	r2, [r3, #0]
    }
    return(last_width);                                             // Return char width
 8010268:	4b08      	ldr	r3, [pc, #32]	; (801028c <_UG_GetCharData+0x294>)
 801026a:	f9b3 3000 	ldrsh.w	r3, [r3]
 801026e:	e001      	b.n	8010274 <_UG_GetCharData+0x27c>
  }
  return -1;                                                        // -1 = char not found
 8010270:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010274:	4618      	mov	r0, r3
 8010276:	3718      	adds	r7, #24
 8010278:	46bd      	mov	sp, r7
 801027a:	bd80      	pop	{r7, pc}
 801027c:	200025f8 	.word	0x200025f8
 8010280:	200025fc 	.word	0x200025fc
 8010284:	20002600 	.word	0x20002600
 8010288:	20002604 	.word	0x20002604
 801028c:	20002608 	.word	0x20002608

08010290 <_UG_FontSelect>:

/*
 * Updates the current font data
 */
void _UG_FontSelect( UG_FONT *font){
 8010290:	b590      	push	{r4, r7, lr}
 8010292:	b083      	sub	sp, #12
 8010294:	af00      	add	r7, sp, #0
 8010296:	6078      	str	r0, [r7, #4]
  if( gui->currentFont.font==font)
 8010298:	4b3d      	ldr	r3, [pc, #244]	; (8010390 <_UG_FontSelect+0x100>)
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801029e:	687a      	ldr	r2, [r7, #4]
 80102a0:	429a      	cmp	r2, r3
 80102a2:	d070      	beq.n	8010386 <_UG_FontSelect+0xf6>
    return;
   gui->currentFont.font = font;                          // Save Font pointer
 80102a4:	4b3a      	ldr	r3, [pc, #232]	; (8010390 <_UG_FontSelect+0x100>)
 80102a6:	681b      	ldr	r3, [r3, #0]
 80102a8:	687a      	ldr	r2, [r7, #4]
 80102aa:	645a      	str	r2, [r3, #68]	; 0x44
   gui->currentFont.font_type = 0x7F & *font;             // Byte    0: Font_type
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	781a      	ldrb	r2, [r3, #0]
 80102b0:	4b37      	ldr	r3, [pc, #220]	; (8010390 <_UG_FontSelect+0x100>)
 80102b2:	681b      	ldr	r3, [r3, #0]
 80102b4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80102b8:	b2d2      	uxtb	r2, r2
 80102ba:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
   gui->currentFont.is_old_font = (0x80 & *font++)&&1;    // Byte    0: Bit 7 indicates old or new font type. 1=old font, 0=new font
 80102be:	687b      	ldr	r3, [r7, #4]
 80102c0:	1c5a      	adds	r2, r3, #1
 80102c2:	607a      	str	r2, [r7, #4]
 80102c4:	781b      	ldrb	r3, [r3, #0]
 80102c6:	b25b      	sxtb	r3, r3
 80102c8:	2b00      	cmp	r3, #0
 80102ca:	da01      	bge.n	80102d0 <_UG_FontSelect+0x40>
 80102cc:	2201      	movs	r2, #1
 80102ce:	e000      	b.n	80102d2 <_UG_FontSelect+0x42>
 80102d0:	2200      	movs	r2, #0
 80102d2:	4b2f      	ldr	r3, [pc, #188]	; (8010390 <_UG_FontSelect+0x100>)
 80102d4:	681b      	ldr	r3, [r3, #0]
 80102d6:	b2d2      	uxtb	r2, r2
 80102d8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
   gui->currentFont.char_width = *font++;                 // Byte    1: Char width
 80102dc:	687b      	ldr	r3, [r7, #4]
 80102de:	1c5a      	adds	r2, r3, #1
 80102e0:	607a      	str	r2, [r7, #4]
 80102e2:	4a2b      	ldr	r2, [pc, #172]	; (8010390 <_UG_FontSelect+0x100>)
 80102e4:	6812      	ldr	r2, [r2, #0]
 80102e6:	781b      	ldrb	r3, [r3, #0]
 80102e8:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
   gui->currentFont.char_height = *font++;                // Byte    2: Char height
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	1c5a      	adds	r2, r3, #1
 80102f0:	607a      	str	r2, [r7, #4]
 80102f2:	4a27      	ldr	r2, [pc, #156]	; (8010390 <_UG_FontSelect+0x100>)
 80102f4:	6812      	ldr	r2, [r2, #0]
 80102f6:	781b      	ldrb	r3, [r3, #0]
 80102f8:	f882 302f 	strb.w	r3, [r2, #47]	; 0x2f
   gui->currentFont.number_of_chars = ptr_8to16(font);    // Bytes 3+4: Number of chars
 80102fc:	4b24      	ldr	r3, [pc, #144]	; (8010390 <_UG_FontSelect+0x100>)
 80102fe:	681c      	ldr	r4, [r3, #0]
 8010300:	6878      	ldr	r0, [r7, #4]
 8010302:	f7ff f9b7 	bl	800f674 <ptr_8to16>
 8010306:	4603      	mov	r3, r0
 8010308:	8663      	strh	r3, [r4, #50]	; 0x32
  font+=2;
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	3302      	adds	r3, #2
 801030e:	607b      	str	r3, [r7, #4]
   gui->currentFont.number_of_offsets = ptr_8to16(font);  // Bytes 5+6: Number of offsets
 8010310:	4b1f      	ldr	r3, [pc, #124]	; (8010390 <_UG_FontSelect+0x100>)
 8010312:	681c      	ldr	r4, [r3, #0]
 8010314:	6878      	ldr	r0, [r7, #4]
 8010316:	f7ff f9ad 	bl	800f674 <ptr_8to16>
 801031a:	4603      	mov	r3, r0
 801031c:	86a3      	strh	r3, [r4, #52]	; 0x34
  font+=2;
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	3302      	adds	r3, #2
 8010322:	607b      	str	r3, [r7, #4]
   gui->currentFont.bytes_per_char = ptr_8to16(font);     // Bytes 7+8: Bytes per char
 8010324:	4b1a      	ldr	r3, [pc, #104]	; (8010390 <_UG_FontSelect+0x100>)
 8010326:	681c      	ldr	r4, [r3, #0]
 8010328:	6878      	ldr	r0, [r7, #4]
 801032a:	f7ff f9a3 	bl	800f674 <ptr_8to16>
 801032e:	4603      	mov	r3, r0
 8010330:	8623      	strh	r3, [r4, #48]	; 0x30
  font+=2;
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	3302      	adds	r3, #2
 8010336:	607b      	str	r3, [r7, #4]
  if(*font++){                                    // Byte 9: 1=Width table present, 0=not present
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	1c5a      	adds	r2, r3, #1
 801033c:	607a      	str	r2, [r7, #4]
 801033e:	781b      	ldrb	r3, [r3, #0]
 8010340:	2b00      	cmp	r3, #0
 8010342:	d00b      	beq.n	801035c <_UG_FontSelect+0xcc>
     gui->currentFont.widths = font;                      // Save pointer to width table
 8010344:	4b12      	ldr	r3, [pc, #72]	; (8010390 <_UG_FontSelect+0x100>)
 8010346:	681b      	ldr	r3, [r3, #0]
 8010348:	687a      	ldr	r2, [r7, #4]
 801034a:	639a      	str	r2, [r3, #56]	; 0x38
    font+= gui->currentFont.number_of_chars;              // Increase number of chars
 801034c:	4b10      	ldr	r3, [pc, #64]	; (8010390 <_UG_FontSelect+0x100>)
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010352:	461a      	mov	r2, r3
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	4413      	add	r3, r2
 8010358:	607b      	str	r3, [r7, #4]
 801035a:	e003      	b.n	8010364 <_UG_FontSelect+0xd4>
  }
  else{
     gui->currentFont.widths = NULL;                      // No width table
 801035c:	4b0c      	ldr	r3, [pc, #48]	; (8010390 <_UG_FontSelect+0x100>)
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	2200      	movs	r2, #0
 8010362:	639a      	str	r2, [r3, #56]	; 0x38
  }
   gui->currentFont.offsets = font;                       // Save pointer to offset table
 8010364:	4b0a      	ldr	r3, [pc, #40]	; (8010390 <_UG_FontSelect+0x100>)
 8010366:	681b      	ldr	r3, [r3, #0]
 8010368:	687a      	ldr	r2, [r7, #4]
 801036a:	63da      	str	r2, [r3, #60]	; 0x3c
  font += ( gui->currentFont.number_of_offsets*2);        // Increase pointer by number of offsets*2 (2-byte values)
 801036c:	4b08      	ldr	r3, [pc, #32]	; (8010390 <_UG_FontSelect+0x100>)
 801036e:	681b      	ldr	r3, [r3, #0]
 8010370:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8010372:	005b      	lsls	r3, r3, #1
 8010374:	461a      	mov	r2, r3
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	4413      	add	r3, r2
 801037a:	607b      	str	r3, [r7, #4]
   gui->currentFont.data = font;                          // Save pointer to bitmap data
 801037c:	4b04      	ldr	r3, [pc, #16]	; (8010390 <_UG_FontSelect+0x100>)
 801037e:	681b      	ldr	r3, [r3, #0]
 8010380:	687a      	ldr	r2, [r7, #4]
 8010382:	641a      	str	r2, [r3, #64]	; 0x40
 8010384:	e000      	b.n	8010388 <_UG_FontSelect+0xf8>
    return;
 8010386:	bf00      	nop
}
 8010388:	370c      	adds	r7, #12
 801038a:	46bd      	mov	sp, r7
 801038c:	bd90      	pop	{r4, r7, pc}
 801038e:	bf00      	nop
 8010390:	200025f8 	.word	0x200025f8

08010394 <_UG_PutChar>:

UG_S16 _UG_PutChar( UG_CHAR chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc)
{
 8010394:	b5b0      	push	{r4, r5, r7, lr}
 8010396:	b08c      	sub	sp, #48	; 0x30
 8010398:	af00      	add	r7, sp, #0
 801039a:	4604      	mov	r4, r0
 801039c:	4608      	mov	r0, r1
 801039e:	4611      	mov	r1, r2
 80103a0:	461a      	mov	r2, r3
 80103a2:	4623      	mov	r3, r4
 80103a4:	80fb      	strh	r3, [r7, #6]
 80103a6:	4603      	mov	r3, r0
 80103a8:	80bb      	strh	r3, [r7, #4]
 80103aa:	460b      	mov	r3, r1
 80103ac:	807b      	strh	r3, [r7, #2]
 80103ae:	4613      	mov	r3, r2
 80103b0:	803b      	strh	r3, [r7, #0]
   UG_U16 x0=0,y0=0,i,j,k,bn,fpixels=0,bpixels=0;
 80103b2:	2300      	movs	r3, #0
 80103b4:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80103b6:	2300      	movs	r3, #0
 80103b8:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80103ba:	2300      	movs	r3, #0
 80103bc:	847b      	strh	r3, [r7, #34]	; 0x22
 80103be:	2300      	movs	r3, #0
 80103c0:	843b      	strh	r3, [r7, #32]
   UG_S16 c;
   UG_U8 b,trans=gui->transparent_font,driver=(gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED);
 80103c2:	4b8c      	ldr	r3, [pc, #560]	; (80105f4 <_UG_PutChar+0x260>)
 80103c4:	681b      	ldr	r3, [r3, #0]
 80103c6:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80103ca:	75fb      	strb	r3, [r7, #23]
 80103cc:	4b89      	ldr	r3, [pc, #548]	; (80105f4 <_UG_PutChar+0x260>)
 80103ce:	681b      	ldr	r3, [r3, #0]
 80103d0:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 80103d4:	f003 0302 	and.w	r3, r3, #2
 80103d8:	75bb      	strb	r3, [r7, #22]
   const UG_U8 * data;                              // Pointer to current char bitmap
   UG_COLOR color;
   void(*push_pixels)(UG_SIZE, UG_COLOR) = NULL;
 80103da:	2300      	movs	r3, #0
 80103dc:	61bb      	str	r3, [r7, #24]

   UG_S16 actual_char_width = _UG_GetCharData(chr, &data);
 80103de:	f107 0208 	add.w	r2, r7, #8
 80103e2:	88fb      	ldrh	r3, [r7, #6]
 80103e4:	4611      	mov	r1, r2
 80103e6:	4618      	mov	r0, r3
 80103e8:	f7ff fe06 	bl	800fff8 <_UG_GetCharData>
 80103ec:	4603      	mov	r3, r0
 80103ee:	82bb      	strh	r3, [r7, #20]
   if(actual_char_width==-1)
 80103f0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80103f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80103f8:	d102      	bne.n	8010400 <_UG_PutChar+0x6c>
        return -1;                                     // Char not presnt in the font
 80103fa:	f04f 33ff 	mov.w	r3, #4294967295
 80103fe:	e226      	b.n	801084e <_UG_PutChar+0x4ba>

   bn =  gui->currentFont.char_width;
 8010400:	4b7c      	ldr	r3, [pc, #496]	; (80105f4 <_UG_PutChar+0x260>)
 8010402:	681b      	ldr	r3, [r3, #0]
 8010404:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8010408:	84bb      	strh	r3, [r7, #36]	; 0x24
   if ( !bn ){
 801040a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801040c:	2b00      	cmp	r3, #0
 801040e:	d101      	bne.n	8010414 <_UG_PutChar+0x80>
     return 0;
 8010410:	2300      	movs	r3, #0
 8010412:	e21c      	b.n	801084e <_UG_PutChar+0x4ba>
   }
   bn >>= 3;
 8010414:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010416:	08db      	lsrs	r3, r3, #3
 8010418:	84bb      	strh	r3, [r7, #36]	; 0x24
   if (  gui->currentFont.char_width % 8 ) bn++;
 801041a:	4b76      	ldr	r3, [pc, #472]	; (80105f4 <_UG_PutChar+0x260>)
 801041c:	681b      	ldr	r3, [r3, #0]
 801041e:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8010422:	f003 0307 	and.w	r3, r3, #7
 8010426:	b2db      	uxtb	r3, r3
 8010428:	2b00      	cmp	r3, #0
 801042a:	d002      	beq.n	8010432 <_UG_PutChar+0x9e>
 801042c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801042e:	3301      	adds	r3, #1
 8010430:	84bb      	strh	r3, [r7, #36]	; 0x24

   /* Is hardware acceleration available? */
   if (driver)
 8010432:	7dbb      	ldrb	r3, [r7, #22]
 8010434:	2b00      	cmp	r3, #0
 8010436:	d01d      	beq.n	8010474 <_UG_PutChar+0xe0>
   {
     push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+ gui->currentFont.char_height-1);
 8010438:	4b6e      	ldr	r3, [pc, #440]	; (80105f4 <_UG_PutChar+0x260>)
 801043a:	681b      	ldr	r3, [r3, #0]
 801043c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801043e:	461d      	mov	r5, r3
 8010440:	88ba      	ldrh	r2, [r7, #4]
 8010442:	8abb      	ldrh	r3, [r7, #20]
 8010444:	4413      	add	r3, r2
 8010446:	b29b      	uxth	r3, r3
 8010448:	3b01      	subs	r3, #1
 801044a:	b29b      	uxth	r3, r3
 801044c:	b21c      	sxth	r4, r3
 801044e:	4b69      	ldr	r3, [pc, #420]	; (80105f4 <_UG_PutChar+0x260>)
 8010450:	681b      	ldr	r3, [r3, #0]
 8010452:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010456:	b29a      	uxth	r2, r3
 8010458:	887b      	ldrh	r3, [r7, #2]
 801045a:	4413      	add	r3, r2
 801045c:	b29b      	uxth	r3, r3
 801045e:	3b01      	subs	r3, #1
 8010460:	b29b      	uxth	r3, r3
 8010462:	b21b      	sxth	r3, r3
 8010464:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8010468:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 801046c:	4622      	mov	r2, r4
 801046e:	47a8      	blx	r5
 8010470:	4603      	mov	r3, r0
 8010472:	61bb      	str	r3, [r7, #24]
   }

   if ( gui->currentFont.font_type == FONT_TYPE_1BPP)
 8010474:	4b5f      	ldr	r3, [pc, #380]	; (80105f4 <_UG_PutChar+0x260>)
 8010476:	681b      	ldr	r3, [r3, #0]
 8010478:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801047c:	2b00      	cmp	r3, #0
 801047e:	f040 8172 	bne.w	8010766 <_UG_PutChar+0x3d2>
   {
     for( j=0;j< gui->currentFont.char_height;j++ )
 8010482:	2300      	movs	r3, #0
 8010484:	853b      	strh	r3, [r7, #40]	; 0x28
 8010486:	e0ec      	b.n	8010662 <_UG_PutChar+0x2ce>
     {
       c=0;
 8010488:	2300      	movs	r3, #0
 801048a:	83fb      	strh	r3, [r7, #30]
       for( i=0;i<bn;i++ )
 801048c:	2300      	movs	r3, #0
 801048e:	857b      	strh	r3, [r7, #42]	; 0x2a
 8010490:	e0df      	b.n	8010652 <_UG_PutChar+0x2be>
       {
         b = *data++;
 8010492:	68bb      	ldr	r3, [r7, #8]
 8010494:	1c5a      	adds	r2, r3, #1
 8010496:	60ba      	str	r2, [r7, #8]
 8010498:	781b      	ldrb	r3, [r3, #0]
 801049a:	777b      	strb	r3, [r7, #29]
         for( k=0;(k<8) && c<actual_char_width; k++ )
 801049c:	2300      	movs	r3, #0
 801049e:	84fb      	strh	r3, [r7, #38]	; 0x26
 80104a0:	e0ca      	b.n	8010638 <_UG_PutChar+0x2a4>
         {
           if(b & 0x01 )                    // Foreground pixel detected
 80104a2:	7f7b      	ldrb	r3, [r7, #29]
 80104a4:	f003 0301 	and.w	r3, r3, #1
 80104a8:	2b00      	cmp	r3, #0
 80104aa:	d033      	beq.n	8010514 <_UG_PutChar+0x180>
           {
             if(driver)
 80104ac:	7dbb      	ldrb	r3, [r7, #22]
 80104ae:	2b00      	cmp	r3, #0
 80104b0:	d01f      	beq.n	80104f2 <_UG_PutChar+0x15e>
             {                              // Accelerated output
               if(bpixels && !trans)        // Draw accumulated background pixels, only if transparent mode disabled
 80104b2:	8c3b      	ldrh	r3, [r7, #32]
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	d00a      	beq.n	80104ce <_UG_PutChar+0x13a>
 80104b8:	7dfb      	ldrb	r3, [r7, #23]
 80104ba:	2b00      	cmp	r3, #0
 80104bc:	d107      	bne.n	80104ce <_UG_PutChar+0x13a>
               {
                 push_pixels(bpixels,bc);   // Drawing accumulated pixels removes a lot of overhead, drawing speed is at least 3x faster
 80104be:	8c3a      	ldrh	r2, [r7, #32]
 80104c0:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 80104c4:	69bb      	ldr	r3, [r7, #24]
 80104c6:	4610      	mov	r0, r2
 80104c8:	4798      	blx	r3
                 bpixels=0;
 80104ca:	2300      	movs	r3, #0
 80104cc:	843b      	strh	r3, [r7, #32]
               }
               if(!fpixels && trans)        // Store first foreground pixel position for transparent drawing
 80104ce:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d10a      	bne.n	80104ea <_UG_PutChar+0x156>
 80104d4:	7dfb      	ldrb	r3, [r7, #23]
 80104d6:	2b00      	cmp	r3, #0
 80104d8:	d007      	beq.n	80104ea <_UG_PutChar+0x156>
               {
                 x0=x+c;
 80104da:	88ba      	ldrh	r2, [r7, #4]
 80104dc:	8bfb      	ldrh	r3, [r7, #30]
 80104de:	4413      	add	r3, r2
 80104e0:	85fb      	strh	r3, [r7, #46]	; 0x2e
                 y0=y+j;
 80104e2:	887a      	ldrh	r2, [r7, #2]
 80104e4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80104e6:	4413      	add	r3, r2
 80104e8:	85bb      	strh	r3, [r7, #44]	; 0x2c
               }
               fpixels++;                   // Instead writing every pixel, count consecutive pixels, then send accumulated pixels in a single transaction
 80104ea:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80104ec:	3301      	adds	r3, #1
 80104ee:	847b      	strh	r3, [r7, #34]	; 0x22
 80104f0:	e096      	b.n	8010620 <_UG_PutChar+0x28c>
             }
             else
             {                              // Not accelerated output
               gui->device->pset(x+c,y+j,fc);
 80104f2:	4b40      	ldr	r3, [pc, #256]	; (80105f4 <_UG_PutChar+0x260>)
 80104f4:	681b      	ldr	r3, [r3, #0]
 80104f6:	681b      	ldr	r3, [r3, #0]
 80104f8:	685b      	ldr	r3, [r3, #4]
 80104fa:	88b9      	ldrh	r1, [r7, #4]
 80104fc:	8bfa      	ldrh	r2, [r7, #30]
 80104fe:	440a      	add	r2, r1
 8010500:	b292      	uxth	r2, r2
 8010502:	b210      	sxth	r0, r2
 8010504:	8879      	ldrh	r1, [r7, #2]
 8010506:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8010508:	440a      	add	r2, r1
 801050a:	b292      	uxth	r2, r2
 801050c:	b211      	sxth	r1, r2
 801050e:	883a      	ldrh	r2, [r7, #0]
 8010510:	4798      	blx	r3
 8010512:	e085      	b.n	8010620 <_UG_PutChar+0x28c>
             }
           }
           else                             // Background pixel detected
           {
             if(driver)
 8010514:	7dbb      	ldrb	r3, [r7, #22]
 8010516:	2b00      	cmp	r3, #0
 8010518:	d06e      	beq.n	80105f8 <_UG_PutChar+0x264>
             {                              // Accelerated output
               if(fpixels)                  // Draw accumulated foreground pixels
 801051a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801051c:	2b00      	cmp	r3, #0
 801051e:	d064      	beq.n	80105ea <_UG_PutChar+0x256>
               {
                 if(!trans)                 // In transparent mode, we don't need to address pixel areas, so just keep pushing pixels
 8010520:	7dfb      	ldrb	r3, [r7, #23]
 8010522:	2b00      	cmp	r3, #0
 8010524:	d15e      	bne.n	80105e4 <_UG_PutChar+0x250>
                 {
                   push_pixels(fpixels,fc);
 8010526:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010528:	8839      	ldrh	r1, [r7, #0]
 801052a:	69bb      	ldr	r3, [r7, #24]
 801052c:	4610      	mov	r0, r2
 801052e:	4798      	blx	r3
                   fpixels=0;
 8010530:	2300      	movs	r3, #0
 8010532:	847b      	strh	r3, [r7, #34]	; 0x22
 8010534:	e059      	b.n	80105ea <_UG_PutChar+0x256>
                 }
                 else{                                // In transparent mode, drawing needs to be broken in smaller parts, avoiding the background areas
                   while(fpixels)
                   {
                     UG_U16 width = (x+actual_char_width)-x0;         // Detect available pixels in the current row from current x position
 8010536:	88ba      	ldrh	r2, [r7, #4]
 8010538:	8abb      	ldrh	r3, [r7, #20]
 801053a:	4413      	add	r3, r2
 801053c:	b29a      	uxth	r2, r3
 801053e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010540:	1ad3      	subs	r3, r2, r3
 8010542:	81fb      	strh	r3, [r7, #14]
                     if(x0==x || fpixels<width)                       // If pixel draw count is lower than available pixels, or drawing at start of the row, drawn as-is
 8010544:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010546:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 801054a:	429a      	cmp	r2, r3
 801054c:	d003      	beq.n	8010556 <_UG_PutChar+0x1c2>
 801054e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010550:	89fb      	ldrh	r3, [r7, #14]
 8010552:	429a      	cmp	r2, r3
 8010554:	d224      	bcs.n	80105a0 <_UG_PutChar+0x20c>
                     {
                       push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0+(fpixels/actual_char_width));
 8010556:	4b27      	ldr	r3, [pc, #156]	; (80105f4 <_UG_PutChar+0x260>)
 8010558:	681b      	ldr	r3, [r3, #0]
 801055a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801055c:	461d      	mov	r5, r3
 801055e:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 8010562:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 8010566:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010568:	89fb      	ldrh	r3, [r7, #14]
 801056a:	4413      	add	r3, r2
 801056c:	b29b      	uxth	r3, r3
 801056e:	3b01      	subs	r3, #1
 8010570:	b29b      	uxth	r3, r3
 8010572:	b21c      	sxth	r4, r3
 8010574:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010576:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801057a:	fb92 f3f3 	sdiv	r3, r2, r3
 801057e:	b29a      	uxth	r2, r3
 8010580:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8010582:	4413      	add	r3, r2
 8010584:	b29b      	uxth	r3, r3
 8010586:	b21b      	sxth	r3, r3
 8010588:	4622      	mov	r2, r4
 801058a:	47a8      	blx	r5
 801058c:	4603      	mov	r3, r0
 801058e:	61bb      	str	r3, [r7, #24]
                       push_pixels(fpixels,fc);
 8010590:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010592:	8839      	ldrh	r1, [r7, #0]
 8010594:	69bb      	ldr	r3, [r7, #24]
 8010596:	4610      	mov	r0, r2
 8010598:	4798      	blx	r3
                       fpixels=0;
 801059a:	2300      	movs	r3, #0
 801059c:	847b      	strh	r3, [r7, #34]	; 0x22
 801059e:	e021      	b.n	80105e4 <_UG_PutChar+0x250>
                     }
                     else                                             // If  pixel draw count is higher than available pixels, there's at least second line, drawn this row first
                     {
                       push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0);
 80105a0:	4b14      	ldr	r3, [pc, #80]	; (80105f4 <_UG_PutChar+0x260>)
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80105a6:	461c      	mov	r4, r3
 80105a8:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 80105ac:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 80105b0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80105b2:	89fb      	ldrh	r3, [r7, #14]
 80105b4:	4413      	add	r3, r2
 80105b6:	b29b      	uxth	r3, r3
 80105b8:	3b01      	subs	r3, #1
 80105ba:	b29b      	uxth	r3, r3
 80105bc:	b21a      	sxth	r2, r3
 80105be:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 80105c2:	47a0      	blx	r4
 80105c4:	4603      	mov	r3, r0
 80105c6:	61bb      	str	r3, [r7, #24]
                       push_pixels(fpixels,fc);
 80105c8:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80105ca:	8839      	ldrh	r1, [r7, #0]
 80105cc:	69bb      	ldr	r3, [r7, #24]
 80105ce:	4610      	mov	r0, r2
 80105d0:	4798      	blx	r3
                       fpixels -= width;
 80105d2:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80105d4:	89fb      	ldrh	r3, [r7, #14]
 80105d6:	1ad3      	subs	r3, r2, r3
 80105d8:	847b      	strh	r3, [r7, #34]	; 0x22
                       x0=x;
 80105da:	88bb      	ldrh	r3, [r7, #4]
 80105dc:	85fb      	strh	r3, [r7, #46]	; 0x2e
                       y0++;
 80105de:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80105e0:	3301      	adds	r3, #1
 80105e2:	85bb      	strh	r3, [r7, #44]	; 0x2c
                   while(fpixels)
 80105e4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	d1a5      	bne.n	8010536 <_UG_PutChar+0x1a2>
                     }
                   }
                 }
               }
               bpixels++;
 80105ea:	8c3b      	ldrh	r3, [r7, #32]
 80105ec:	3301      	adds	r3, #1
 80105ee:	843b      	strh	r3, [r7, #32]
 80105f0:	e016      	b.n	8010620 <_UG_PutChar+0x28c>
 80105f2:	bf00      	nop
 80105f4:	200025f8 	.word	0x200025f8
             }
             else if(!trans)                           // Not accelerated output
 80105f8:	7dfb      	ldrb	r3, [r7, #23]
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	d110      	bne.n	8010620 <_UG_PutChar+0x28c>
             {
               gui->device->pset(x+c,y+j,bc);
 80105fe:	4b96      	ldr	r3, [pc, #600]	; (8010858 <_UG_PutChar+0x4c4>)
 8010600:	681b      	ldr	r3, [r3, #0]
 8010602:	681b      	ldr	r3, [r3, #0]
 8010604:	685b      	ldr	r3, [r3, #4]
 8010606:	88b9      	ldrh	r1, [r7, #4]
 8010608:	8bfa      	ldrh	r2, [r7, #30]
 801060a:	440a      	add	r2, r1
 801060c:	b292      	uxth	r2, r2
 801060e:	b210      	sxth	r0, r2
 8010610:	8879      	ldrh	r1, [r7, #2]
 8010612:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8010614:	440a      	add	r2, r1
 8010616:	b292      	uxth	r2, r2
 8010618:	b211      	sxth	r1, r2
 801061a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801061e:	4798      	blx	r3
             }
           }
           b >>= 1;
 8010620:	7f7b      	ldrb	r3, [r7, #29]
 8010622:	085b      	lsrs	r3, r3, #1
 8010624:	777b      	strb	r3, [r7, #29]
           c++;
 8010626:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801062a:	b29b      	uxth	r3, r3
 801062c:	3301      	adds	r3, #1
 801062e:	b29b      	uxth	r3, r3
 8010630:	83fb      	strh	r3, [r7, #30]
         for( k=0;(k<8) && c<actual_char_width; k++ )
 8010632:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8010634:	3301      	adds	r3, #1
 8010636:	84fb      	strh	r3, [r7, #38]	; 0x26
 8010638:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801063a:	2b07      	cmp	r3, #7
 801063c:	d806      	bhi.n	801064c <_UG_PutChar+0x2b8>
 801063e:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8010642:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8010646:	429a      	cmp	r2, r3
 8010648:	f6ff af2b 	blt.w	80104a2 <_UG_PutChar+0x10e>
       for( i=0;i<bn;i++ )
 801064c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801064e:	3301      	adds	r3, #1
 8010650:	857b      	strh	r3, [r7, #42]	; 0x2a
 8010652:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8010654:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010656:	429a      	cmp	r2, r3
 8010658:	f4ff af1b 	bcc.w	8010492 <_UG_PutChar+0xfe>
     for( j=0;j< gui->currentFont.char_height;j++ )
 801065c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801065e:	3301      	adds	r3, #1
 8010660:	853b      	strh	r3, [r7, #40]	; 0x28
 8010662:	4b7d      	ldr	r3, [pc, #500]	; (8010858 <_UG_PutChar+0x4c4>)
 8010664:	681b      	ldr	r3, [r3, #0]
 8010666:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801066a:	b29b      	uxth	r3, r3
 801066c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 801066e:	429a      	cmp	r2, r3
 8010670:	f4ff af0a 	bcc.w	8010488 <_UG_PutChar+0xf4>
        }
       }
     }
     if(driver){                                            // After finishing, ensure there're no remaining pixels left, make another pass
 8010674:	7dbb      	ldrb	r3, [r7, #22]
 8010676:	2b00      	cmp	r3, #0
 8010678:	f000 80e7 	beq.w	801084a <_UG_PutChar+0x4b6>
       if(bpixels && !trans)
 801067c:	8c3b      	ldrh	r3, [r7, #32]
 801067e:	2b00      	cmp	r3, #0
 8010680:	d009      	beq.n	8010696 <_UG_PutChar+0x302>
 8010682:	7dfb      	ldrb	r3, [r7, #23]
 8010684:	2b00      	cmp	r3, #0
 8010686:	d106      	bne.n	8010696 <_UG_PutChar+0x302>
       {
         push_pixels(bpixels,bc);
 8010688:	8c3a      	ldrh	r2, [r7, #32]
 801068a:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 801068e:	69bb      	ldr	r3, [r7, #24]
 8010690:	4610      	mov	r0, r2
 8010692:	4798      	blx	r3
 8010694:	e0d9      	b.n	801084a <_UG_PutChar+0x4b6>
       }
       else if(fpixels)
 8010696:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010698:	2b00      	cmp	r3, #0
 801069a:	f000 80d6 	beq.w	801084a <_UG_PutChar+0x4b6>
       {
         if(!trans)
 801069e:	7dfb      	ldrb	r3, [r7, #23]
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d15c      	bne.n	801075e <_UG_PutChar+0x3ca>
         {
           push_pixels(fpixels,fc);
 80106a4:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80106a6:	8839      	ldrh	r1, [r7, #0]
 80106a8:	69bb      	ldr	r3, [r7, #24]
 80106aa:	4610      	mov	r0, r2
 80106ac:	4798      	blx	r3
 80106ae:	e0cc      	b.n	801084a <_UG_PutChar+0x4b6>
         }
         else
         {
           while(fpixels)
           {
             UG_U16 width = (x+actual_char_width)-x0;
 80106b0:	88ba      	ldrh	r2, [r7, #4]
 80106b2:	8abb      	ldrh	r3, [r7, #20]
 80106b4:	4413      	add	r3, r2
 80106b6:	b29a      	uxth	r2, r3
 80106b8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80106ba:	1ad3      	subs	r3, r2, r3
 80106bc:	823b      	strh	r3, [r7, #16]
             if(x0==x || fpixels<width)
 80106be:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80106c0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80106c4:	429a      	cmp	r2, r3
 80106c6:	d003      	beq.n	80106d0 <_UG_PutChar+0x33c>
 80106c8:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80106ca:	8a3b      	ldrh	r3, [r7, #16]
 80106cc:	429a      	cmp	r2, r3
 80106ce:	d224      	bcs.n	801071a <_UG_PutChar+0x386>
             {
               push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0+(fpixels/actual_char_width));
 80106d0:	4b61      	ldr	r3, [pc, #388]	; (8010858 <_UG_PutChar+0x4c4>)
 80106d2:	681b      	ldr	r3, [r3, #0]
 80106d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80106d6:	461d      	mov	r5, r3
 80106d8:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 80106dc:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 80106e0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80106e2:	8a3b      	ldrh	r3, [r7, #16]
 80106e4:	4413      	add	r3, r2
 80106e6:	b29b      	uxth	r3, r3
 80106e8:	3b01      	subs	r3, #1
 80106ea:	b29b      	uxth	r3, r3
 80106ec:	b21c      	sxth	r4, r3
 80106ee:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80106f0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80106f4:	fb92 f3f3 	sdiv	r3, r2, r3
 80106f8:	b29a      	uxth	r2, r3
 80106fa:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80106fc:	4413      	add	r3, r2
 80106fe:	b29b      	uxth	r3, r3
 8010700:	b21b      	sxth	r3, r3
 8010702:	4622      	mov	r2, r4
 8010704:	47a8      	blx	r5
 8010706:	4603      	mov	r3, r0
 8010708:	61bb      	str	r3, [r7, #24]
               push_pixels(fpixels,fc);
 801070a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801070c:	8839      	ldrh	r1, [r7, #0]
 801070e:	69bb      	ldr	r3, [r7, #24]
 8010710:	4610      	mov	r0, r2
 8010712:	4798      	blx	r3
               fpixels=0;
 8010714:	2300      	movs	r3, #0
 8010716:	847b      	strh	r3, [r7, #34]	; 0x22
 8010718:	e021      	b.n	801075e <_UG_PutChar+0x3ca>
             }
             else
             {
               push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0);
 801071a:	4b4f      	ldr	r3, [pc, #316]	; (8010858 <_UG_PutChar+0x4c4>)
 801071c:	681b      	ldr	r3, [r3, #0]
 801071e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010720:	461c      	mov	r4, r3
 8010722:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 8010726:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 801072a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801072c:	8a3b      	ldrh	r3, [r7, #16]
 801072e:	4413      	add	r3, r2
 8010730:	b29b      	uxth	r3, r3
 8010732:	3b01      	subs	r3, #1
 8010734:	b29b      	uxth	r3, r3
 8010736:	b21a      	sxth	r2, r3
 8010738:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 801073c:	47a0      	blx	r4
 801073e:	4603      	mov	r3, r0
 8010740:	61bb      	str	r3, [r7, #24]
               push_pixels(fpixels,fc);
 8010742:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010744:	8839      	ldrh	r1, [r7, #0]
 8010746:	69bb      	ldr	r3, [r7, #24]
 8010748:	4610      	mov	r0, r2
 801074a:	4798      	blx	r3
               fpixels -= width;
 801074c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801074e:	8a3b      	ldrh	r3, [r7, #16]
 8010750:	1ad3      	subs	r3, r2, r3
 8010752:	847b      	strh	r3, [r7, #34]	; 0x22
               x0=x;
 8010754:	88bb      	ldrh	r3, [r7, #4]
 8010756:	85fb      	strh	r3, [r7, #46]	; 0x2e
               y0++;
 8010758:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801075a:	3301      	adds	r3, #1
 801075c:	85bb      	strh	r3, [r7, #44]	; 0x2c
           while(fpixels)
 801075e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010760:	2b00      	cmp	r3, #0
 8010762:	d1a5      	bne.n	80106b0 <_UG_PutChar+0x31c>
 8010764:	e071      	b.n	801084a <_UG_PutChar+0x4b6>
         }
       }
     }
   }
   #if defined(UGUI_USE_COLOR_RGB888) || defined(UGUI_USE_COLOR_RGB565)
   else if ( gui->currentFont.font_type == FONT_TYPE_8BPP)
 8010766:	4b3c      	ldr	r3, [pc, #240]	; (8010858 <_UG_PutChar+0x4c4>)
 8010768:	681b      	ldr	r3, [r3, #0]
 801076a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801076e:	2b01      	cmp	r3, #1
 8010770:	d16b      	bne.n	801084a <_UG_PutChar+0x4b6>
   {
     for( j=0;j< gui->currentFont.char_height;j++ )
 8010772:	2300      	movs	r3, #0
 8010774:	853b      	strh	r3, [r7, #40]	; 0x28
 8010776:	e060      	b.n	801083a <_UG_PutChar+0x4a6>
     {
       for( i=0;i<actual_char_width;i++ )
 8010778:	2300      	movs	r3, #0
 801077a:	857b      	strh	r3, [r7, #42]	; 0x2a
 801077c:	e04a      	b.n	8010814 <_UG_PutChar+0x480>
       {
         b = *data++;
 801077e:	68bb      	ldr	r3, [r7, #8]
 8010780:	1c5a      	adds	r2, r3, #1
 8010782:	60ba      	str	r2, [r7, #8]
 8010784:	781b      	ldrb	r3, [r3, #0]
 8010786:	777b      	strb	r3, [r7, #29]
         color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |            //Blue component
 8010788:	883b      	ldrh	r3, [r7, #0]
 801078a:	b2db      	uxtb	r3, r3
 801078c:	7f7a      	ldrb	r2, [r7, #29]
 801078e:	fb03 f202 	mul.w	r2, r3, r2
 8010792:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8010796:	b2db      	uxtb	r3, r3
 8010798:	7f79      	ldrb	r1, [r7, #29]
 801079a:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 801079e:	fb01 f303 	mul.w	r3, r1, r3
 80107a2:	4413      	add	r3, r2
 80107a4:	121b      	asrs	r3, r3, #8
 80107a6:	b21b      	sxth	r3, r3
 80107a8:	b2db      	uxtb	r3, r3
 80107aa:	b21a      	sxth	r2, r3
                 ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     //Green component
 80107ac:	883b      	ldrh	r3, [r7, #0]
 80107ae:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80107b2:	7f79      	ldrb	r1, [r7, #29]
 80107b4:	fb03 f101 	mul.w	r1, r3, r1
 80107b8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80107bc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80107c0:	7f78      	ldrb	r0, [r7, #29]
 80107c2:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 80107c6:	fb00 f303 	mul.w	r3, r0, r3
 80107ca:	440b      	add	r3, r1
 80107cc:	121b      	asrs	r3, r3, #8
 80107ce:	b21b      	sxth	r3, r3
 80107d0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80107d4:	b21b      	sxth	r3, r3
         color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |            //Blue component
 80107d6:	4313      	orrs	r3, r2
 80107d8:	b21b      	sxth	r3, r3
 80107da:	827b      	strh	r3, [r7, #18]
                 ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); //Red component
         if(driver)
 80107dc:	7dbb      	ldrb	r3, [r7, #22]
 80107de:	2b00      	cmp	r3, #0
 80107e0:	d005      	beq.n	80107ee <_UG_PutChar+0x45a>
         {
           push_pixels(1,color);                                                          // Accelerated output
 80107e2:	8a7a      	ldrh	r2, [r7, #18]
 80107e4:	69bb      	ldr	r3, [r7, #24]
 80107e6:	4611      	mov	r1, r2
 80107e8:	2001      	movs	r0, #1
 80107ea:	4798      	blx	r3
 80107ec:	e00f      	b.n	801080e <_UG_PutChar+0x47a>
         }
         else
         {
           gui->device->pset(x+i,y+j,color);                                                // Not accelerated output
 80107ee:	4b1a      	ldr	r3, [pc, #104]	; (8010858 <_UG_PutChar+0x4c4>)
 80107f0:	681b      	ldr	r3, [r3, #0]
 80107f2:	681b      	ldr	r3, [r3, #0]
 80107f4:	685b      	ldr	r3, [r3, #4]
 80107f6:	88b9      	ldrh	r1, [r7, #4]
 80107f8:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 80107fa:	440a      	add	r2, r1
 80107fc:	b292      	uxth	r2, r2
 80107fe:	b210      	sxth	r0, r2
 8010800:	8879      	ldrh	r1, [r7, #2]
 8010802:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8010804:	440a      	add	r2, r1
 8010806:	b292      	uxth	r2, r2
 8010808:	b211      	sxth	r1, r2
 801080a:	8a7a      	ldrh	r2, [r7, #18]
 801080c:	4798      	blx	r3
       for( i=0;i<actual_char_width;i++ )
 801080e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8010810:	3301      	adds	r3, #1
 8010812:	857b      	strh	r3, [r7, #42]	; 0x2a
 8010814:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8010816:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801081a:	429a      	cmp	r2, r3
 801081c:	dbaf      	blt.n	801077e <_UG_PutChar+0x3ea>
         }
       }
       data +=  gui->currentFont.char_width - actual_char_width;
 801081e:	68bb      	ldr	r3, [r7, #8]
 8010820:	4a0d      	ldr	r2, [pc, #52]	; (8010858 <_UG_PutChar+0x4c4>)
 8010822:	6812      	ldr	r2, [r2, #0]
 8010824:	f892 202e 	ldrb.w	r2, [r2, #46]	; 0x2e
 8010828:	4611      	mov	r1, r2
 801082a:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801082e:	1a8a      	subs	r2, r1, r2
 8010830:	4413      	add	r3, r2
 8010832:	60bb      	str	r3, [r7, #8]
     for( j=0;j< gui->currentFont.char_height;j++ )
 8010834:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8010836:	3301      	adds	r3, #1
 8010838:	853b      	strh	r3, [r7, #40]	; 0x28
 801083a:	4b07      	ldr	r3, [pc, #28]	; (8010858 <_UG_PutChar+0x4c4>)
 801083c:	681b      	ldr	r3, [r3, #0]
 801083e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010842:	b29b      	uxth	r3, r3
 8010844:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8010846:	429a      	cmp	r2, r3
 8010848:	d396      	bcc.n	8010778 <_UG_PutChar+0x3e4>
     }
   }
   #endif
   return (actual_char_width);
 801084a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 801084e:	4618      	mov	r0, r3
 8010850:	3730      	adds	r7, #48	; 0x30
 8010852:	46bd      	mov	sp, r7
 8010854:	bdb0      	pop	{r4, r5, r7, pc}
 8010856:	bf00      	nop
 8010858:	200025f8 	.word	0x200025f8

0801085c <_UG_ProcessTouchData>:

#ifdef UGUI_USE_TOUCH
static void _UG_ProcessTouchData( UG_WINDOW* wnd )
{
 801085c:	b480      	push	{r7}
 801085e:	b089      	sub	sp, #36	; 0x24
 8010860:	af00      	add	r7, sp, #0
 8010862:	6078      	str	r0, [r7, #4]
   UG_OBJECT* obj;
   UG_U8 objstate;
   UG_U8 objtouch;
   UG_U8 tchstate;

   xp = gui->touch.xp;
 8010864:	4b57      	ldr	r3, [pc, #348]	; (80109c4 <_UG_ProcessTouchData+0x168>)
 8010866:	681b      	ldr	r3, [r3, #0]
 8010868:	88db      	ldrh	r3, [r3, #6]
 801086a:	837b      	strh	r3, [r7, #26]
   yp = gui->touch.yp;
 801086c:	4b55      	ldr	r3, [pc, #340]	; (80109c4 <_UG_ProcessTouchData+0x168>)
 801086e:	681b      	ldr	r3, [r3, #0]
 8010870:	891b      	ldrh	r3, [r3, #8]
 8010872:	833b      	strh	r3, [r7, #24]
   tchstate = gui->touch.state;
 8010874:	4b53      	ldr	r3, [pc, #332]	; (80109c4 <_UG_ProcessTouchData+0x168>)
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	791b      	ldrb	r3, [r3, #4]
 801087a:	75fb      	strb	r3, [r7, #23]

   objcnt = wnd->objcnt;
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	781b      	ldrb	r3, [r3, #0]
 8010880:	82bb      	strh	r3, [r7, #20]
   for(i=0; i<objcnt; i++)
 8010882:	2300      	movs	r3, #0
 8010884:	83fb      	strh	r3, [r7, #30]
 8010886:	e090      	b.n	80109aa <_UG_ProcessTouchData+0x14e>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	685a      	ldr	r2, [r3, #4]
 801088c:	8bfb      	ldrh	r3, [r7, #30]
 801088e:	015b      	lsls	r3, r3, #5
 8010890:	4413      	add	r3, r2
 8010892:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 8010894:	693b      	ldr	r3, [r7, #16]
 8010896:	781b      	ldrb	r3, [r3, #0]
 8010898:	73fb      	strb	r3, [r7, #15]
      objtouch = obj->touch_state;
 801089a:	693b      	ldr	r3, [r7, #16]
 801089c:	785b      	ldrb	r3, [r3, #1]
 801089e:	777b      	strb	r3, [r7, #29]
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) && (objstate & OBJ_STATE_VISIBLE) && !(objstate & OBJ_STATE_REDRAW))
 80108a0:	7bfb      	ldrb	r3, [r7, #15]
 80108a2:	f003 0301 	and.w	r3, r3, #1
 80108a6:	2b00      	cmp	r3, #0
 80108a8:	d179      	bne.n	801099e <_UG_ProcessTouchData+0x142>
 80108aa:	7bfb      	ldrb	r3, [r7, #15]
 80108ac:	f003 0302 	and.w	r3, r3, #2
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	d074      	beq.n	801099e <_UG_ProcessTouchData+0x142>
 80108b4:	7bfb      	ldrb	r3, [r7, #15]
 80108b6:	f003 0308 	and.w	r3, r3, #8
 80108ba:	2b00      	cmp	r3, #0
 80108bc:	d06f      	beq.n	801099e <_UG_ProcessTouchData+0x142>
 80108be:	7bfb      	ldrb	r3, [r7, #15]
 80108c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	d16a      	bne.n	801099e <_UG_ProcessTouchData+0x142>
      {
         /* Process touch data */
         if ( (tchstate) && xp != -1 )
 80108c8:	7dfb      	ldrb	r3, [r7, #23]
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	d047      	beq.n	801095e <_UG_ProcessTouchData+0x102>
 80108ce:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80108d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108d6:	d042      	beq.n	801095e <_UG_ProcessTouchData+0x102>
         {
            if ( !(objtouch & OBJ_TOUCH_STATE_IS_PRESSED) )
 80108d8:	7f7b      	ldrb	r3, [r7, #29]
 80108da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80108de:	2b00      	cmp	r3, #0
 80108e0:	d107      	bne.n	80108f2 <_UG_ProcessTouchData+0x96>
            {
               objtouch |= OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT | OBJ_TOUCH_STATE_CHANGED;
 80108e2:	7f7b      	ldrb	r3, [r7, #29]
 80108e4:	f043 0305 	orr.w	r3, r3, #5
 80108e8:	777b      	strb	r3, [r7, #29]
               objtouch &= ~(OBJ_TOUCH_STATE_RELEASED_ON_OBJECT | OBJ_TOUCH_STATE_RELEASED_OUTSIDE_OBJECT);
 80108ea:	7f7b      	ldrb	r3, [r7, #29]
 80108ec:	f023 0318 	bic.w	r3, r3, #24
 80108f0:	777b      	strb	r3, [r7, #29]
            }
            objtouch &= ~OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT;
 80108f2:	7f7b      	ldrb	r3, [r7, #29]
 80108f4:	f023 0320 	bic.w	r3, r3, #32
 80108f8:	777b      	strb	r3, [r7, #29]
            if ( xp >= obj->a_abs.xs )
 80108fa:	693b      	ldr	r3, [r7, #16]
 80108fc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8010900:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8010904:	429a      	cmp	r2, r3
 8010906:	db25      	blt.n	8010954 <_UG_ProcessTouchData+0xf8>
            {
               if ( xp <= obj->a_abs.xe )
 8010908:	693b      	ldr	r3, [r7, #16]
 801090a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 801090e:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8010912:	429a      	cmp	r2, r3
 8010914:	dc1e      	bgt.n	8010954 <_UG_ProcessTouchData+0xf8>
               {
                  if ( yp >= obj->a_abs.ys )
 8010916:	693b      	ldr	r3, [r7, #16]
 8010918:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 801091c:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8010920:	429a      	cmp	r2, r3
 8010922:	db17      	blt.n	8010954 <_UG_ProcessTouchData+0xf8>
                  {
                     if ( yp <= obj->a_abs.ye )
 8010924:	693b      	ldr	r3, [r7, #16]
 8010926:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 801092a:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 801092e:	429a      	cmp	r2, r3
 8010930:	dc10      	bgt.n	8010954 <_UG_ProcessTouchData+0xf8>
                     {
                        objtouch |= OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT;
 8010932:	7f7b      	ldrb	r3, [r7, #29]
 8010934:	f043 0320 	orr.w	r3, r3, #32
 8010938:	777b      	strb	r3, [r7, #29]
                        if ( !(objtouch & OBJ_TOUCH_STATE_IS_PRESSED) )
 801093a:	7f7b      	ldrb	r3, [r7, #29]
 801093c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010940:	2b00      	cmp	r3, #0
 8010942:	d107      	bne.n	8010954 <_UG_ProcessTouchData+0xf8>
                        {
                           objtouch &= ~OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT;
 8010944:	7f7b      	ldrb	r3, [r7, #29]
 8010946:	f023 0304 	bic.w	r3, r3, #4
 801094a:	777b      	strb	r3, [r7, #29]
                           objtouch |= OBJ_TOUCH_STATE_PRESSED_ON_OBJECT;
 801094c:	7f7b      	ldrb	r3, [r7, #29]
 801094e:	f043 0302 	orr.w	r3, r3, #2
 8010952:	777b      	strb	r3, [r7, #29]
                        }
                     }
                  }
               }
            }
            objtouch |= OBJ_TOUCH_STATE_IS_PRESSED;
 8010954:	7f7b      	ldrb	r3, [r7, #29]
 8010956:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801095a:	777b      	strb	r3, [r7, #29]
 801095c:	e01f      	b.n	801099e <_UG_ProcessTouchData+0x142>
         }
         else if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED )
 801095e:	7f7b      	ldrb	r3, [r7, #29]
 8010960:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010964:	2b00      	cmp	r3, #0
 8010966:	d01a      	beq.n	801099e <_UG_ProcessTouchData+0x142>
         {
            if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT )
 8010968:	7f7b      	ldrb	r3, [r7, #29]
 801096a:	f003 0320 	and.w	r3, r3, #32
 801096e:	2b00      	cmp	r3, #0
 8010970:	d004      	beq.n	801097c <_UG_ProcessTouchData+0x120>
            {
               objtouch |= OBJ_TOUCH_STATE_RELEASED_ON_OBJECT;
 8010972:	7f7b      	ldrb	r3, [r7, #29]
 8010974:	f043 0308 	orr.w	r3, r3, #8
 8010978:	777b      	strb	r3, [r7, #29]
 801097a:	e003      	b.n	8010984 <_UG_ProcessTouchData+0x128>
            }
            else
            {
               objtouch |= OBJ_TOUCH_STATE_RELEASED_OUTSIDE_OBJECT;
 801097c:	7f7b      	ldrb	r3, [r7, #29]
 801097e:	f043 0310 	orr.w	r3, r3, #16
 8010982:	777b      	strb	r3, [r7, #29]
            }
            if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED )
 8010984:	7f7b      	ldrb	r3, [r7, #29]
 8010986:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801098a:	2b00      	cmp	r3, #0
 801098c:	d003      	beq.n	8010996 <_UG_ProcessTouchData+0x13a>
            {
               objtouch |= OBJ_TOUCH_STATE_CHANGED;
 801098e:	7f7b      	ldrb	r3, [r7, #29]
 8010990:	f043 0301 	orr.w	r3, r3, #1
 8010994:	777b      	strb	r3, [r7, #29]
            }
            objtouch &= ~(OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT | OBJ_TOUCH_STATE_PRESSED_ON_OBJECT | OBJ_TOUCH_STATE_IS_PRESSED);
 8010996:	7f7b      	ldrb	r3, [r7, #29]
 8010998:	f023 0346 	bic.w	r3, r3, #70	; 0x46
 801099c:	777b      	strb	r3, [r7, #29]
         }
      }
      obj->touch_state = objtouch;
 801099e:	693b      	ldr	r3, [r7, #16]
 80109a0:	7f7a      	ldrb	r2, [r7, #29]
 80109a2:	705a      	strb	r2, [r3, #1]
   for(i=0; i<objcnt; i++)
 80109a4:	8bfb      	ldrh	r3, [r7, #30]
 80109a6:	3301      	adds	r3, #1
 80109a8:	83fb      	strh	r3, [r7, #30]
 80109aa:	8bfa      	ldrh	r2, [r7, #30]
 80109ac:	8abb      	ldrh	r3, [r7, #20]
 80109ae:	429a      	cmp	r2, r3
 80109b0:	f4ff af6a 	bcc.w	8010888 <_UG_ProcessTouchData+0x2c>
   }
}
 80109b4:	bf00      	nop
 80109b6:	bf00      	nop
 80109b8:	3724      	adds	r7, #36	; 0x24
 80109ba:	46bd      	mov	sp, r7
 80109bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109c0:	4770      	bx	lr
 80109c2:	bf00      	nop
 80109c4:	200025f8 	.word	0x200025f8

080109c8 <_UG_UpdateObjects>:
#endif

static void _UG_UpdateObjects( UG_WINDOW* wnd )
{
 80109c8:	b580      	push	{r7, lr}
 80109ca:	b086      	sub	sp, #24
 80109cc:	af00      	add	r7, sp, #0
 80109ce:	6078      	str	r0, [r7, #4]
   #ifdef UGUI_USE_TOUCH
   UG_U8 objtouch;
   #endif

   /* Check each object, if it needs to be updated? */
   objcnt = wnd->objcnt;
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	781b      	ldrb	r3, [r3, #0]
 80109d4:	82bb      	strh	r3, [r7, #20]
   for(i=0; i<objcnt; i++)
 80109d6:	2300      	movs	r3, #0
 80109d8:	82fb      	strh	r3, [r7, #22]
 80109da:	e035      	b.n	8010a48 <_UG_UpdateObjects+0x80>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	685a      	ldr	r2, [r3, #4]
 80109e0:	8afb      	ldrh	r3, [r7, #22]
 80109e2:	015b      	lsls	r3, r3, #5
 80109e4:	4413      	add	r3, r2
 80109e6:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 80109e8:	693b      	ldr	r3, [r7, #16]
 80109ea:	781b      	ldrb	r3, [r3, #0]
 80109ec:	73fb      	strb	r3, [r7, #15]
      #ifdef UGUI_USE_TOUCH
      objtouch = obj->touch_state;
 80109ee:	693b      	ldr	r3, [r7, #16]
 80109f0:	785b      	ldrb	r3, [r3, #1]
 80109f2:	73bb      	strb	r3, [r7, #14]
      #endif
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) )
 80109f4:	7bfb      	ldrb	r3, [r7, #15]
 80109f6:	f003 0301 	and.w	r3, r3, #1
 80109fa:	2b00      	cmp	r3, #0
 80109fc:	d121      	bne.n	8010a42 <_UG_UpdateObjects+0x7a>
 80109fe:	7bfb      	ldrb	r3, [r7, #15]
 8010a00:	f003 0302 	and.w	r3, r3, #2
 8010a04:	2b00      	cmp	r3, #0
 8010a06:	d01c      	beq.n	8010a42 <_UG_UpdateObjects+0x7a>
      {
         if ( objstate & OBJ_STATE_UPDATE )
 8010a08:	7bfb      	ldrb	r3, [r7, #15]
 8010a0a:	f003 0320 	and.w	r3, r3, #32
 8010a0e:	2b00      	cmp	r3, #0
 8010a10:	d004      	beq.n	8010a1c <_UG_UpdateObjects+0x54>
         {
            obj->update(wnd,obj);
 8010a12:	693b      	ldr	r3, [r7, #16]
 8010a14:	685b      	ldr	r3, [r3, #4]
 8010a16:	6939      	ldr	r1, [r7, #16]
 8010a18:	6878      	ldr	r0, [r7, #4]
 8010a1a:	4798      	blx	r3
         }
         #ifdef UGUI_USE_TOUCH
         if ( (objstate & OBJ_STATE_VISIBLE) && (objstate & OBJ_STATE_TOUCH_ENABLE) )
 8010a1c:	7bfb      	ldrb	r3, [r7, #15]
 8010a1e:	f003 0308 	and.w	r3, r3, #8
 8010a22:	2b00      	cmp	r3, #0
 8010a24:	d00d      	beq.n	8010a42 <_UG_UpdateObjects+0x7a>
 8010a26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010a2a:	2b00      	cmp	r3, #0
 8010a2c:	da09      	bge.n	8010a42 <_UG_UpdateObjects+0x7a>
         {
            if ( (objtouch & (OBJ_TOUCH_STATE_CHANGED | OBJ_TOUCH_STATE_IS_PRESSED)) )
 8010a2e:	7bbb      	ldrb	r3, [r7, #14]
 8010a30:	f003 0341 	and.w	r3, r3, #65	; 0x41
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	d004      	beq.n	8010a42 <_UG_UpdateObjects+0x7a>
            {
               obj->update(wnd,obj);
 8010a38:	693b      	ldr	r3, [r7, #16]
 8010a3a:	685b      	ldr	r3, [r3, #4]
 8010a3c:	6939      	ldr	r1, [r7, #16]
 8010a3e:	6878      	ldr	r0, [r7, #4]
 8010a40:	4798      	blx	r3
   for(i=0; i<objcnt; i++)
 8010a42:	8afb      	ldrh	r3, [r7, #22]
 8010a44:	3301      	adds	r3, #1
 8010a46:	82fb      	strh	r3, [r7, #22]
 8010a48:	8afa      	ldrh	r2, [r7, #22]
 8010a4a:	8abb      	ldrh	r3, [r7, #20]
 8010a4c:	429a      	cmp	r2, r3
 8010a4e:	d3c5      	bcc.n	80109dc <_UG_UpdateObjects+0x14>
            }
         }
         #endif
      }
   }
}
 8010a50:	bf00      	nop
 8010a52:	bf00      	nop
 8010a54:	3718      	adds	r7, #24
 8010a56:	46bd      	mov	sp, r7
 8010a58:	bd80      	pop	{r7, pc}
	...

08010a5c <_UG_HandleEvents>:

static void _UG_HandleEvents( UG_WINDOW* wnd )
{
 8010a5c:	b580      	push	{r7, lr}
 8010a5e:	b086      	sub	sp, #24
 8010a60:	af00      	add	r7, sp, #0
 8010a62:	6078      	str	r0, [r7, #4]
   UG_U16 i,objcnt;
   UG_OBJECT* obj;
   UG_U8 objstate;
   static UG_MESSAGE msg;
   msg.src = NULL;
 8010a64:	4b22      	ldr	r3, [pc, #136]	; (8010af0 <_UG_HandleEvents+0x94>)
 8010a66:	2200      	movs	r2, #0
 8010a68:	605a      	str	r2, [r3, #4]

   /* Handle window-related events */
   //ToDo

   /* Handle object-related events */
   msg.type = MSG_TYPE_OBJECT;
 8010a6a:	4b21      	ldr	r3, [pc, #132]	; (8010af0 <_UG_HandleEvents+0x94>)
 8010a6c:	2202      	movs	r2, #2
 8010a6e:	701a      	strb	r2, [r3, #0]
   objcnt = wnd->objcnt;
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	781b      	ldrb	r3, [r3, #0]
 8010a74:	82bb      	strh	r3, [r7, #20]
   for(i=0; i<objcnt; i++)
 8010a76:	2300      	movs	r3, #0
 8010a78:	82fb      	strh	r3, [r7, #22]
 8010a7a:	e02f      	b.n	8010adc <_UG_HandleEvents+0x80>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	685a      	ldr	r2, [r3, #4]
 8010a80:	8afb      	ldrh	r3, [r7, #22]
 8010a82:	015b      	lsls	r3, r3, #5
 8010a84:	4413      	add	r3, r2
 8010a86:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 8010a88:	693b      	ldr	r3, [r7, #16]
 8010a8a:	781b      	ldrb	r3, [r3, #0]
 8010a8c:	73fb      	strb	r3, [r7, #15]
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) )
 8010a8e:	7bfb      	ldrb	r3, [r7, #15]
 8010a90:	f003 0301 	and.w	r3, r3, #1
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	d11e      	bne.n	8010ad6 <_UG_HandleEvents+0x7a>
 8010a98:	7bfb      	ldrb	r3, [r7, #15]
 8010a9a:	f003 0302 	and.w	r3, r3, #2
 8010a9e:	2b00      	cmp	r3, #0
 8010aa0:	d019      	beq.n	8010ad6 <_UG_HandleEvents+0x7a>
      {
         if ( obj->event != OBJ_EVENT_NONE )
 8010aa2:	693b      	ldr	r3, [r7, #16]
 8010aa4:	7e9b      	ldrb	r3, [r3, #26]
 8010aa6:	2b00      	cmp	r3, #0
 8010aa8:	d015      	beq.n	8010ad6 <_UG_HandleEvents+0x7a>
         {
            msg.src = obj;
 8010aaa:	4a11      	ldr	r2, [pc, #68]	; (8010af0 <_UG_HandleEvents+0x94>)
 8010aac:	693b      	ldr	r3, [r7, #16]
 8010aae:	6053      	str	r3, [r2, #4]
            msg.id = obj->type;
 8010ab0:	693b      	ldr	r3, [r7, #16]
 8010ab2:	7e1a      	ldrb	r2, [r3, #24]
 8010ab4:	4b0e      	ldr	r3, [pc, #56]	; (8010af0 <_UG_HandleEvents+0x94>)
 8010ab6:	705a      	strb	r2, [r3, #1]
            msg.sub_id = obj->id;
 8010ab8:	693b      	ldr	r3, [r7, #16]
 8010aba:	7e5a      	ldrb	r2, [r3, #25]
 8010abc:	4b0c      	ldr	r3, [pc, #48]	; (8010af0 <_UG_HandleEvents+0x94>)
 8010abe:	709a      	strb	r2, [r3, #2]
            msg.event = obj->event;
 8010ac0:	693b      	ldr	r3, [r7, #16]
 8010ac2:	7e9a      	ldrb	r2, [r3, #26]
 8010ac4:	4b0a      	ldr	r3, [pc, #40]	; (8010af0 <_UG_HandleEvents+0x94>)
 8010ac6:	70da      	strb	r2, [r3, #3]

            wnd->cb( &msg );
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010acc:	4808      	ldr	r0, [pc, #32]	; (8010af0 <_UG_HandleEvents+0x94>)
 8010ace:	4798      	blx	r3

            obj->event = OBJ_EVENT_NONE;
 8010ad0:	693b      	ldr	r3, [r7, #16]
 8010ad2:	2200      	movs	r2, #0
 8010ad4:	769a      	strb	r2, [r3, #26]
   for(i=0; i<objcnt; i++)
 8010ad6:	8afb      	ldrh	r3, [r7, #22]
 8010ad8:	3301      	adds	r3, #1
 8010ada:	82fb      	strh	r3, [r7, #22]
 8010adc:	8afa      	ldrh	r2, [r7, #22]
 8010ade:	8abb      	ldrh	r3, [r7, #20]
 8010ae0:	429a      	cmp	r2, r3
 8010ae2:	d3cb      	bcc.n	8010a7c <_UG_HandleEvents+0x20>
         }
      }
   }
}
 8010ae4:	bf00      	nop
 8010ae6:	bf00      	nop
 8010ae8:	3718      	adds	r7, #24
 8010aea:	46bd      	mov	sp, r7
 8010aec:	bd80      	pop	{r7, pc}
 8010aee:	bf00      	nop
 8010af0:	2000260c 	.word	0x2000260c

08010af4 <_UG_PutText>:
/* -------------------------------------------------------------------------------- */
/* -- INTERNAL API FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */

void _UG_PutText(UG_TEXT* txt)
{
 8010af4:	b590      	push	{r4, r7, lr}
 8010af6:	b08f      	sub	sp, #60	; 0x3c
 8010af8:	af02      	add	r7, sp, #8
 8010afa:	6078      	str	r0, [r7, #4]
   if(!txt->font || !txt->str){
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	685b      	ldr	r3, [r3, #4]
 8010b00:	2b00      	cmp	r3, #0
 8010b02:	f000 812c 	beq.w	8010d5e <_UG_PutText+0x26a>
 8010b06:	687b      	ldr	r3, [r7, #4]
 8010b08:	681b      	ldr	r3, [r3, #0]
 8010b0a:	2b00      	cmp	r3, #0
 8010b0c:	f000 8127 	beq.w	8010d5e <_UG_PutText+0x26a>
     return;
   }

   UG_S16 ye=txt->a.ye;
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	89db      	ldrh	r3, [r3, #14]
 8010b14:	847b      	strh	r3, [r7, #34]	; 0x22
   UG_S16 ys=txt->a.ys;
 8010b16:	687b      	ldr	r3, [r7, #4]
 8010b18:	895b      	ldrh	r3, [r3, #10]
 8010b1a:	843b      	strh	r3, [r7, #32]
   UG_S16 char_height=UG_GetFontHeight(txt->font);
 8010b1c:	687b      	ldr	r3, [r7, #4]
 8010b1e:	685b      	ldr	r3, [r3, #4]
 8010b20:	3302      	adds	r3, #2
 8010b22:	781b      	ldrb	r3, [r3, #0]
 8010b24:	83fb      	strh	r3, [r7, #30]

   if ( (ye - ys) < char_height ){
 8010b26:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8010b2a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8010b2e:	1ad2      	subs	r2, r2, r3
 8010b30:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8010b34:	429a      	cmp	r2, r3
 8010b36:	f2c0 8114 	blt.w	8010d62 <_UG_PutText+0x26e>
     return;
   }

   UG_U16 sl,rc,wl;
   UG_S16 xp,yp;
   UG_S16 xs=txt->a.xs;
 8010b3a:	687b      	ldr	r3, [r7, #4]
 8010b3c:	891b      	ldrh	r3, [r3, #8]
 8010b3e:	83bb      	strh	r3, [r7, #28]
   UG_S16 xe=txt->a.xe;
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	899b      	ldrh	r3, [r3, #12]
 8010b44:	837b      	strh	r3, [r7, #26]
   UG_U8  align=txt->align;
 8010b46:	687b      	ldr	r3, [r7, #4]
 8010b48:	7d1b      	ldrb	r3, [r3, #20]
 8010b4a:	767b      	strb	r3, [r7, #25]
   UG_S16 char_h_space=txt->h_space;
 8010b4c:	687b      	ldr	r3, [r7, #4]
 8010b4e:	8adb      	ldrh	r3, [r3, #22]
 8010b50:	82fb      	strh	r3, [r7, #22]
   UG_S16 char_v_space=txt->v_space;
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	8b1b      	ldrh	r3, [r3, #24]
 8010b56:	82bb      	strh	r3, [r7, #20]
   UG_S16 w;
   UG_CHAR chr;
   char* str = txt->str;
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	681b      	ldr	r3, [r3, #0]
 8010b5c:	60fb      	str	r3, [r7, #12]
   char* c = str;
 8010b5e:	68fb      	ldr	r3, [r7, #12]
 8010b60:	60bb      	str	r3, [r7, #8]

   _UG_FontSelect(txt->font);
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	685b      	ldr	r3, [r3, #4]
 8010b66:	4618      	mov	r0, r3
 8010b68:	f7ff fb92 	bl	8010290 <_UG_FontSelect>

   rc=1;
 8010b6c:	2301      	movs	r3, #1
 8010b6e:	85bb      	strh	r3, [r7, #44]	; 0x2c
   c=str;
 8010b70:	68fb      	ldr	r3, [r7, #12]
 8010b72:	60bb      	str	r3, [r7, #8]

   while (1)
   {
     #ifdef UGUI_USE_UTF8
     if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8010b74:	4b80      	ldr	r3, [pc, #512]	; (8010d78 <_UG_PutText+0x284>)
 8010b76:	681b      	ldr	r3, [r3, #0]
 8010b78:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010b7c:	2b00      	cmp	r3, #0
 8010b7e:	d107      	bne.n	8010b90 <_UG_PutText+0x9c>
       chr = _UG_DecodeUTF8(&c);
 8010b80:	f107 0308 	add.w	r3, r7, #8
 8010b84:	4618      	mov	r0, r3
 8010b86:	f7ff f9bf 	bl	800ff08 <_UG_DecodeUTF8>
 8010b8a:	4603      	mov	r3, r0
 8010b8c:	84bb      	strh	r3, [r7, #36]	; 0x24
 8010b8e:	e004      	b.n	8010b9a <_UG_PutText+0xa6>
     }
     else{
       chr = *c++;
 8010b90:	68bb      	ldr	r3, [r7, #8]
 8010b92:	1c5a      	adds	r2, r3, #1
 8010b94:	60ba      	str	r2, [r7, #8]
 8010b96:	781b      	ldrb	r3, [r3, #0]
 8010b98:	84bb      	strh	r3, [r7, #36]	; 0x24
     }
     #else
     chr = *c++;
     #endif
     if(!chr) break;
 8010b9a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	d006      	beq.n	8010bae <_UG_PutText+0xba>
     if ( chr == '\n' ) rc++;
 8010ba0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010ba2:	2b0a      	cmp	r3, #10
 8010ba4:	d1e6      	bne.n	8010b74 <_UG_PutText+0x80>
 8010ba6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8010ba8:	3301      	adds	r3, #1
 8010baa:	85bb      	strh	r3, [r7, #44]	; 0x2c
     if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8010bac:	e7e2      	b.n	8010b74 <_UG_PutText+0x80>
     if(!chr) break;
 8010bae:	bf00      	nop
   }

   yp = 0;
 8010bb0:	2300      	movs	r3, #0
 8010bb2:	84fb      	strh	r3, [r7, #38]	; 0x26
   if ( align & (ALIGN_V_CENTER | ALIGN_V_BOTTOM) )
 8010bb4:	7e7b      	ldrb	r3, [r7, #25]
 8010bb6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8010bba:	2b00      	cmp	r3, #0
 8010bbc:	d01f      	beq.n	8010bfe <_UG_PutText+0x10a>
   {
      yp = ye - ys + 1;
 8010bbe:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010bc0:	8c3b      	ldrh	r3, [r7, #32]
 8010bc2:	1ad3      	subs	r3, r2, r3
 8010bc4:	b29b      	uxth	r3, r3
 8010bc6:	3301      	adds	r3, #1
 8010bc8:	b29b      	uxth	r3, r3
 8010bca:	84fb      	strh	r3, [r7, #38]	; 0x26
      yp -= char_height*rc;
 8010bcc:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8010bce:	8bfb      	ldrh	r3, [r7, #30]
 8010bd0:	8db9      	ldrh	r1, [r7, #44]	; 0x2c
 8010bd2:	fb11 f303 	smulbb	r3, r1, r3
 8010bd6:	b29b      	uxth	r3, r3
 8010bd8:	1ad3      	subs	r3, r2, r3
 8010bda:	b29b      	uxth	r3, r3
 8010bdc:	84fb      	strh	r3, [r7, #38]	; 0x26
      yp -= char_v_space*(rc-1);
 8010bde:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8010be0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8010be2:	3b01      	subs	r3, #1
 8010be4:	b299      	uxth	r1, r3
 8010be6:	8abb      	ldrh	r3, [r7, #20]
 8010be8:	fb11 f303 	smulbb	r3, r1, r3
 8010bec:	b29b      	uxth	r3, r3
 8010bee:	1ad3      	subs	r3, r2, r3
 8010bf0:	b29b      	uxth	r3, r3
 8010bf2:	84fb      	strh	r3, [r7, #38]	; 0x26
      if ( yp < 0 ){
 8010bf4:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	f2c0 80b4 	blt.w	8010d66 <_UG_PutText+0x272>
        return;
      }
   }
   if ( align & ALIGN_V_CENTER ) yp >>= 1;
 8010bfe:	7e7b      	ldrb	r3, [r7, #25]
 8010c00:	f003 0310 	and.w	r3, r3, #16
 8010c04:	2b00      	cmp	r3, #0
 8010c06:	d003      	beq.n	8010c10 <_UG_PutText+0x11c>
 8010c08:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8010c0c:	105b      	asrs	r3, r3, #1
 8010c0e:	84fb      	strh	r3, [r7, #38]	; 0x26
   yp += ys;
 8010c10:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8010c12:	8c3b      	ldrh	r3, [r7, #32]
 8010c14:	4413      	add	r3, r2
 8010c16:	b29b      	uxth	r3, r3
 8010c18:	84fb      	strh	r3, [r7, #38]	; 0x26

   while( 1 )
   {
      sl=0;
 8010c1a:	2300      	movs	r3, #0
 8010c1c:	85fb      	strh	r3, [r7, #46]	; 0x2e
      c=str;
 8010c1e:	68fb      	ldr	r3, [r7, #12]
 8010c20:	60bb      	str	r3, [r7, #8]
      wl = 0;
 8010c22:	2300      	movs	r3, #0
 8010c24:	857b      	strh	r3, [r7, #42]	; 0x2a
      while(1)
      {
        #ifdef UGUI_USE_UTF8
        if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8010c26:	4b54      	ldr	r3, [pc, #336]	; (8010d78 <_UG_PutText+0x284>)
 8010c28:	681b      	ldr	r3, [r3, #0]
 8010c2a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	d107      	bne.n	8010c42 <_UG_PutText+0x14e>
          chr = _UG_DecodeUTF8(&c);
 8010c32:	f107 0308 	add.w	r3, r7, #8
 8010c36:	4618      	mov	r0, r3
 8010c38:	f7ff f966 	bl	800ff08 <_UG_DecodeUTF8>
 8010c3c:	4603      	mov	r3, r0
 8010c3e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8010c40:	e004      	b.n	8010c4c <_UG_PutText+0x158>
        }
        else{
          chr = *c++;
 8010c42:	68bb      	ldr	r3, [r7, #8]
 8010c44:	1c5a      	adds	r2, r3, #1
 8010c46:	60ba      	str	r2, [r7, #8]
 8010c48:	781b      	ldrb	r3, [r3, #0]
 8010c4a:	84bb      	strh	r3, [r7, #36]	; 0x24
        }
        #else
        chr = *c++;
        #endif
        if( chr == 0 || chr == '\n'){
 8010c4c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010c4e:	2b00      	cmp	r3, #0
 8010c50:	d01b      	beq.n	8010c8a <_UG_PutText+0x196>
 8010c52:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010c54:	2b0a      	cmp	r3, #10
 8010c56:	d018      	beq.n	8010c8a <_UG_PutText+0x196>
          break;
        }
         w = _UG_GetCharData(chr, NULL);
 8010c58:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010c5a:	2100      	movs	r1, #0
 8010c5c:	4618      	mov	r0, r3
 8010c5e:	f7ff f9cb 	bl	800fff8 <_UG_GetCharData>
 8010c62:	4603      	mov	r3, r0
 8010c64:	827b      	strh	r3, [r7, #18]
         if (w == -1){continue;}
 8010c66:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8010c6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c6e:	d00a      	beq.n	8010c86 <_UG_PutText+0x192>
         sl++;
 8010c70:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010c72:	3301      	adds	r3, #1
 8010c74:	85fb      	strh	r3, [r7, #46]	; 0x2e
         wl += w + char_h_space;
 8010c76:	8a7a      	ldrh	r2, [r7, #18]
 8010c78:	8afb      	ldrh	r3, [r7, #22]
 8010c7a:	4413      	add	r3, r2
 8010c7c:	b29a      	uxth	r2, r3
 8010c7e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8010c80:	4413      	add	r3, r2
 8010c82:	857b      	strh	r3, [r7, #42]	; 0x2a
 8010c84:	e7cf      	b.n	8010c26 <_UG_PutText+0x132>
         if (w == -1){continue;}
 8010c86:	bf00      	nop
        if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8010c88:	e7cd      	b.n	8010c26 <_UG_PutText+0x132>
      }
      wl -= char_h_space;
 8010c8a:	8afb      	ldrh	r3, [r7, #22]
 8010c8c:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8010c8e:	1ad3      	subs	r3, r2, r3
 8010c90:	857b      	strh	r3, [r7, #42]	; 0x2a

      xp = xe - xs + 1;
 8010c92:	8b7a      	ldrh	r2, [r7, #26]
 8010c94:	8bbb      	ldrh	r3, [r7, #28]
 8010c96:	1ad3      	subs	r3, r2, r3
 8010c98:	b29b      	uxth	r3, r3
 8010c9a:	3301      	adds	r3, #1
 8010c9c:	b29b      	uxth	r3, r3
 8010c9e:	853b      	strh	r3, [r7, #40]	; 0x28
      xp -= wl;
 8010ca0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8010ca2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8010ca4:	1ad3      	subs	r3, r2, r3
 8010ca6:	b29b      	uxth	r3, r3
 8010ca8:	853b      	strh	r3, [r7, #40]	; 0x28
      if ( xp < 0 ) break;
 8010caa:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8010cae:	2b00      	cmp	r3, #0
 8010cb0:	db5b      	blt.n	8010d6a <_UG_PutText+0x276>

      if ( align & ALIGN_H_LEFT ) xp = 0;
 8010cb2:	7e7b      	ldrb	r3, [r7, #25]
 8010cb4:	f003 0301 	and.w	r3, r3, #1
 8010cb8:	2b00      	cmp	r3, #0
 8010cba:	d002      	beq.n	8010cc2 <_UG_PutText+0x1ce>
 8010cbc:	2300      	movs	r3, #0
 8010cbe:	853b      	strh	r3, [r7, #40]	; 0x28
 8010cc0:	e008      	b.n	8010cd4 <_UG_PutText+0x1e0>
      else if ( align & ALIGN_H_CENTER ) xp >>= 1;
 8010cc2:	7e7b      	ldrb	r3, [r7, #25]
 8010cc4:	f003 0302 	and.w	r3, r3, #2
 8010cc8:	2b00      	cmp	r3, #0
 8010cca:	d003      	beq.n	8010cd4 <_UG_PutText+0x1e0>
 8010ccc:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8010cd0:	105b      	asrs	r3, r3, #1
 8010cd2:	853b      	strh	r3, [r7, #40]	; 0x28
      xp += xs;
 8010cd4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8010cd6:	8bbb      	ldrh	r3, [r7, #28]
 8010cd8:	4413      	add	r3, r2
 8010cda:	b29b      	uxth	r3, r3
 8010cdc:	853b      	strh	r3, [r7, #40]	; 0x28


      while(1){
         #ifdef UGUI_USE_UTF8
         if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8010cde:	4b26      	ldr	r3, [pc, #152]	; (8010d78 <_UG_PutText+0x284>)
 8010ce0:	681b      	ldr	r3, [r3, #0]
 8010ce2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010ce6:	2b00      	cmp	r3, #0
 8010ce8:	d107      	bne.n	8010cfa <_UG_PutText+0x206>
           chr = _UG_DecodeUTF8(&str);
 8010cea:	f107 030c 	add.w	r3, r7, #12
 8010cee:	4618      	mov	r0, r3
 8010cf0:	f7ff f90a 	bl	800ff08 <_UG_DecodeUTF8>
 8010cf4:	4603      	mov	r3, r0
 8010cf6:	84bb      	strh	r3, [r7, #36]	; 0x24
 8010cf8:	e004      	b.n	8010d04 <_UG_PutText+0x210>
         }
         else{
           chr = *str++;
 8010cfa:	68fb      	ldr	r3, [r7, #12]
 8010cfc:	1c5a      	adds	r2, r3, #1
 8010cfe:	60fa      	str	r2, [r7, #12]
 8010d00:	781b      	ldrb	r3, [r3, #0]
 8010d02:	84bb      	strh	r3, [r7, #36]	; 0x24
         }
         #else
         chr = *str++;
         #endif
         if ( chr == 0 ){
 8010d04:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010d06:	2b00      	cmp	r3, #0
 8010d08:	d031      	beq.n	8010d6e <_UG_PutText+0x27a>
           return;
         }
         else if(chr=='\n'){
 8010d0a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010d0c:	2b0a      	cmp	r3, #10
 8010d0e:	d01c      	beq.n	8010d4a <_UG_PutText+0x256>
           break;
         }
         w = _UG_PutChar(chr,xp,yp,txt->fc,txt->bc);
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	8a1c      	ldrh	r4, [r3, #16]
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	8a5b      	ldrh	r3, [r3, #18]
 8010d18:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 8010d1c:	f9b7 1028 	ldrsh.w	r1, [r7, #40]	; 0x28
 8010d20:	8cb8      	ldrh	r0, [r7, #36]	; 0x24
 8010d22:	9300      	str	r3, [sp, #0]
 8010d24:	4623      	mov	r3, r4
 8010d26:	f7ff fb35 	bl	8010394 <_UG_PutChar>
 8010d2a:	4603      	mov	r3, r0
 8010d2c:	827b      	strh	r3, [r7, #18]
         if(w!=-1)
 8010d2e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8010d32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d36:	d0d2      	beq.n	8010cde <_UG_PutText+0x1ea>
           xp += w + char_h_space;
 8010d38:	8a7a      	ldrh	r2, [r7, #18]
 8010d3a:	8afb      	ldrh	r3, [r7, #22]
 8010d3c:	4413      	add	r3, r2
 8010d3e:	b29a      	uxth	r2, r3
 8010d40:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8010d42:	4413      	add	r3, r2
 8010d44:	b29b      	uxth	r3, r3
 8010d46:	853b      	strh	r3, [r7, #40]	; 0x28
         if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8010d48:	e7c9      	b.n	8010cde <_UG_PutText+0x1ea>
           break;
 8010d4a:	bf00      	nop
      }
      yp += char_height + char_v_space;
 8010d4c:	8bfa      	ldrh	r2, [r7, #30]
 8010d4e:	8abb      	ldrh	r3, [r7, #20]
 8010d50:	4413      	add	r3, r2
 8010d52:	b29a      	uxth	r2, r3
 8010d54:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8010d56:	4413      	add	r3, r2
 8010d58:	b29b      	uxth	r3, r3
 8010d5a:	84fb      	strh	r3, [r7, #38]	; 0x26
      sl=0;
 8010d5c:	e75d      	b.n	8010c1a <_UG_PutText+0x126>
     return;
 8010d5e:	bf00      	nop
 8010d60:	e006      	b.n	8010d70 <_UG_PutText+0x27c>
     return;
 8010d62:	bf00      	nop
 8010d64:	e004      	b.n	8010d70 <_UG_PutText+0x27c>
        return;
 8010d66:	bf00      	nop
 8010d68:	e002      	b.n	8010d70 <_UG_PutText+0x27c>
      if ( xp < 0 ) break;
 8010d6a:	bf00      	nop
 8010d6c:	e000      	b.n	8010d70 <_UG_PutText+0x27c>
           return;
 8010d6e:	bf00      	nop
   }
}
 8010d70:	3734      	adds	r7, #52	; 0x34
 8010d72:	46bd      	mov	sp, r7
 8010d74:	bd90      	pop	{r4, r7, pc}
 8010d76:	bf00      	nop
 8010d78:	200025f8 	.word	0x200025f8

08010d7c <_UG_DrawObjectFrame>:
   }
   return NULL;
}

void _UG_DrawObjectFrame( UG_S16 xs, UG_S16 ys, UG_S16 xe, UG_S16 ye, UG_COLOR* p )
{
 8010d7c:	b5b0      	push	{r4, r5, r7, lr}
 8010d7e:	b084      	sub	sp, #16
 8010d80:	af02      	add	r7, sp, #8
 8010d82:	4604      	mov	r4, r0
 8010d84:	4608      	mov	r0, r1
 8010d86:	4611      	mov	r1, r2
 8010d88:	461a      	mov	r2, r3
 8010d8a:	4623      	mov	r3, r4
 8010d8c:	80fb      	strh	r3, [r7, #6]
 8010d8e:	4603      	mov	r3, r0
 8010d90:	80bb      	strh	r3, [r7, #4]
 8010d92:	460b      	mov	r3, r1
 8010d94:	807b      	strh	r3, [r7, #2]
 8010d96:	4613      	mov	r3, r2
 8010d98:	803b      	strh	r3, [r7, #0]
   // Frame 0
   UG_DrawLine(xs, ys  , xe-1, ys  , *p++);
 8010d9a:	887b      	ldrh	r3, [r7, #2]
 8010d9c:	3b01      	subs	r3, #1
 8010d9e:	b29b      	uxth	r3, r3
 8010da0:	b21c      	sxth	r4, r3
 8010da2:	69bb      	ldr	r3, [r7, #24]
 8010da4:	1c9a      	adds	r2, r3, #2
 8010da6:	61ba      	str	r2, [r7, #24]
 8010da8:	881b      	ldrh	r3, [r3, #0]
 8010daa:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8010dae:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8010db2:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8010db6:	9300      	str	r3, [sp, #0]
 8010db8:	4613      	mov	r3, r2
 8010dba:	4622      	mov	r2, r4
 8010dbc:	f7fe fee0 	bl	800fb80 <UG_DrawLine>
   UG_DrawLine(xs, ys+1, xs  , ye-1, *p++);
 8010dc0:	88bb      	ldrh	r3, [r7, #4]
 8010dc2:	3301      	adds	r3, #1
 8010dc4:	b29b      	uxth	r3, r3
 8010dc6:	b219      	sxth	r1, r3
 8010dc8:	883b      	ldrh	r3, [r7, #0]
 8010dca:	3b01      	subs	r3, #1
 8010dcc:	b29b      	uxth	r3, r3
 8010dce:	b21c      	sxth	r4, r3
 8010dd0:	69bb      	ldr	r3, [r7, #24]
 8010dd2:	1c9a      	adds	r2, r3, #2
 8010dd4:	61ba      	str	r2, [r7, #24]
 8010dd6:	881b      	ldrh	r3, [r3, #0]
 8010dd8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8010ddc:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8010de0:	9300      	str	r3, [sp, #0]
 8010de2:	4623      	mov	r3, r4
 8010de4:	f7fe fecc 	bl	800fb80 <UG_DrawLine>
   UG_DrawLine(xs, ye  , xe  , ye  , *p++);
 8010de8:	69bb      	ldr	r3, [r7, #24]
 8010dea:	1c9a      	adds	r2, r3, #2
 8010dec:	61ba      	str	r2, [r7, #24]
 8010dee:	881b      	ldrh	r3, [r3, #0]
 8010df0:	f9b7 4000 	ldrsh.w	r4, [r7]
 8010df4:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8010df8:	f9b7 1000 	ldrsh.w	r1, [r7]
 8010dfc:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8010e00:	9300      	str	r3, [sp, #0]
 8010e02:	4623      	mov	r3, r4
 8010e04:	f7fe febc 	bl	800fb80 <UG_DrawLine>
   UG_DrawLine(xe, ys  , xe  , ye-1, *p++);
 8010e08:	883b      	ldrh	r3, [r7, #0]
 8010e0a:	3b01      	subs	r3, #1
 8010e0c:	b29b      	uxth	r3, r3
 8010e0e:	b21c      	sxth	r4, r3
 8010e10:	69bb      	ldr	r3, [r7, #24]
 8010e12:	1c9a      	adds	r2, r3, #2
 8010e14:	61ba      	str	r2, [r7, #24]
 8010e16:	881b      	ldrh	r3, [r3, #0]
 8010e18:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8010e1c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8010e20:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8010e24:	9300      	str	r3, [sp, #0]
 8010e26:	4623      	mov	r3, r4
 8010e28:	f7fe feaa 	bl	800fb80 <UG_DrawLine>
   // Frame 1
   UG_DrawLine(xs+1, ys+1, xe-2, ys+1, *p++);
 8010e2c:	88fb      	ldrh	r3, [r7, #6]
 8010e2e:	3301      	adds	r3, #1
 8010e30:	b29b      	uxth	r3, r3
 8010e32:	b218      	sxth	r0, r3
 8010e34:	88bb      	ldrh	r3, [r7, #4]
 8010e36:	3301      	adds	r3, #1
 8010e38:	b29b      	uxth	r3, r3
 8010e3a:	b219      	sxth	r1, r3
 8010e3c:	887b      	ldrh	r3, [r7, #2]
 8010e3e:	3b02      	subs	r3, #2
 8010e40:	b29b      	uxth	r3, r3
 8010e42:	b21c      	sxth	r4, r3
 8010e44:	88bb      	ldrh	r3, [r7, #4]
 8010e46:	3301      	adds	r3, #1
 8010e48:	b29b      	uxth	r3, r3
 8010e4a:	b21d      	sxth	r5, r3
 8010e4c:	69bb      	ldr	r3, [r7, #24]
 8010e4e:	1c9a      	adds	r2, r3, #2
 8010e50:	61ba      	str	r2, [r7, #24]
 8010e52:	881b      	ldrh	r3, [r3, #0]
 8010e54:	9300      	str	r3, [sp, #0]
 8010e56:	462b      	mov	r3, r5
 8010e58:	4622      	mov	r2, r4
 8010e5a:	f7fe fe91 	bl	800fb80 <UG_DrawLine>
   UG_DrawLine(xs+1, ys+2, xs+1, ye-2, *p++);
 8010e5e:	88fb      	ldrh	r3, [r7, #6]
 8010e60:	3301      	adds	r3, #1
 8010e62:	b29b      	uxth	r3, r3
 8010e64:	b218      	sxth	r0, r3
 8010e66:	88bb      	ldrh	r3, [r7, #4]
 8010e68:	3302      	adds	r3, #2
 8010e6a:	b29b      	uxth	r3, r3
 8010e6c:	b219      	sxth	r1, r3
 8010e6e:	88fb      	ldrh	r3, [r7, #6]
 8010e70:	3301      	adds	r3, #1
 8010e72:	b29b      	uxth	r3, r3
 8010e74:	b21c      	sxth	r4, r3
 8010e76:	883b      	ldrh	r3, [r7, #0]
 8010e78:	3b02      	subs	r3, #2
 8010e7a:	b29b      	uxth	r3, r3
 8010e7c:	b21d      	sxth	r5, r3
 8010e7e:	69bb      	ldr	r3, [r7, #24]
 8010e80:	1c9a      	adds	r2, r3, #2
 8010e82:	61ba      	str	r2, [r7, #24]
 8010e84:	881b      	ldrh	r3, [r3, #0]
 8010e86:	9300      	str	r3, [sp, #0]
 8010e88:	462b      	mov	r3, r5
 8010e8a:	4622      	mov	r2, r4
 8010e8c:	f7fe fe78 	bl	800fb80 <UG_DrawLine>
   UG_DrawLine(xs+1, ye-1, xe-1, ye-1, *p++);
 8010e90:	88fb      	ldrh	r3, [r7, #6]
 8010e92:	3301      	adds	r3, #1
 8010e94:	b29b      	uxth	r3, r3
 8010e96:	b218      	sxth	r0, r3
 8010e98:	883b      	ldrh	r3, [r7, #0]
 8010e9a:	3b01      	subs	r3, #1
 8010e9c:	b29b      	uxth	r3, r3
 8010e9e:	b219      	sxth	r1, r3
 8010ea0:	887b      	ldrh	r3, [r7, #2]
 8010ea2:	3b01      	subs	r3, #1
 8010ea4:	b29b      	uxth	r3, r3
 8010ea6:	b21c      	sxth	r4, r3
 8010ea8:	883b      	ldrh	r3, [r7, #0]
 8010eaa:	3b01      	subs	r3, #1
 8010eac:	b29b      	uxth	r3, r3
 8010eae:	b21d      	sxth	r5, r3
 8010eb0:	69bb      	ldr	r3, [r7, #24]
 8010eb2:	1c9a      	adds	r2, r3, #2
 8010eb4:	61ba      	str	r2, [r7, #24]
 8010eb6:	881b      	ldrh	r3, [r3, #0]
 8010eb8:	9300      	str	r3, [sp, #0]
 8010eba:	462b      	mov	r3, r5
 8010ebc:	4622      	mov	r2, r4
 8010ebe:	f7fe fe5f 	bl	800fb80 <UG_DrawLine>
   UG_DrawLine(xe-1, ys+1, xe-1, ye-2, *p++);
 8010ec2:	887b      	ldrh	r3, [r7, #2]
 8010ec4:	3b01      	subs	r3, #1
 8010ec6:	b29b      	uxth	r3, r3
 8010ec8:	b218      	sxth	r0, r3
 8010eca:	88bb      	ldrh	r3, [r7, #4]
 8010ecc:	3301      	adds	r3, #1
 8010ece:	b29b      	uxth	r3, r3
 8010ed0:	b219      	sxth	r1, r3
 8010ed2:	887b      	ldrh	r3, [r7, #2]
 8010ed4:	3b01      	subs	r3, #1
 8010ed6:	b29b      	uxth	r3, r3
 8010ed8:	b21c      	sxth	r4, r3
 8010eda:	883b      	ldrh	r3, [r7, #0]
 8010edc:	3b02      	subs	r3, #2
 8010ede:	b29b      	uxth	r3, r3
 8010ee0:	b21d      	sxth	r5, r3
 8010ee2:	69bb      	ldr	r3, [r7, #24]
 8010ee4:	1c9a      	adds	r2, r3, #2
 8010ee6:	61ba      	str	r2, [r7, #24]
 8010ee8:	881b      	ldrh	r3, [r3, #0]
 8010eea:	9300      	str	r3, [sp, #0]
 8010eec:	462b      	mov	r3, r5
 8010eee:	4622      	mov	r2, r4
 8010ef0:	f7fe fe46 	bl	800fb80 <UG_DrawLine>
   // Frame 2
   UG_DrawLine(xs+2, ys+2, xe-3, ys+2, *p++);
 8010ef4:	88fb      	ldrh	r3, [r7, #6]
 8010ef6:	3302      	adds	r3, #2
 8010ef8:	b29b      	uxth	r3, r3
 8010efa:	b218      	sxth	r0, r3
 8010efc:	88bb      	ldrh	r3, [r7, #4]
 8010efe:	3302      	adds	r3, #2
 8010f00:	b29b      	uxth	r3, r3
 8010f02:	b219      	sxth	r1, r3
 8010f04:	887b      	ldrh	r3, [r7, #2]
 8010f06:	3b03      	subs	r3, #3
 8010f08:	b29b      	uxth	r3, r3
 8010f0a:	b21c      	sxth	r4, r3
 8010f0c:	88bb      	ldrh	r3, [r7, #4]
 8010f0e:	3302      	adds	r3, #2
 8010f10:	b29b      	uxth	r3, r3
 8010f12:	b21d      	sxth	r5, r3
 8010f14:	69bb      	ldr	r3, [r7, #24]
 8010f16:	1c9a      	adds	r2, r3, #2
 8010f18:	61ba      	str	r2, [r7, #24]
 8010f1a:	881b      	ldrh	r3, [r3, #0]
 8010f1c:	9300      	str	r3, [sp, #0]
 8010f1e:	462b      	mov	r3, r5
 8010f20:	4622      	mov	r2, r4
 8010f22:	f7fe fe2d 	bl	800fb80 <UG_DrawLine>
   UG_DrawLine(xs+2, ys+3, xs+2, ye-3, *p++);
 8010f26:	88fb      	ldrh	r3, [r7, #6]
 8010f28:	3302      	adds	r3, #2
 8010f2a:	b29b      	uxth	r3, r3
 8010f2c:	b218      	sxth	r0, r3
 8010f2e:	88bb      	ldrh	r3, [r7, #4]
 8010f30:	3303      	adds	r3, #3
 8010f32:	b29b      	uxth	r3, r3
 8010f34:	b219      	sxth	r1, r3
 8010f36:	88fb      	ldrh	r3, [r7, #6]
 8010f38:	3302      	adds	r3, #2
 8010f3a:	b29b      	uxth	r3, r3
 8010f3c:	b21c      	sxth	r4, r3
 8010f3e:	883b      	ldrh	r3, [r7, #0]
 8010f40:	3b03      	subs	r3, #3
 8010f42:	b29b      	uxth	r3, r3
 8010f44:	b21d      	sxth	r5, r3
 8010f46:	69bb      	ldr	r3, [r7, #24]
 8010f48:	1c9a      	adds	r2, r3, #2
 8010f4a:	61ba      	str	r2, [r7, #24]
 8010f4c:	881b      	ldrh	r3, [r3, #0]
 8010f4e:	9300      	str	r3, [sp, #0]
 8010f50:	462b      	mov	r3, r5
 8010f52:	4622      	mov	r2, r4
 8010f54:	f7fe fe14 	bl	800fb80 <UG_DrawLine>
   UG_DrawLine(xs+2, ye-2, xe-2, ye-2, *p++);
 8010f58:	88fb      	ldrh	r3, [r7, #6]
 8010f5a:	3302      	adds	r3, #2
 8010f5c:	b29b      	uxth	r3, r3
 8010f5e:	b218      	sxth	r0, r3
 8010f60:	883b      	ldrh	r3, [r7, #0]
 8010f62:	3b02      	subs	r3, #2
 8010f64:	b29b      	uxth	r3, r3
 8010f66:	b219      	sxth	r1, r3
 8010f68:	887b      	ldrh	r3, [r7, #2]
 8010f6a:	3b02      	subs	r3, #2
 8010f6c:	b29b      	uxth	r3, r3
 8010f6e:	b21c      	sxth	r4, r3
 8010f70:	883b      	ldrh	r3, [r7, #0]
 8010f72:	3b02      	subs	r3, #2
 8010f74:	b29b      	uxth	r3, r3
 8010f76:	b21d      	sxth	r5, r3
 8010f78:	69bb      	ldr	r3, [r7, #24]
 8010f7a:	1c9a      	adds	r2, r3, #2
 8010f7c:	61ba      	str	r2, [r7, #24]
 8010f7e:	881b      	ldrh	r3, [r3, #0]
 8010f80:	9300      	str	r3, [sp, #0]
 8010f82:	462b      	mov	r3, r5
 8010f84:	4622      	mov	r2, r4
 8010f86:	f7fe fdfb 	bl	800fb80 <UG_DrawLine>
   UG_DrawLine(xe-2, ys+2, xe-2, ye-3, *p);
 8010f8a:	887b      	ldrh	r3, [r7, #2]
 8010f8c:	3b02      	subs	r3, #2
 8010f8e:	b29b      	uxth	r3, r3
 8010f90:	b218      	sxth	r0, r3
 8010f92:	88bb      	ldrh	r3, [r7, #4]
 8010f94:	3302      	adds	r3, #2
 8010f96:	b29b      	uxth	r3, r3
 8010f98:	b219      	sxth	r1, r3
 8010f9a:	887b      	ldrh	r3, [r7, #2]
 8010f9c:	3b02      	subs	r3, #2
 8010f9e:	b29b      	uxth	r3, r3
 8010fa0:	b21a      	sxth	r2, r3
 8010fa2:	883b      	ldrh	r3, [r7, #0]
 8010fa4:	3b03      	subs	r3, #3
 8010fa6:	b29b      	uxth	r3, r3
 8010fa8:	b21c      	sxth	r4, r3
 8010faa:	69bb      	ldr	r3, [r7, #24]
 8010fac:	881b      	ldrh	r3, [r3, #0]
 8010fae:	9300      	str	r3, [sp, #0]
 8010fb0:	4623      	mov	r3, r4
 8010fb2:	f7fe fde5 	bl	800fb80 <UG_DrawLine>
}
 8010fb6:	bf00      	nop
 8010fb8:	3708      	adds	r7, #8
 8010fba:	46bd      	mov	sp, r7
 8010fbc:	bdb0      	pop	{r4, r5, r7, pc}
	...

08010fc0 <UG_DriverRegister>:

/* -------------------------------------------------------------------------------- */
/* -- DRIVER FUNCTIONS                                                           -- */
/* -------------------------------------------------------------------------------- */
void UG_DriverRegister( UG_U8 type, void* driver )
{
 8010fc0:	b480      	push	{r7}
 8010fc2:	b083      	sub	sp, #12
 8010fc4:	af00      	add	r7, sp, #0
 8010fc6:	4603      	mov	r3, r0
 8010fc8:	6039      	str	r1, [r7, #0]
 8010fca:	71fb      	strb	r3, [r7, #7]
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8010fcc:	79fb      	ldrb	r3, [r7, #7]
 8010fce:	2b03      	cmp	r3, #3
 8010fd0:	d810      	bhi.n	8010ff4 <UG_DriverRegister+0x34>

   gui->driver[type].driver = driver;
 8010fd2:	4b0b      	ldr	r3, [pc, #44]	; (8011000 <UG_DriverRegister+0x40>)
 8010fd4:	681a      	ldr	r2, [r3, #0]
 8010fd6:	79fb      	ldrb	r3, [r7, #7]
 8010fd8:	330a      	adds	r3, #10
 8010fda:	00db      	lsls	r3, r3, #3
 8010fdc:	4413      	add	r3, r2
 8010fde:	683a      	ldr	r2, [r7, #0]
 8010fe0:	605a      	str	r2, [r3, #4]
   gui->driver[type].state = DRIVER_REGISTERED | DRIVER_ENABLED;
 8010fe2:	4b07      	ldr	r3, [pc, #28]	; (8011000 <UG_DriverRegister+0x40>)
 8010fe4:	681a      	ldr	r2, [r3, #0]
 8010fe6:	79fb      	ldrb	r3, [r7, #7]
 8010fe8:	330a      	adds	r3, #10
 8010fea:	00db      	lsls	r3, r3, #3
 8010fec:	4413      	add	r3, r2
 8010fee:	2203      	movs	r2, #3
 8010ff0:	721a      	strb	r2, [r3, #8]
 8010ff2:	e000      	b.n	8010ff6 <UG_DriverRegister+0x36>
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8010ff4:	bf00      	nop
}
 8010ff6:	370c      	adds	r7, #12
 8010ff8:	46bd      	mov	sp, r7
 8010ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ffe:	4770      	bx	lr
 8011000:	200025f8 	.word	0x200025f8

08011004 <UG_Update>:

/* -------------------------------------------------------------------------------- */
/* -- MISCELLANEOUS FUNCTIONS                                                    -- */
/* -------------------------------------------------------------------------------- */
void UG_Update( void )
{
 8011004:	b580      	push	{r7, lr}
 8011006:	b082      	sub	sp, #8
 8011008:	af00      	add	r7, sp, #0
   UG_WINDOW* wnd;

   /* Is somebody waiting for this update? */
   if ( gui->state & UG_STATUS_WAIT_FOR_UPDATE ) gui->state &= ~UG_STATUS_WAIT_FOR_UPDATE;
 801100a:	4b5e      	ldr	r3, [pc, #376]	; (8011184 <UG_Update+0x180>)
 801100c:	681b      	ldr	r3, [r3, #0]
 801100e:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8011012:	f003 0301 	and.w	r3, r3, #1
 8011016:	2b00      	cmp	r3, #0
 8011018:	d00a      	beq.n	8011030 <UG_Update+0x2c>
 801101a:	4b5a      	ldr	r3, [pc, #360]	; (8011184 <UG_Update+0x180>)
 801101c:	681b      	ldr	r3, [r3, #0]
 801101e:	f893 2052 	ldrb.w	r2, [r3, #82]	; 0x52
 8011022:	4b58      	ldr	r3, [pc, #352]	; (8011184 <UG_Update+0x180>)
 8011024:	681b      	ldr	r3, [r3, #0]
 8011026:	f022 0201 	bic.w	r2, r2, #1
 801102a:	b2d2      	uxtb	r2, r2
 801102c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

   /* Keep track of the windows */
   if ( gui->next_window != gui->active_window )
 8011030:	4b54      	ldr	r3, [pc, #336]	; (8011184 <UG_Update+0x180>)
 8011032:	681b      	ldr	r3, [r3, #0]
 8011034:	68da      	ldr	r2, [r3, #12]
 8011036:	4b53      	ldr	r3, [pc, #332]	; (8011184 <UG_Update+0x180>)
 8011038:	681b      	ldr	r3, [r3, #0]
 801103a:	691b      	ldr	r3, [r3, #16]
 801103c:	429a      	cmp	r2, r3
 801103e:	d071      	beq.n	8011124 <UG_Update+0x120>
   {
      if ( gui->next_window != NULL )
 8011040:	4b50      	ldr	r3, [pc, #320]	; (8011184 <UG_Update+0x180>)
 8011042:	681b      	ldr	r3, [r3, #0]
 8011044:	68db      	ldr	r3, [r3, #12]
 8011046:	2b00      	cmp	r3, #0
 8011048:	d06c      	beq.n	8011124 <UG_Update+0x120>
      {
         gui->last_window = gui->active_window;
 801104a:	4b4e      	ldr	r3, [pc, #312]	; (8011184 <UG_Update+0x180>)
 801104c:	681a      	ldr	r2, [r3, #0]
 801104e:	4b4d      	ldr	r3, [pc, #308]	; (8011184 <UG_Update+0x180>)
 8011050:	681b      	ldr	r3, [r3, #0]
 8011052:	6912      	ldr	r2, [r2, #16]
 8011054:	615a      	str	r2, [r3, #20]
         gui->active_window = gui->next_window;
 8011056:	4b4b      	ldr	r3, [pc, #300]	; (8011184 <UG_Update+0x180>)
 8011058:	681a      	ldr	r2, [r3, #0]
 801105a:	4b4a      	ldr	r3, [pc, #296]	; (8011184 <UG_Update+0x180>)
 801105c:	681b      	ldr	r3, [r3, #0]
 801105e:	68d2      	ldr	r2, [r2, #12]
 8011060:	611a      	str	r2, [r3, #16]

         /* Do we need to draw an inactive title? */
         if ((gui->last_window != NULL) && (gui->last_window->style & WND_STYLE_SHOW_TITLE) && (gui->last_window->state & WND_STATE_VISIBLE) )
 8011062:	4b48      	ldr	r3, [pc, #288]	; (8011184 <UG_Update+0x180>)
 8011064:	681b      	ldr	r3, [r3, #0]
 8011066:	695b      	ldr	r3, [r3, #20]
 8011068:	2b00      	cmp	r3, #0
 801106a:	d045      	beq.n	80110f8 <UG_Update+0xf4>
 801106c:	4b45      	ldr	r3, [pc, #276]	; (8011184 <UG_Update+0x180>)
 801106e:	681b      	ldr	r3, [r3, #0]
 8011070:	695b      	ldr	r3, [r3, #20]
 8011072:	7d9b      	ldrb	r3, [r3, #22]
 8011074:	f003 0302 	and.w	r3, r3, #2
 8011078:	2b00      	cmp	r3, #0
 801107a:	d03d      	beq.n	80110f8 <UG_Update+0xf4>
 801107c:	4b41      	ldr	r3, [pc, #260]	; (8011184 <UG_Update+0x180>)
 801107e:	681b      	ldr	r3, [r3, #0]
 8011080:	695b      	ldr	r3, [r3, #20]
 8011082:	7a1b      	ldrb	r3, [r3, #8]
 8011084:	f003 0308 	and.w	r3, r3, #8
 8011088:	2b00      	cmp	r3, #0
 801108a:	d035      	beq.n	80110f8 <UG_Update+0xf4>
         {
            /* Do both windows differ in size */
            if ( (gui->last_window->xs != gui->active_window->xs) || (gui->last_window->xe != gui->active_window->xe) || (gui->last_window->ys != gui->active_window->ys) || (gui->last_window->ye != gui->active_window->ye) )
 801108c:	4b3d      	ldr	r3, [pc, #244]	; (8011184 <UG_Update+0x180>)
 801108e:	681b      	ldr	r3, [r3, #0]
 8011090:	695b      	ldr	r3, [r3, #20]
 8011092:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8011096:	4b3b      	ldr	r3, [pc, #236]	; (8011184 <UG_Update+0x180>)
 8011098:	681b      	ldr	r3, [r3, #0]
 801109a:	691b      	ldr	r3, [r3, #16]
 801109c:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80110a0:	429a      	cmp	r2, r3
 80110a2:	d123      	bne.n	80110ec <UG_Update+0xe8>
 80110a4:	4b37      	ldr	r3, [pc, #220]	; (8011184 <UG_Update+0x180>)
 80110a6:	681b      	ldr	r3, [r3, #0]
 80110a8:	695b      	ldr	r3, [r3, #20]
 80110aa:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 80110ae:	4b35      	ldr	r3, [pc, #212]	; (8011184 <UG_Update+0x180>)
 80110b0:	681b      	ldr	r3, [r3, #0]
 80110b2:	691b      	ldr	r3, [r3, #16]
 80110b4:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80110b8:	429a      	cmp	r2, r3
 80110ba:	d117      	bne.n	80110ec <UG_Update+0xe8>
 80110bc:	4b31      	ldr	r3, [pc, #196]	; (8011184 <UG_Update+0x180>)
 80110be:	681b      	ldr	r3, [r3, #0]
 80110c0:	695b      	ldr	r3, [r3, #20]
 80110c2:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
 80110c6:	4b2f      	ldr	r3, [pc, #188]	; (8011184 <UG_Update+0x180>)
 80110c8:	681b      	ldr	r3, [r3, #0]
 80110ca:	691b      	ldr	r3, [r3, #16]
 80110cc:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80110d0:	429a      	cmp	r2, r3
 80110d2:	d10b      	bne.n	80110ec <UG_Update+0xe8>
 80110d4:	4b2b      	ldr	r3, [pc, #172]	; (8011184 <UG_Update+0x180>)
 80110d6:	681b      	ldr	r3, [r3, #0]
 80110d8:	695b      	ldr	r3, [r3, #20]
 80110da:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
 80110de:	4b29      	ldr	r3, [pc, #164]	; (8011184 <UG_Update+0x180>)
 80110e0:	681b      	ldr	r3, [r3, #0]
 80110e2:	691b      	ldr	r3, [r3, #16]
 80110e4:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80110e8:	429a      	cmp	r2, r3
 80110ea:	d005      	beq.n	80110f8 <UG_Update+0xf4>
            {
               /* Redraw title of the last window */
               _UG_WindowDrawTitle( gui->last_window );
 80110ec:	4b25      	ldr	r3, [pc, #148]	; (8011184 <UG_Update+0x180>)
 80110ee:	681b      	ldr	r3, [r3, #0]
 80110f0:	695b      	ldr	r3, [r3, #20]
 80110f2:	4618      	mov	r0, r3
 80110f4:	f000 f848 	bl	8011188 <_UG_WindowDrawTitle>
            }
         }
         gui->active_window->state &= ~WND_STATE_REDRAW_TITLE;
 80110f8:	4b22      	ldr	r3, [pc, #136]	; (8011184 <UG_Update+0x180>)
 80110fa:	681b      	ldr	r3, [r3, #0]
 80110fc:	691b      	ldr	r3, [r3, #16]
 80110fe:	7a1a      	ldrb	r2, [r3, #8]
 8011100:	4b20      	ldr	r3, [pc, #128]	; (8011184 <UG_Update+0x180>)
 8011102:	681b      	ldr	r3, [r3, #0]
 8011104:	691b      	ldr	r3, [r3, #16]
 8011106:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801110a:	b2d2      	uxtb	r2, r2
 801110c:	721a      	strb	r2, [r3, #8]
         gui->active_window->state |= WND_STATE_UPDATE | WND_STATE_VISIBLE;
 801110e:	4b1d      	ldr	r3, [pc, #116]	; (8011184 <UG_Update+0x180>)
 8011110:	681b      	ldr	r3, [r3, #0]
 8011112:	691b      	ldr	r3, [r3, #16]
 8011114:	7a1a      	ldrb	r2, [r3, #8]
 8011116:	4b1b      	ldr	r3, [pc, #108]	; (8011184 <UG_Update+0x180>)
 8011118:	681b      	ldr	r3, [r3, #0]
 801111a:	691b      	ldr	r3, [r3, #16]
 801111c:	f042 0228 	orr.w	r2, r2, #40	; 0x28
 8011120:	b2d2      	uxtb	r2, r2
 8011122:	721a      	strb	r2, [r3, #8]
      }
   }

   /* Is there an active window */
   if ( gui->active_window != NULL )
 8011124:	4b17      	ldr	r3, [pc, #92]	; (8011184 <UG_Update+0x180>)
 8011126:	681b      	ldr	r3, [r3, #0]
 8011128:	691b      	ldr	r3, [r3, #16]
 801112a:	2b00      	cmp	r3, #0
 801112c:	d01b      	beq.n	8011166 <UG_Update+0x162>
   {
      wnd = gui->active_window;
 801112e:	4b15      	ldr	r3, [pc, #84]	; (8011184 <UG_Update+0x180>)
 8011130:	681b      	ldr	r3, [r3, #0]
 8011132:	691b      	ldr	r3, [r3, #16]
 8011134:	607b      	str	r3, [r7, #4]

      /* Does the window need to be updated? */
      if ( wnd->state & WND_STATE_UPDATE )
 8011136:	687b      	ldr	r3, [r7, #4]
 8011138:	7a1b      	ldrb	r3, [r3, #8]
 801113a:	f003 0320 	and.w	r3, r3, #32
 801113e:	2b00      	cmp	r3, #0
 8011140:	d002      	beq.n	8011148 <UG_Update+0x144>
      {
         /* Do it! */
         _UG_WindowUpdate( wnd );
 8011142:	6878      	ldr	r0, [r7, #4]
 8011144:	f000 f8ca 	bl	80112dc <_UG_WindowUpdate>
      }

      /* Is the window visible? */
      if ( wnd->state & WND_STATE_VISIBLE )
 8011148:	687b      	ldr	r3, [r7, #4]
 801114a:	7a1b      	ldrb	r3, [r3, #8]
 801114c:	f003 0308 	and.w	r3, r3, #8
 8011150:	2b00      	cmp	r3, #0
 8011152:	d008      	beq.n	8011166 <UG_Update+0x162>
      {
         #ifdef UGUI_USE_TOUCH
         _UG_ProcessTouchData( wnd );
 8011154:	6878      	ldr	r0, [r7, #4]
 8011156:	f7ff fb81 	bl	801085c <_UG_ProcessTouchData>
         #endif
         _UG_UpdateObjects( wnd );
 801115a:	6878      	ldr	r0, [r7, #4]
 801115c:	f7ff fc34 	bl	80109c8 <_UG_UpdateObjects>
         _UG_HandleEvents( wnd );
 8011160:	6878      	ldr	r0, [r7, #4]
 8011162:	f7ff fc7b 	bl	8010a5c <_UG_HandleEvents>
      }
   }
   if(gui->device->flush){
 8011166:	4b07      	ldr	r3, [pc, #28]	; (8011184 <UG_Update+0x180>)
 8011168:	681b      	ldr	r3, [r3, #0]
 801116a:	681b      	ldr	r3, [r3, #0]
 801116c:	689b      	ldr	r3, [r3, #8]
 801116e:	2b00      	cmp	r3, #0
 8011170:	d004      	beq.n	801117c <UG_Update+0x178>
     gui->device->flush();
 8011172:	4b04      	ldr	r3, [pc, #16]	; (8011184 <UG_Update+0x180>)
 8011174:	681b      	ldr	r3, [r3, #0]
 8011176:	681b      	ldr	r3, [r3, #0]
 8011178:	689b      	ldr	r3, [r3, #8]
 801117a:	4798      	blx	r3
   }
}
 801117c:	bf00      	nop
 801117e:	3708      	adds	r7, #8
 8011180:	46bd      	mov	sp, r7
 8011182:	bd80      	pop	{r7, pc}
 8011184:	200025f8 	.word	0x200025f8

08011188 <_UG_WindowDrawTitle>:
   }
   return h;
}

static UG_RESULT _UG_WindowDrawTitle( UG_WINDOW* wnd )
{
 8011188:	b590      	push	{r4, r7, lr}
 801118a:	b08f      	sub	sp, #60	; 0x3c
 801118c:	af02      	add	r7, sp, #8
 801118e:	6078      	str	r0, [r7, #4]
   UG_TEXT txt;
   UG_S16 xs,ys,xe,ye;

   if ( (wnd != NULL) && (wnd->state & WND_STATE_VALID) )
 8011190:	687b      	ldr	r3, [r7, #4]
 8011192:	2b00      	cmp	r3, #0
 8011194:	f000 809a 	beq.w	80112cc <_UG_WindowDrawTitle+0x144>
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	7a1b      	ldrb	r3, [r3, #8]
 801119c:	f003 0302 	and.w	r3, r3, #2
 80111a0:	2b00      	cmp	r3, #0
 80111a2:	f000 8093 	beq.w	80112cc <_UG_WindowDrawTitle+0x144>
   {
      xs = wnd->xs;
 80111a6:	687b      	ldr	r3, [r7, #4]
 80111a8:	89db      	ldrh	r3, [r3, #14]
 80111aa:	85fb      	strh	r3, [r7, #46]	; 0x2e
      ys = wnd->ys;
 80111ac:	687b      	ldr	r3, [r7, #4]
 80111ae:	8a1b      	ldrh	r3, [r3, #16]
 80111b0:	85bb      	strh	r3, [r7, #44]	; 0x2c
      xe = wnd->xe;
 80111b2:	687b      	ldr	r3, [r7, #4]
 80111b4:	8a5b      	ldrh	r3, [r3, #18]
 80111b6:	857b      	strh	r3, [r7, #42]	; 0x2a
      ye = wnd->ye;
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	8a9b      	ldrh	r3, [r3, #20]
 80111bc:	853b      	strh	r3, [r7, #40]	; 0x28

      /* 3D style? */
      if ( wnd->style & WND_STYLE_3D )
 80111be:	687b      	ldr	r3, [r7, #4]
 80111c0:	7d9b      	ldrb	r3, [r3, #22]
 80111c2:	f003 0301 	and.w	r3, r3, #1
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	d00f      	beq.n	80111ea <_UG_WindowDrawTitle+0x62>
      {
         xs+=3;
 80111ca:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80111cc:	3303      	adds	r3, #3
 80111ce:	b29b      	uxth	r3, r3
 80111d0:	85fb      	strh	r3, [r7, #46]	; 0x2e
         ys+=3;
 80111d2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80111d4:	3303      	adds	r3, #3
 80111d6:	b29b      	uxth	r3, r3
 80111d8:	85bb      	strh	r3, [r7, #44]	; 0x2c
         xe-=3;
 80111da:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80111dc:	3b03      	subs	r3, #3
 80111de:	b29b      	uxth	r3, r3
 80111e0:	857b      	strh	r3, [r7, #42]	; 0x2a
         ye-=3;
 80111e2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80111e4:	3b03      	subs	r3, #3
 80111e6:	b29b      	uxth	r3, r3
 80111e8:	853b      	strh	r3, [r7, #40]	; 0x28
      }

      /* Is the window active or inactive? */
      if ( wnd == gui->active_window )
 80111ea:	4b3b      	ldr	r3, [pc, #236]	; (80112d8 <_UG_WindowDrawTitle+0x150>)
 80111ec:	681b      	ldr	r3, [r3, #0]
 80111ee:	691b      	ldr	r3, [r3, #16]
 80111f0:	687a      	ldr	r2, [r7, #4]
 80111f2:	429a      	cmp	r2, r3
 80111f4:	d106      	bne.n	8011204 <_UG_WindowDrawTitle+0x7c>
      {
         txt.bc = wnd->title.bc;
 80111f6:	687b      	ldr	r3, [r7, #4]
 80111f8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80111fa:	83fb      	strh	r3, [r7, #30]
         txt.fc = wnd->title.fc;
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8011200:	83bb      	strh	r3, [r7, #28]
 8011202:	e005      	b.n	8011210 <_UG_WindowDrawTitle+0x88>
      }
      else
      {
         txt.bc = wnd->title.ibc;
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8011208:	83fb      	strh	r3, [r7, #30]
         txt.fc = wnd->title.ifc;
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801120e:	83bb      	strh	r3, [r7, #28]
      }

      /* Draw title */
      UG_FillFrame(xs,ys,xe,ys+wnd->title.height-1,txt.bc);
 8011210:	687b      	ldr	r3, [r7, #4]
 8011212:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8011216:	b29a      	uxth	r2, r3
 8011218:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801121a:	4413      	add	r3, r2
 801121c:	b29b      	uxth	r3, r3
 801121e:	3b01      	subs	r3, #1
 8011220:	b29b      	uxth	r3, r3
 8011222:	b21c      	sxth	r4, r3
 8011224:	8bfb      	ldrh	r3, [r7, #30]
 8011226:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 801122a:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 801122e:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 8011232:	9300      	str	r3, [sp, #0]
 8011234:	4623      	mov	r3, r4
 8011236:	f7fe fb03 	bl	800f840 <UG_FillFrame>

      /* Draw title text */
      txt.str = wnd->title.str;
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	699b      	ldr	r3, [r3, #24]
 801123e:	60fb      	str	r3, [r7, #12]
      txt.font = wnd->title.font;
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	69db      	ldr	r3, [r3, #28]
 8011244:	613b      	str	r3, [r7, #16]
      txt.a.xs = xs+3;
 8011246:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8011248:	3303      	adds	r3, #3
 801124a:	b29b      	uxth	r3, r3
 801124c:	b21b      	sxth	r3, r3
 801124e:	82bb      	strh	r3, [r7, #20]
      txt.a.ys = ys;
 8011250:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8011252:	82fb      	strh	r3, [r7, #22]
      txt.a.xe = xe;
 8011254:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8011256:	833b      	strh	r3, [r7, #24]
      txt.a.ye = ys+wnd->title.height-1;
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801125e:	b29a      	uxth	r2, r3
 8011260:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8011262:	4413      	add	r3, r2
 8011264:	b29b      	uxth	r3, r3
 8011266:	3b01      	subs	r3, #1
 8011268:	b29b      	uxth	r3, r3
 801126a:	b21b      	sxth	r3, r3
 801126c:	837b      	strh	r3, [r7, #26]
      txt.align = wnd->title.align;
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8011274:	f887 3020 	strb.w	r3, [r7, #32]
      txt.h_space = wnd->title.h_space;
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	f993 3020 	ldrsb.w	r3, [r3, #32]
 801127e:	b21b      	sxth	r3, r3
 8011280:	847b      	strh	r3, [r7, #34]	; 0x22
      txt.v_space = wnd->title.v_space;
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	f993 3021 	ldrsb.w	r3, [r3, #33]	; 0x21
 8011288:	b21b      	sxth	r3, r3
 801128a:	84bb      	strh	r3, [r7, #36]	; 0x24
      _UG_PutText( &txt );
 801128c:	f107 030c 	add.w	r3, r7, #12
 8011290:	4618      	mov	r0, r3
 8011292:	f7ff fc2f 	bl	8010af4 <_UG_PutText>

      /* Draw line */
      UG_DrawLine(xs,ys+wnd->title.height,xe,ys+wnd->title.height,pal_window[11]);
 8011296:	687b      	ldr	r3, [r7, #4]
 8011298:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801129c:	b29a      	uxth	r2, r3
 801129e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80112a0:	4413      	add	r3, r2
 80112a2:	b29b      	uxth	r3, r3
 80112a4:	b219      	sxth	r1, r3
 80112a6:	687b      	ldr	r3, [r7, #4]
 80112a8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80112ac:	b29a      	uxth	r2, r3
 80112ae:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80112b0:	4413      	add	r3, r2
 80112b2:	b29b      	uxth	r3, r3
 80112b4:	b21b      	sxth	r3, r3
 80112b6:	f649 5413 	movw	r4, #40211	; 0x9d13
 80112ba:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 80112be:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 80112c2:	9400      	str	r4, [sp, #0]
 80112c4:	f7fe fc5c 	bl	800fb80 <UG_DrawLine>
      return UG_RESULT_OK;
 80112c8:	2300      	movs	r3, #0
 80112ca:	e001      	b.n	80112d0 <_UG_WindowDrawTitle+0x148>
   }
   return UG_RESULT_FAIL;
 80112cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80112d0:	4618      	mov	r0, r3
 80112d2:	3734      	adds	r7, #52	; 0x34
 80112d4:	46bd      	mov	sp, r7
 80112d6:	bd90      	pop	{r4, r7, pc}
 80112d8:	200025f8 	.word	0x200025f8

080112dc <_UG_WindowUpdate>:

static void _UG_WindowUpdate( UG_WINDOW* wnd )
{
 80112dc:	b590      	push	{r4, r7, lr}
 80112de:	b089      	sub	sp, #36	; 0x24
 80112e0:	af02      	add	r7, sp, #8
 80112e2:	6078      	str	r0, [r7, #4]
   UG_U16 i,objcnt;
   UG_OBJECT* obj;
   UG_S16 xs,ys,xe,ye;

   xs = wnd->xs;
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	89db      	ldrh	r3, [r3, #14]
 80112e8:	82bb      	strh	r3, [r7, #20]
   ys = wnd->ys;
 80112ea:	687b      	ldr	r3, [r7, #4]
 80112ec:	8a1b      	ldrh	r3, [r3, #16]
 80112ee:	827b      	strh	r3, [r7, #18]
   xe = wnd->xe;
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	8a5b      	ldrh	r3, [r3, #18]
 80112f4:	823b      	strh	r3, [r7, #16]
   ye = wnd->ye;
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	8a9b      	ldrh	r3, [r3, #20]
 80112fa:	81fb      	strh	r3, [r7, #14]

   wnd->state &= ~WND_STATE_UPDATE;
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	7a1b      	ldrb	r3, [r3, #8]
 8011300:	f023 0320 	bic.w	r3, r3, #32
 8011304:	b2da      	uxtb	r2, r3
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	721a      	strb	r2, [r3, #8]
   /* Is the window visible? */
   if ( wnd->state & WND_STATE_VISIBLE )
 801130a:	687b      	ldr	r3, [r7, #4]
 801130c:	7a1b      	ldrb	r3, [r3, #8]
 801130e:	f003 0308 	and.w	r3, r3, #8
 8011312:	2b00      	cmp	r3, #0
 8011314:	f000 8084 	beq.w	8011420 <_UG_WindowUpdate+0x144>
   {
      /* 3D style? */
      if ( (wnd->style & WND_STYLE_3D) && !(wnd->state & WND_STATE_REDRAW_TITLE) )
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	7d9b      	ldrb	r3, [r3, #22]
 801131c:	f003 0301 	and.w	r3, r3, #1
 8011320:	2b00      	cmp	r3, #0
 8011322:	d021      	beq.n	8011368 <_UG_WindowUpdate+0x8c>
 8011324:	687b      	ldr	r3, [r7, #4]
 8011326:	7a1b      	ldrb	r3, [r3, #8]
 8011328:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801132c:	2b00      	cmp	r3, #0
 801132e:	d11b      	bne.n	8011368 <_UG_WindowUpdate+0x8c>
      {
         _UG_DrawObjectFrame(xs,ys,xe,ye,(UG_COLOR*)pal_window);
 8011330:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8011334:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8011338:	f9b7 1012 	ldrsh.w	r1, [r7, #18]
 801133c:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 8011340:	4c43      	ldr	r4, [pc, #268]	; (8011450 <_UG_WindowUpdate+0x174>)
 8011342:	9400      	str	r4, [sp, #0]
 8011344:	f7ff fd1a 	bl	8010d7c <_UG_DrawObjectFrame>
         xs+=3;
 8011348:	8abb      	ldrh	r3, [r7, #20]
 801134a:	3303      	adds	r3, #3
 801134c:	b29b      	uxth	r3, r3
 801134e:	82bb      	strh	r3, [r7, #20]
         ys+=3;
 8011350:	8a7b      	ldrh	r3, [r7, #18]
 8011352:	3303      	adds	r3, #3
 8011354:	b29b      	uxth	r3, r3
 8011356:	827b      	strh	r3, [r7, #18]
         xe-=3;
 8011358:	8a3b      	ldrh	r3, [r7, #16]
 801135a:	3b03      	subs	r3, #3
 801135c:	b29b      	uxth	r3, r3
 801135e:	823b      	strh	r3, [r7, #16]
         ye-=3;
 8011360:	89fb      	ldrh	r3, [r7, #14]
 8011362:	3b03      	subs	r3, #3
 8011364:	b29b      	uxth	r3, r3
 8011366:	81fb      	strh	r3, [r7, #14]
      }
      /* Show title bar? */
      if ( wnd->style & WND_STYLE_SHOW_TITLE )
 8011368:	687b      	ldr	r3, [r7, #4]
 801136a:	7d9b      	ldrb	r3, [r3, #22]
 801136c:	f003 0302 	and.w	r3, r3, #2
 8011370:	2b00      	cmp	r3, #0
 8011372:	d01a      	beq.n	80113aa <_UG_WindowUpdate+0xce>
      {
         _UG_WindowDrawTitle( wnd );
 8011374:	6878      	ldr	r0, [r7, #4]
 8011376:	f7ff ff07 	bl	8011188 <_UG_WindowDrawTitle>
         ys += wnd->title.height+1;
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8011380:	b29a      	uxth	r2, r3
 8011382:	8a7b      	ldrh	r3, [r7, #18]
 8011384:	4413      	add	r3, r2
 8011386:	b29b      	uxth	r3, r3
 8011388:	3301      	adds	r3, #1
 801138a:	b29b      	uxth	r3, r3
 801138c:	827b      	strh	r3, [r7, #18]
         if ( wnd->state & WND_STATE_REDRAW_TITLE )
 801138e:	687b      	ldr	r3, [r7, #4]
 8011390:	7a1b      	ldrb	r3, [r3, #8]
 8011392:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011396:	2b00      	cmp	r3, #0
 8011398:	d007      	beq.n	80113aa <_UG_WindowUpdate+0xce>
         {
            wnd->state &= ~WND_STATE_REDRAW_TITLE;
 801139a:	687b      	ldr	r3, [r7, #4]
 801139c:	7a1b      	ldrb	r3, [r3, #8]
 801139e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80113a2:	b2da      	uxtb	r2, r3
 80113a4:	687b      	ldr	r3, [r7, #4]
 80113a6:	721a      	strb	r2, [r3, #8]
            return;
 80113a8:	e04e      	b.n	8011448 <_UG_WindowUpdate+0x16c>
         }
      }
      /* Draw window area? */
      UG_FillFrame(xs,ys,xe,ye,wnd->bc);
 80113aa:	687b      	ldr	r3, [r7, #4]
 80113ac:	899b      	ldrh	r3, [r3, #12]
 80113ae:	f9b7 400e 	ldrsh.w	r4, [r7, #14]
 80113b2:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80113b6:	f9b7 1012 	ldrsh.w	r1, [r7, #18]
 80113ba:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 80113be:	9300      	str	r3, [sp, #0]
 80113c0:	4623      	mov	r3, r4
 80113c2:	f7fe fa3d 	bl	800f840 <UG_FillFrame>

      /* Force each object to be updated! */
      objcnt = wnd->objcnt;
 80113c6:	687b      	ldr	r3, [r7, #4]
 80113c8:	781b      	ldrb	r3, [r3, #0]
 80113ca:	81bb      	strh	r3, [r7, #12]
      for(i=0; i<objcnt; i++)
 80113cc:	2300      	movs	r3, #0
 80113ce:	82fb      	strh	r3, [r7, #22]
 80113d0:	e021      	b.n	8011416 <_UG_WindowUpdate+0x13a>
      {
         obj = (UG_OBJECT*)&wnd->objlst[i];
 80113d2:	687b      	ldr	r3, [r7, #4]
 80113d4:	685a      	ldr	r2, [r3, #4]
 80113d6:	8afb      	ldrh	r3, [r7, #22]
 80113d8:	015b      	lsls	r3, r3, #5
 80113da:	4413      	add	r3, r2
 80113dc:	60bb      	str	r3, [r7, #8]
         if ( !(obj->state & OBJ_STATE_FREE) && (obj->state & OBJ_STATE_VALID) && (obj->state & OBJ_STATE_VISIBLE) ) obj->state |= (OBJ_STATE_UPDATE | OBJ_STATE_REDRAW);
 80113de:	68bb      	ldr	r3, [r7, #8]
 80113e0:	781b      	ldrb	r3, [r3, #0]
 80113e2:	f003 0301 	and.w	r3, r3, #1
 80113e6:	2b00      	cmp	r3, #0
 80113e8:	d112      	bne.n	8011410 <_UG_WindowUpdate+0x134>
 80113ea:	68bb      	ldr	r3, [r7, #8]
 80113ec:	781b      	ldrb	r3, [r3, #0]
 80113ee:	f003 0302 	and.w	r3, r3, #2
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	d00c      	beq.n	8011410 <_UG_WindowUpdate+0x134>
 80113f6:	68bb      	ldr	r3, [r7, #8]
 80113f8:	781b      	ldrb	r3, [r3, #0]
 80113fa:	f003 0308 	and.w	r3, r3, #8
 80113fe:	2b00      	cmp	r3, #0
 8011400:	d006      	beq.n	8011410 <_UG_WindowUpdate+0x134>
 8011402:	68bb      	ldr	r3, [r7, #8]
 8011404:	781b      	ldrb	r3, [r3, #0]
 8011406:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 801140a:	b2da      	uxtb	r2, r3
 801140c:	68bb      	ldr	r3, [r7, #8]
 801140e:	701a      	strb	r2, [r3, #0]
      for(i=0; i<objcnt; i++)
 8011410:	8afb      	ldrh	r3, [r7, #22]
 8011412:	3301      	adds	r3, #1
 8011414:	82fb      	strh	r3, [r7, #22]
 8011416:	8afa      	ldrh	r2, [r7, #22]
 8011418:	89bb      	ldrh	r3, [r7, #12]
 801141a:	429a      	cmp	r2, r3
 801141c:	d3d9      	bcc.n	80113d2 <_UG_WindowUpdate+0xf6>
 801141e:	e013      	b.n	8011448 <_UG_WindowUpdate+0x16c>
      }
   }
   else
   {
      UG_FillFrame(wnd->xs,wnd->xs,wnd->xe,wnd->ye,gui->desktop_color);
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 8011426:	687b      	ldr	r3, [r7, #4]
 8011428:	f9b3 100e 	ldrsh.w	r1, [r3, #14]
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 8011432:	687b      	ldr	r3, [r7, #4]
 8011434:	f9b3 4014 	ldrsh.w	r4, [r3, #20]
 8011438:	4b06      	ldr	r3, [pc, #24]	; (8011454 <_UG_WindowUpdate+0x178>)
 801143a:	681b      	ldr	r3, [r3, #0]
 801143c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011440:	9300      	str	r3, [sp, #0]
 8011442:	4623      	mov	r3, r4
 8011444:	f7fe f9fc 	bl	800f840 <UG_FillFrame>
   }
}
 8011448:	371c      	adds	r7, #28
 801144a:	46bd      	mov	sp, r7
 801144c:	bd90      	pop	{r4, r7, pc}
 801144e:	bf00      	nop
 8011450:	080188e0 	.word	0x080188e0
 8011454:	200025f8 	.word	0x200025f8

08011458 <__cvt>:
 8011458:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801145c:	ec55 4b10 	vmov	r4, r5, d0
 8011460:	2d00      	cmp	r5, #0
 8011462:	460e      	mov	r6, r1
 8011464:	4619      	mov	r1, r3
 8011466:	462b      	mov	r3, r5
 8011468:	bfbb      	ittet	lt
 801146a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801146e:	461d      	movlt	r5, r3
 8011470:	2300      	movge	r3, #0
 8011472:	232d      	movlt	r3, #45	; 0x2d
 8011474:	700b      	strb	r3, [r1, #0]
 8011476:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011478:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 801147c:	4691      	mov	r9, r2
 801147e:	f023 0820 	bic.w	r8, r3, #32
 8011482:	bfbc      	itt	lt
 8011484:	4622      	movlt	r2, r4
 8011486:	4614      	movlt	r4, r2
 8011488:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801148c:	d005      	beq.n	801149a <__cvt+0x42>
 801148e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8011492:	d100      	bne.n	8011496 <__cvt+0x3e>
 8011494:	3601      	adds	r6, #1
 8011496:	2102      	movs	r1, #2
 8011498:	e000      	b.n	801149c <__cvt+0x44>
 801149a:	2103      	movs	r1, #3
 801149c:	ab03      	add	r3, sp, #12
 801149e:	9301      	str	r3, [sp, #4]
 80114a0:	ab02      	add	r3, sp, #8
 80114a2:	9300      	str	r3, [sp, #0]
 80114a4:	ec45 4b10 	vmov	d0, r4, r5
 80114a8:	4653      	mov	r3, sl
 80114aa:	4632      	mov	r2, r6
 80114ac:	f001 f88c 	bl	80125c8 <_dtoa_r>
 80114b0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80114b4:	4607      	mov	r7, r0
 80114b6:	d102      	bne.n	80114be <__cvt+0x66>
 80114b8:	f019 0f01 	tst.w	r9, #1
 80114bc:	d022      	beq.n	8011504 <__cvt+0xac>
 80114be:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80114c2:	eb07 0906 	add.w	r9, r7, r6
 80114c6:	d110      	bne.n	80114ea <__cvt+0x92>
 80114c8:	783b      	ldrb	r3, [r7, #0]
 80114ca:	2b30      	cmp	r3, #48	; 0x30
 80114cc:	d10a      	bne.n	80114e4 <__cvt+0x8c>
 80114ce:	2200      	movs	r2, #0
 80114d0:	2300      	movs	r3, #0
 80114d2:	4620      	mov	r0, r4
 80114d4:	4629      	mov	r1, r5
 80114d6:	f7ef fb1f 	bl	8000b18 <__aeabi_dcmpeq>
 80114da:	b918      	cbnz	r0, 80114e4 <__cvt+0x8c>
 80114dc:	f1c6 0601 	rsb	r6, r6, #1
 80114e0:	f8ca 6000 	str.w	r6, [sl]
 80114e4:	f8da 3000 	ldr.w	r3, [sl]
 80114e8:	4499      	add	r9, r3
 80114ea:	2200      	movs	r2, #0
 80114ec:	2300      	movs	r3, #0
 80114ee:	4620      	mov	r0, r4
 80114f0:	4629      	mov	r1, r5
 80114f2:	f7ef fb11 	bl	8000b18 <__aeabi_dcmpeq>
 80114f6:	b108      	cbz	r0, 80114fc <__cvt+0xa4>
 80114f8:	f8cd 900c 	str.w	r9, [sp, #12]
 80114fc:	2230      	movs	r2, #48	; 0x30
 80114fe:	9b03      	ldr	r3, [sp, #12]
 8011500:	454b      	cmp	r3, r9
 8011502:	d307      	bcc.n	8011514 <__cvt+0xbc>
 8011504:	9b03      	ldr	r3, [sp, #12]
 8011506:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011508:	1bdb      	subs	r3, r3, r7
 801150a:	4638      	mov	r0, r7
 801150c:	6013      	str	r3, [r2, #0]
 801150e:	b004      	add	sp, #16
 8011510:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011514:	1c59      	adds	r1, r3, #1
 8011516:	9103      	str	r1, [sp, #12]
 8011518:	701a      	strb	r2, [r3, #0]
 801151a:	e7f0      	b.n	80114fe <__cvt+0xa6>

0801151c <__exponent>:
 801151c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801151e:	4603      	mov	r3, r0
 8011520:	2900      	cmp	r1, #0
 8011522:	bfb8      	it	lt
 8011524:	4249      	neglt	r1, r1
 8011526:	f803 2b02 	strb.w	r2, [r3], #2
 801152a:	bfb4      	ite	lt
 801152c:	222d      	movlt	r2, #45	; 0x2d
 801152e:	222b      	movge	r2, #43	; 0x2b
 8011530:	2909      	cmp	r1, #9
 8011532:	7042      	strb	r2, [r0, #1]
 8011534:	dd2a      	ble.n	801158c <__exponent+0x70>
 8011536:	f10d 0207 	add.w	r2, sp, #7
 801153a:	4617      	mov	r7, r2
 801153c:	260a      	movs	r6, #10
 801153e:	4694      	mov	ip, r2
 8011540:	fb91 f5f6 	sdiv	r5, r1, r6
 8011544:	fb06 1415 	mls	r4, r6, r5, r1
 8011548:	3430      	adds	r4, #48	; 0x30
 801154a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 801154e:	460c      	mov	r4, r1
 8011550:	2c63      	cmp	r4, #99	; 0x63
 8011552:	f102 32ff 	add.w	r2, r2, #4294967295
 8011556:	4629      	mov	r1, r5
 8011558:	dcf1      	bgt.n	801153e <__exponent+0x22>
 801155a:	3130      	adds	r1, #48	; 0x30
 801155c:	f1ac 0402 	sub.w	r4, ip, #2
 8011560:	f802 1c01 	strb.w	r1, [r2, #-1]
 8011564:	1c41      	adds	r1, r0, #1
 8011566:	4622      	mov	r2, r4
 8011568:	42ba      	cmp	r2, r7
 801156a:	d30a      	bcc.n	8011582 <__exponent+0x66>
 801156c:	f10d 0209 	add.w	r2, sp, #9
 8011570:	eba2 020c 	sub.w	r2, r2, ip
 8011574:	42bc      	cmp	r4, r7
 8011576:	bf88      	it	hi
 8011578:	2200      	movhi	r2, #0
 801157a:	4413      	add	r3, r2
 801157c:	1a18      	subs	r0, r3, r0
 801157e:	b003      	add	sp, #12
 8011580:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011582:	f812 5b01 	ldrb.w	r5, [r2], #1
 8011586:	f801 5f01 	strb.w	r5, [r1, #1]!
 801158a:	e7ed      	b.n	8011568 <__exponent+0x4c>
 801158c:	2330      	movs	r3, #48	; 0x30
 801158e:	3130      	adds	r1, #48	; 0x30
 8011590:	7083      	strb	r3, [r0, #2]
 8011592:	70c1      	strb	r1, [r0, #3]
 8011594:	1d03      	adds	r3, r0, #4
 8011596:	e7f1      	b.n	801157c <__exponent+0x60>

08011598 <_printf_float>:
 8011598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801159c:	ed2d 8b02 	vpush	{d8}
 80115a0:	b08d      	sub	sp, #52	; 0x34
 80115a2:	460c      	mov	r4, r1
 80115a4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80115a8:	4616      	mov	r6, r2
 80115aa:	461f      	mov	r7, r3
 80115ac:	4605      	mov	r5, r0
 80115ae:	f000 fef7 	bl	80123a0 <_localeconv_r>
 80115b2:	f8d0 a000 	ldr.w	sl, [r0]
 80115b6:	4650      	mov	r0, sl
 80115b8:	f7ee fe82 	bl	80002c0 <strlen>
 80115bc:	2300      	movs	r3, #0
 80115be:	930a      	str	r3, [sp, #40]	; 0x28
 80115c0:	6823      	ldr	r3, [r4, #0]
 80115c2:	9305      	str	r3, [sp, #20]
 80115c4:	f8d8 3000 	ldr.w	r3, [r8]
 80115c8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80115cc:	3307      	adds	r3, #7
 80115ce:	f023 0307 	bic.w	r3, r3, #7
 80115d2:	f103 0208 	add.w	r2, r3, #8
 80115d6:	f8c8 2000 	str.w	r2, [r8]
 80115da:	e9d3 8900 	ldrd	r8, r9, [r3]
 80115de:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80115e2:	9307      	str	r3, [sp, #28]
 80115e4:	f8cd 8018 	str.w	r8, [sp, #24]
 80115e8:	ee08 0a10 	vmov	s16, r0
 80115ec:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80115f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80115f4:	4b9e      	ldr	r3, [pc, #632]	; (8011870 <_printf_float+0x2d8>)
 80115f6:	f04f 32ff 	mov.w	r2, #4294967295
 80115fa:	f7ef fabf 	bl	8000b7c <__aeabi_dcmpun>
 80115fe:	bb88      	cbnz	r0, 8011664 <_printf_float+0xcc>
 8011600:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011604:	4b9a      	ldr	r3, [pc, #616]	; (8011870 <_printf_float+0x2d8>)
 8011606:	f04f 32ff 	mov.w	r2, #4294967295
 801160a:	f7ef fa99 	bl	8000b40 <__aeabi_dcmple>
 801160e:	bb48      	cbnz	r0, 8011664 <_printf_float+0xcc>
 8011610:	2200      	movs	r2, #0
 8011612:	2300      	movs	r3, #0
 8011614:	4640      	mov	r0, r8
 8011616:	4649      	mov	r1, r9
 8011618:	f7ef fa88 	bl	8000b2c <__aeabi_dcmplt>
 801161c:	b110      	cbz	r0, 8011624 <_printf_float+0x8c>
 801161e:	232d      	movs	r3, #45	; 0x2d
 8011620:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011624:	4a93      	ldr	r2, [pc, #588]	; (8011874 <_printf_float+0x2dc>)
 8011626:	4b94      	ldr	r3, [pc, #592]	; (8011878 <_printf_float+0x2e0>)
 8011628:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 801162c:	bf94      	ite	ls
 801162e:	4690      	movls	r8, r2
 8011630:	4698      	movhi	r8, r3
 8011632:	2303      	movs	r3, #3
 8011634:	6123      	str	r3, [r4, #16]
 8011636:	9b05      	ldr	r3, [sp, #20]
 8011638:	f023 0304 	bic.w	r3, r3, #4
 801163c:	6023      	str	r3, [r4, #0]
 801163e:	f04f 0900 	mov.w	r9, #0
 8011642:	9700      	str	r7, [sp, #0]
 8011644:	4633      	mov	r3, r6
 8011646:	aa0b      	add	r2, sp, #44	; 0x2c
 8011648:	4621      	mov	r1, r4
 801164a:	4628      	mov	r0, r5
 801164c:	f000 f9da 	bl	8011a04 <_printf_common>
 8011650:	3001      	adds	r0, #1
 8011652:	f040 8090 	bne.w	8011776 <_printf_float+0x1de>
 8011656:	f04f 30ff 	mov.w	r0, #4294967295
 801165a:	b00d      	add	sp, #52	; 0x34
 801165c:	ecbd 8b02 	vpop	{d8}
 8011660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011664:	4642      	mov	r2, r8
 8011666:	464b      	mov	r3, r9
 8011668:	4640      	mov	r0, r8
 801166a:	4649      	mov	r1, r9
 801166c:	f7ef fa86 	bl	8000b7c <__aeabi_dcmpun>
 8011670:	b140      	cbz	r0, 8011684 <_printf_float+0xec>
 8011672:	464b      	mov	r3, r9
 8011674:	2b00      	cmp	r3, #0
 8011676:	bfbc      	itt	lt
 8011678:	232d      	movlt	r3, #45	; 0x2d
 801167a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801167e:	4a7f      	ldr	r2, [pc, #508]	; (801187c <_printf_float+0x2e4>)
 8011680:	4b7f      	ldr	r3, [pc, #508]	; (8011880 <_printf_float+0x2e8>)
 8011682:	e7d1      	b.n	8011628 <_printf_float+0x90>
 8011684:	6863      	ldr	r3, [r4, #4]
 8011686:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801168a:	9206      	str	r2, [sp, #24]
 801168c:	1c5a      	adds	r2, r3, #1
 801168e:	d13f      	bne.n	8011710 <_printf_float+0x178>
 8011690:	2306      	movs	r3, #6
 8011692:	6063      	str	r3, [r4, #4]
 8011694:	9b05      	ldr	r3, [sp, #20]
 8011696:	6861      	ldr	r1, [r4, #4]
 8011698:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 801169c:	2300      	movs	r3, #0
 801169e:	9303      	str	r3, [sp, #12]
 80116a0:	ab0a      	add	r3, sp, #40	; 0x28
 80116a2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80116a6:	ab09      	add	r3, sp, #36	; 0x24
 80116a8:	ec49 8b10 	vmov	d0, r8, r9
 80116ac:	9300      	str	r3, [sp, #0]
 80116ae:	6022      	str	r2, [r4, #0]
 80116b0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80116b4:	4628      	mov	r0, r5
 80116b6:	f7ff fecf 	bl	8011458 <__cvt>
 80116ba:	9b06      	ldr	r3, [sp, #24]
 80116bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80116be:	2b47      	cmp	r3, #71	; 0x47
 80116c0:	4680      	mov	r8, r0
 80116c2:	d108      	bne.n	80116d6 <_printf_float+0x13e>
 80116c4:	1cc8      	adds	r0, r1, #3
 80116c6:	db02      	blt.n	80116ce <_printf_float+0x136>
 80116c8:	6863      	ldr	r3, [r4, #4]
 80116ca:	4299      	cmp	r1, r3
 80116cc:	dd41      	ble.n	8011752 <_printf_float+0x1ba>
 80116ce:	f1ab 0302 	sub.w	r3, fp, #2
 80116d2:	fa5f fb83 	uxtb.w	fp, r3
 80116d6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80116da:	d820      	bhi.n	801171e <_printf_float+0x186>
 80116dc:	3901      	subs	r1, #1
 80116de:	465a      	mov	r2, fp
 80116e0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80116e4:	9109      	str	r1, [sp, #36]	; 0x24
 80116e6:	f7ff ff19 	bl	801151c <__exponent>
 80116ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80116ec:	1813      	adds	r3, r2, r0
 80116ee:	2a01      	cmp	r2, #1
 80116f0:	4681      	mov	r9, r0
 80116f2:	6123      	str	r3, [r4, #16]
 80116f4:	dc02      	bgt.n	80116fc <_printf_float+0x164>
 80116f6:	6822      	ldr	r2, [r4, #0]
 80116f8:	07d2      	lsls	r2, r2, #31
 80116fa:	d501      	bpl.n	8011700 <_printf_float+0x168>
 80116fc:	3301      	adds	r3, #1
 80116fe:	6123      	str	r3, [r4, #16]
 8011700:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8011704:	2b00      	cmp	r3, #0
 8011706:	d09c      	beq.n	8011642 <_printf_float+0xaa>
 8011708:	232d      	movs	r3, #45	; 0x2d
 801170a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801170e:	e798      	b.n	8011642 <_printf_float+0xaa>
 8011710:	9a06      	ldr	r2, [sp, #24]
 8011712:	2a47      	cmp	r2, #71	; 0x47
 8011714:	d1be      	bne.n	8011694 <_printf_float+0xfc>
 8011716:	2b00      	cmp	r3, #0
 8011718:	d1bc      	bne.n	8011694 <_printf_float+0xfc>
 801171a:	2301      	movs	r3, #1
 801171c:	e7b9      	b.n	8011692 <_printf_float+0xfa>
 801171e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8011722:	d118      	bne.n	8011756 <_printf_float+0x1be>
 8011724:	2900      	cmp	r1, #0
 8011726:	6863      	ldr	r3, [r4, #4]
 8011728:	dd0b      	ble.n	8011742 <_printf_float+0x1aa>
 801172a:	6121      	str	r1, [r4, #16]
 801172c:	b913      	cbnz	r3, 8011734 <_printf_float+0x19c>
 801172e:	6822      	ldr	r2, [r4, #0]
 8011730:	07d0      	lsls	r0, r2, #31
 8011732:	d502      	bpl.n	801173a <_printf_float+0x1a2>
 8011734:	3301      	adds	r3, #1
 8011736:	440b      	add	r3, r1
 8011738:	6123      	str	r3, [r4, #16]
 801173a:	65a1      	str	r1, [r4, #88]	; 0x58
 801173c:	f04f 0900 	mov.w	r9, #0
 8011740:	e7de      	b.n	8011700 <_printf_float+0x168>
 8011742:	b913      	cbnz	r3, 801174a <_printf_float+0x1b2>
 8011744:	6822      	ldr	r2, [r4, #0]
 8011746:	07d2      	lsls	r2, r2, #31
 8011748:	d501      	bpl.n	801174e <_printf_float+0x1b6>
 801174a:	3302      	adds	r3, #2
 801174c:	e7f4      	b.n	8011738 <_printf_float+0x1a0>
 801174e:	2301      	movs	r3, #1
 8011750:	e7f2      	b.n	8011738 <_printf_float+0x1a0>
 8011752:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8011756:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011758:	4299      	cmp	r1, r3
 801175a:	db05      	blt.n	8011768 <_printf_float+0x1d0>
 801175c:	6823      	ldr	r3, [r4, #0]
 801175e:	6121      	str	r1, [r4, #16]
 8011760:	07d8      	lsls	r0, r3, #31
 8011762:	d5ea      	bpl.n	801173a <_printf_float+0x1a2>
 8011764:	1c4b      	adds	r3, r1, #1
 8011766:	e7e7      	b.n	8011738 <_printf_float+0x1a0>
 8011768:	2900      	cmp	r1, #0
 801176a:	bfd4      	ite	le
 801176c:	f1c1 0202 	rsble	r2, r1, #2
 8011770:	2201      	movgt	r2, #1
 8011772:	4413      	add	r3, r2
 8011774:	e7e0      	b.n	8011738 <_printf_float+0x1a0>
 8011776:	6823      	ldr	r3, [r4, #0]
 8011778:	055a      	lsls	r2, r3, #21
 801177a:	d407      	bmi.n	801178c <_printf_float+0x1f4>
 801177c:	6923      	ldr	r3, [r4, #16]
 801177e:	4642      	mov	r2, r8
 8011780:	4631      	mov	r1, r6
 8011782:	4628      	mov	r0, r5
 8011784:	47b8      	blx	r7
 8011786:	3001      	adds	r0, #1
 8011788:	d12c      	bne.n	80117e4 <_printf_float+0x24c>
 801178a:	e764      	b.n	8011656 <_printf_float+0xbe>
 801178c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011790:	f240 80e0 	bls.w	8011954 <_printf_float+0x3bc>
 8011794:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011798:	2200      	movs	r2, #0
 801179a:	2300      	movs	r3, #0
 801179c:	f7ef f9bc 	bl	8000b18 <__aeabi_dcmpeq>
 80117a0:	2800      	cmp	r0, #0
 80117a2:	d034      	beq.n	801180e <_printf_float+0x276>
 80117a4:	4a37      	ldr	r2, [pc, #220]	; (8011884 <_printf_float+0x2ec>)
 80117a6:	2301      	movs	r3, #1
 80117a8:	4631      	mov	r1, r6
 80117aa:	4628      	mov	r0, r5
 80117ac:	47b8      	blx	r7
 80117ae:	3001      	adds	r0, #1
 80117b0:	f43f af51 	beq.w	8011656 <_printf_float+0xbe>
 80117b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80117b8:	429a      	cmp	r2, r3
 80117ba:	db02      	blt.n	80117c2 <_printf_float+0x22a>
 80117bc:	6823      	ldr	r3, [r4, #0]
 80117be:	07d8      	lsls	r0, r3, #31
 80117c0:	d510      	bpl.n	80117e4 <_printf_float+0x24c>
 80117c2:	ee18 3a10 	vmov	r3, s16
 80117c6:	4652      	mov	r2, sl
 80117c8:	4631      	mov	r1, r6
 80117ca:	4628      	mov	r0, r5
 80117cc:	47b8      	blx	r7
 80117ce:	3001      	adds	r0, #1
 80117d0:	f43f af41 	beq.w	8011656 <_printf_float+0xbe>
 80117d4:	f04f 0800 	mov.w	r8, #0
 80117d8:	f104 091a 	add.w	r9, r4, #26
 80117dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80117de:	3b01      	subs	r3, #1
 80117e0:	4543      	cmp	r3, r8
 80117e2:	dc09      	bgt.n	80117f8 <_printf_float+0x260>
 80117e4:	6823      	ldr	r3, [r4, #0]
 80117e6:	079b      	lsls	r3, r3, #30
 80117e8:	f100 8107 	bmi.w	80119fa <_printf_float+0x462>
 80117ec:	68e0      	ldr	r0, [r4, #12]
 80117ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80117f0:	4298      	cmp	r0, r3
 80117f2:	bfb8      	it	lt
 80117f4:	4618      	movlt	r0, r3
 80117f6:	e730      	b.n	801165a <_printf_float+0xc2>
 80117f8:	2301      	movs	r3, #1
 80117fa:	464a      	mov	r2, r9
 80117fc:	4631      	mov	r1, r6
 80117fe:	4628      	mov	r0, r5
 8011800:	47b8      	blx	r7
 8011802:	3001      	adds	r0, #1
 8011804:	f43f af27 	beq.w	8011656 <_printf_float+0xbe>
 8011808:	f108 0801 	add.w	r8, r8, #1
 801180c:	e7e6      	b.n	80117dc <_printf_float+0x244>
 801180e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011810:	2b00      	cmp	r3, #0
 8011812:	dc39      	bgt.n	8011888 <_printf_float+0x2f0>
 8011814:	4a1b      	ldr	r2, [pc, #108]	; (8011884 <_printf_float+0x2ec>)
 8011816:	2301      	movs	r3, #1
 8011818:	4631      	mov	r1, r6
 801181a:	4628      	mov	r0, r5
 801181c:	47b8      	blx	r7
 801181e:	3001      	adds	r0, #1
 8011820:	f43f af19 	beq.w	8011656 <_printf_float+0xbe>
 8011824:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8011828:	4313      	orrs	r3, r2
 801182a:	d102      	bne.n	8011832 <_printf_float+0x29a>
 801182c:	6823      	ldr	r3, [r4, #0]
 801182e:	07d9      	lsls	r1, r3, #31
 8011830:	d5d8      	bpl.n	80117e4 <_printf_float+0x24c>
 8011832:	ee18 3a10 	vmov	r3, s16
 8011836:	4652      	mov	r2, sl
 8011838:	4631      	mov	r1, r6
 801183a:	4628      	mov	r0, r5
 801183c:	47b8      	blx	r7
 801183e:	3001      	adds	r0, #1
 8011840:	f43f af09 	beq.w	8011656 <_printf_float+0xbe>
 8011844:	f04f 0900 	mov.w	r9, #0
 8011848:	f104 0a1a 	add.w	sl, r4, #26
 801184c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801184e:	425b      	negs	r3, r3
 8011850:	454b      	cmp	r3, r9
 8011852:	dc01      	bgt.n	8011858 <_printf_float+0x2c0>
 8011854:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011856:	e792      	b.n	801177e <_printf_float+0x1e6>
 8011858:	2301      	movs	r3, #1
 801185a:	4652      	mov	r2, sl
 801185c:	4631      	mov	r1, r6
 801185e:	4628      	mov	r0, r5
 8011860:	47b8      	blx	r7
 8011862:	3001      	adds	r0, #1
 8011864:	f43f aef7 	beq.w	8011656 <_printf_float+0xbe>
 8011868:	f109 0901 	add.w	r9, r9, #1
 801186c:	e7ee      	b.n	801184c <_printf_float+0x2b4>
 801186e:	bf00      	nop
 8011870:	7fefffff 	.word	0x7fefffff
 8011874:	080188f8 	.word	0x080188f8
 8011878:	080188fc 	.word	0x080188fc
 801187c:	08018900 	.word	0x08018900
 8011880:	08018904 	.word	0x08018904
 8011884:	08018908 	.word	0x08018908
 8011888:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801188a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801188c:	429a      	cmp	r2, r3
 801188e:	bfa8      	it	ge
 8011890:	461a      	movge	r2, r3
 8011892:	2a00      	cmp	r2, #0
 8011894:	4691      	mov	r9, r2
 8011896:	dc37      	bgt.n	8011908 <_printf_float+0x370>
 8011898:	f04f 0b00 	mov.w	fp, #0
 801189c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80118a0:	f104 021a 	add.w	r2, r4, #26
 80118a4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80118a6:	9305      	str	r3, [sp, #20]
 80118a8:	eba3 0309 	sub.w	r3, r3, r9
 80118ac:	455b      	cmp	r3, fp
 80118ae:	dc33      	bgt.n	8011918 <_printf_float+0x380>
 80118b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80118b4:	429a      	cmp	r2, r3
 80118b6:	db3b      	blt.n	8011930 <_printf_float+0x398>
 80118b8:	6823      	ldr	r3, [r4, #0]
 80118ba:	07da      	lsls	r2, r3, #31
 80118bc:	d438      	bmi.n	8011930 <_printf_float+0x398>
 80118be:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80118c2:	eba2 0903 	sub.w	r9, r2, r3
 80118c6:	9b05      	ldr	r3, [sp, #20]
 80118c8:	1ad2      	subs	r2, r2, r3
 80118ca:	4591      	cmp	r9, r2
 80118cc:	bfa8      	it	ge
 80118ce:	4691      	movge	r9, r2
 80118d0:	f1b9 0f00 	cmp.w	r9, #0
 80118d4:	dc35      	bgt.n	8011942 <_printf_float+0x3aa>
 80118d6:	f04f 0800 	mov.w	r8, #0
 80118da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80118de:	f104 0a1a 	add.w	sl, r4, #26
 80118e2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80118e6:	1a9b      	subs	r3, r3, r2
 80118e8:	eba3 0309 	sub.w	r3, r3, r9
 80118ec:	4543      	cmp	r3, r8
 80118ee:	f77f af79 	ble.w	80117e4 <_printf_float+0x24c>
 80118f2:	2301      	movs	r3, #1
 80118f4:	4652      	mov	r2, sl
 80118f6:	4631      	mov	r1, r6
 80118f8:	4628      	mov	r0, r5
 80118fa:	47b8      	blx	r7
 80118fc:	3001      	adds	r0, #1
 80118fe:	f43f aeaa 	beq.w	8011656 <_printf_float+0xbe>
 8011902:	f108 0801 	add.w	r8, r8, #1
 8011906:	e7ec      	b.n	80118e2 <_printf_float+0x34a>
 8011908:	4613      	mov	r3, r2
 801190a:	4631      	mov	r1, r6
 801190c:	4642      	mov	r2, r8
 801190e:	4628      	mov	r0, r5
 8011910:	47b8      	blx	r7
 8011912:	3001      	adds	r0, #1
 8011914:	d1c0      	bne.n	8011898 <_printf_float+0x300>
 8011916:	e69e      	b.n	8011656 <_printf_float+0xbe>
 8011918:	2301      	movs	r3, #1
 801191a:	4631      	mov	r1, r6
 801191c:	4628      	mov	r0, r5
 801191e:	9205      	str	r2, [sp, #20]
 8011920:	47b8      	blx	r7
 8011922:	3001      	adds	r0, #1
 8011924:	f43f ae97 	beq.w	8011656 <_printf_float+0xbe>
 8011928:	9a05      	ldr	r2, [sp, #20]
 801192a:	f10b 0b01 	add.w	fp, fp, #1
 801192e:	e7b9      	b.n	80118a4 <_printf_float+0x30c>
 8011930:	ee18 3a10 	vmov	r3, s16
 8011934:	4652      	mov	r2, sl
 8011936:	4631      	mov	r1, r6
 8011938:	4628      	mov	r0, r5
 801193a:	47b8      	blx	r7
 801193c:	3001      	adds	r0, #1
 801193e:	d1be      	bne.n	80118be <_printf_float+0x326>
 8011940:	e689      	b.n	8011656 <_printf_float+0xbe>
 8011942:	9a05      	ldr	r2, [sp, #20]
 8011944:	464b      	mov	r3, r9
 8011946:	4442      	add	r2, r8
 8011948:	4631      	mov	r1, r6
 801194a:	4628      	mov	r0, r5
 801194c:	47b8      	blx	r7
 801194e:	3001      	adds	r0, #1
 8011950:	d1c1      	bne.n	80118d6 <_printf_float+0x33e>
 8011952:	e680      	b.n	8011656 <_printf_float+0xbe>
 8011954:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011956:	2a01      	cmp	r2, #1
 8011958:	dc01      	bgt.n	801195e <_printf_float+0x3c6>
 801195a:	07db      	lsls	r3, r3, #31
 801195c:	d53a      	bpl.n	80119d4 <_printf_float+0x43c>
 801195e:	2301      	movs	r3, #1
 8011960:	4642      	mov	r2, r8
 8011962:	4631      	mov	r1, r6
 8011964:	4628      	mov	r0, r5
 8011966:	47b8      	blx	r7
 8011968:	3001      	adds	r0, #1
 801196a:	f43f ae74 	beq.w	8011656 <_printf_float+0xbe>
 801196e:	ee18 3a10 	vmov	r3, s16
 8011972:	4652      	mov	r2, sl
 8011974:	4631      	mov	r1, r6
 8011976:	4628      	mov	r0, r5
 8011978:	47b8      	blx	r7
 801197a:	3001      	adds	r0, #1
 801197c:	f43f ae6b 	beq.w	8011656 <_printf_float+0xbe>
 8011980:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011984:	2200      	movs	r2, #0
 8011986:	2300      	movs	r3, #0
 8011988:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 801198c:	f7ef f8c4 	bl	8000b18 <__aeabi_dcmpeq>
 8011990:	b9d8      	cbnz	r0, 80119ca <_printf_float+0x432>
 8011992:	f10a 33ff 	add.w	r3, sl, #4294967295
 8011996:	f108 0201 	add.w	r2, r8, #1
 801199a:	4631      	mov	r1, r6
 801199c:	4628      	mov	r0, r5
 801199e:	47b8      	blx	r7
 80119a0:	3001      	adds	r0, #1
 80119a2:	d10e      	bne.n	80119c2 <_printf_float+0x42a>
 80119a4:	e657      	b.n	8011656 <_printf_float+0xbe>
 80119a6:	2301      	movs	r3, #1
 80119a8:	4652      	mov	r2, sl
 80119aa:	4631      	mov	r1, r6
 80119ac:	4628      	mov	r0, r5
 80119ae:	47b8      	blx	r7
 80119b0:	3001      	adds	r0, #1
 80119b2:	f43f ae50 	beq.w	8011656 <_printf_float+0xbe>
 80119b6:	f108 0801 	add.w	r8, r8, #1
 80119ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80119bc:	3b01      	subs	r3, #1
 80119be:	4543      	cmp	r3, r8
 80119c0:	dcf1      	bgt.n	80119a6 <_printf_float+0x40e>
 80119c2:	464b      	mov	r3, r9
 80119c4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80119c8:	e6da      	b.n	8011780 <_printf_float+0x1e8>
 80119ca:	f04f 0800 	mov.w	r8, #0
 80119ce:	f104 0a1a 	add.w	sl, r4, #26
 80119d2:	e7f2      	b.n	80119ba <_printf_float+0x422>
 80119d4:	2301      	movs	r3, #1
 80119d6:	4642      	mov	r2, r8
 80119d8:	e7df      	b.n	801199a <_printf_float+0x402>
 80119da:	2301      	movs	r3, #1
 80119dc:	464a      	mov	r2, r9
 80119de:	4631      	mov	r1, r6
 80119e0:	4628      	mov	r0, r5
 80119e2:	47b8      	blx	r7
 80119e4:	3001      	adds	r0, #1
 80119e6:	f43f ae36 	beq.w	8011656 <_printf_float+0xbe>
 80119ea:	f108 0801 	add.w	r8, r8, #1
 80119ee:	68e3      	ldr	r3, [r4, #12]
 80119f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80119f2:	1a5b      	subs	r3, r3, r1
 80119f4:	4543      	cmp	r3, r8
 80119f6:	dcf0      	bgt.n	80119da <_printf_float+0x442>
 80119f8:	e6f8      	b.n	80117ec <_printf_float+0x254>
 80119fa:	f04f 0800 	mov.w	r8, #0
 80119fe:	f104 0919 	add.w	r9, r4, #25
 8011a02:	e7f4      	b.n	80119ee <_printf_float+0x456>

08011a04 <_printf_common>:
 8011a04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011a08:	4616      	mov	r6, r2
 8011a0a:	4699      	mov	r9, r3
 8011a0c:	688a      	ldr	r2, [r1, #8]
 8011a0e:	690b      	ldr	r3, [r1, #16]
 8011a10:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011a14:	4293      	cmp	r3, r2
 8011a16:	bfb8      	it	lt
 8011a18:	4613      	movlt	r3, r2
 8011a1a:	6033      	str	r3, [r6, #0]
 8011a1c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011a20:	4607      	mov	r7, r0
 8011a22:	460c      	mov	r4, r1
 8011a24:	b10a      	cbz	r2, 8011a2a <_printf_common+0x26>
 8011a26:	3301      	adds	r3, #1
 8011a28:	6033      	str	r3, [r6, #0]
 8011a2a:	6823      	ldr	r3, [r4, #0]
 8011a2c:	0699      	lsls	r1, r3, #26
 8011a2e:	bf42      	ittt	mi
 8011a30:	6833      	ldrmi	r3, [r6, #0]
 8011a32:	3302      	addmi	r3, #2
 8011a34:	6033      	strmi	r3, [r6, #0]
 8011a36:	6825      	ldr	r5, [r4, #0]
 8011a38:	f015 0506 	ands.w	r5, r5, #6
 8011a3c:	d106      	bne.n	8011a4c <_printf_common+0x48>
 8011a3e:	f104 0a19 	add.w	sl, r4, #25
 8011a42:	68e3      	ldr	r3, [r4, #12]
 8011a44:	6832      	ldr	r2, [r6, #0]
 8011a46:	1a9b      	subs	r3, r3, r2
 8011a48:	42ab      	cmp	r3, r5
 8011a4a:	dc26      	bgt.n	8011a9a <_printf_common+0x96>
 8011a4c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011a50:	1e13      	subs	r3, r2, #0
 8011a52:	6822      	ldr	r2, [r4, #0]
 8011a54:	bf18      	it	ne
 8011a56:	2301      	movne	r3, #1
 8011a58:	0692      	lsls	r2, r2, #26
 8011a5a:	d42b      	bmi.n	8011ab4 <_printf_common+0xb0>
 8011a5c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011a60:	4649      	mov	r1, r9
 8011a62:	4638      	mov	r0, r7
 8011a64:	47c0      	blx	r8
 8011a66:	3001      	adds	r0, #1
 8011a68:	d01e      	beq.n	8011aa8 <_printf_common+0xa4>
 8011a6a:	6823      	ldr	r3, [r4, #0]
 8011a6c:	6922      	ldr	r2, [r4, #16]
 8011a6e:	f003 0306 	and.w	r3, r3, #6
 8011a72:	2b04      	cmp	r3, #4
 8011a74:	bf02      	ittt	eq
 8011a76:	68e5      	ldreq	r5, [r4, #12]
 8011a78:	6833      	ldreq	r3, [r6, #0]
 8011a7a:	1aed      	subeq	r5, r5, r3
 8011a7c:	68a3      	ldr	r3, [r4, #8]
 8011a7e:	bf0c      	ite	eq
 8011a80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011a84:	2500      	movne	r5, #0
 8011a86:	4293      	cmp	r3, r2
 8011a88:	bfc4      	itt	gt
 8011a8a:	1a9b      	subgt	r3, r3, r2
 8011a8c:	18ed      	addgt	r5, r5, r3
 8011a8e:	2600      	movs	r6, #0
 8011a90:	341a      	adds	r4, #26
 8011a92:	42b5      	cmp	r5, r6
 8011a94:	d11a      	bne.n	8011acc <_printf_common+0xc8>
 8011a96:	2000      	movs	r0, #0
 8011a98:	e008      	b.n	8011aac <_printf_common+0xa8>
 8011a9a:	2301      	movs	r3, #1
 8011a9c:	4652      	mov	r2, sl
 8011a9e:	4649      	mov	r1, r9
 8011aa0:	4638      	mov	r0, r7
 8011aa2:	47c0      	blx	r8
 8011aa4:	3001      	adds	r0, #1
 8011aa6:	d103      	bne.n	8011ab0 <_printf_common+0xac>
 8011aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8011aac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011ab0:	3501      	adds	r5, #1
 8011ab2:	e7c6      	b.n	8011a42 <_printf_common+0x3e>
 8011ab4:	18e1      	adds	r1, r4, r3
 8011ab6:	1c5a      	adds	r2, r3, #1
 8011ab8:	2030      	movs	r0, #48	; 0x30
 8011aba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011abe:	4422      	add	r2, r4
 8011ac0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011ac4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011ac8:	3302      	adds	r3, #2
 8011aca:	e7c7      	b.n	8011a5c <_printf_common+0x58>
 8011acc:	2301      	movs	r3, #1
 8011ace:	4622      	mov	r2, r4
 8011ad0:	4649      	mov	r1, r9
 8011ad2:	4638      	mov	r0, r7
 8011ad4:	47c0      	blx	r8
 8011ad6:	3001      	adds	r0, #1
 8011ad8:	d0e6      	beq.n	8011aa8 <_printf_common+0xa4>
 8011ada:	3601      	adds	r6, #1
 8011adc:	e7d9      	b.n	8011a92 <_printf_common+0x8e>
	...

08011ae0 <_printf_i>:
 8011ae0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011ae4:	7e0f      	ldrb	r7, [r1, #24]
 8011ae6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011ae8:	2f78      	cmp	r7, #120	; 0x78
 8011aea:	4691      	mov	r9, r2
 8011aec:	4680      	mov	r8, r0
 8011aee:	460c      	mov	r4, r1
 8011af0:	469a      	mov	sl, r3
 8011af2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8011af6:	d807      	bhi.n	8011b08 <_printf_i+0x28>
 8011af8:	2f62      	cmp	r7, #98	; 0x62
 8011afa:	d80a      	bhi.n	8011b12 <_printf_i+0x32>
 8011afc:	2f00      	cmp	r7, #0
 8011afe:	f000 80d4 	beq.w	8011caa <_printf_i+0x1ca>
 8011b02:	2f58      	cmp	r7, #88	; 0x58
 8011b04:	f000 80c0 	beq.w	8011c88 <_printf_i+0x1a8>
 8011b08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011b0c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011b10:	e03a      	b.n	8011b88 <_printf_i+0xa8>
 8011b12:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011b16:	2b15      	cmp	r3, #21
 8011b18:	d8f6      	bhi.n	8011b08 <_printf_i+0x28>
 8011b1a:	a101      	add	r1, pc, #4	; (adr r1, 8011b20 <_printf_i+0x40>)
 8011b1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011b20:	08011b79 	.word	0x08011b79
 8011b24:	08011b8d 	.word	0x08011b8d
 8011b28:	08011b09 	.word	0x08011b09
 8011b2c:	08011b09 	.word	0x08011b09
 8011b30:	08011b09 	.word	0x08011b09
 8011b34:	08011b09 	.word	0x08011b09
 8011b38:	08011b8d 	.word	0x08011b8d
 8011b3c:	08011b09 	.word	0x08011b09
 8011b40:	08011b09 	.word	0x08011b09
 8011b44:	08011b09 	.word	0x08011b09
 8011b48:	08011b09 	.word	0x08011b09
 8011b4c:	08011c91 	.word	0x08011c91
 8011b50:	08011bb9 	.word	0x08011bb9
 8011b54:	08011c4b 	.word	0x08011c4b
 8011b58:	08011b09 	.word	0x08011b09
 8011b5c:	08011b09 	.word	0x08011b09
 8011b60:	08011cb3 	.word	0x08011cb3
 8011b64:	08011b09 	.word	0x08011b09
 8011b68:	08011bb9 	.word	0x08011bb9
 8011b6c:	08011b09 	.word	0x08011b09
 8011b70:	08011b09 	.word	0x08011b09
 8011b74:	08011c53 	.word	0x08011c53
 8011b78:	682b      	ldr	r3, [r5, #0]
 8011b7a:	1d1a      	adds	r2, r3, #4
 8011b7c:	681b      	ldr	r3, [r3, #0]
 8011b7e:	602a      	str	r2, [r5, #0]
 8011b80:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011b84:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011b88:	2301      	movs	r3, #1
 8011b8a:	e09f      	b.n	8011ccc <_printf_i+0x1ec>
 8011b8c:	6820      	ldr	r0, [r4, #0]
 8011b8e:	682b      	ldr	r3, [r5, #0]
 8011b90:	0607      	lsls	r7, r0, #24
 8011b92:	f103 0104 	add.w	r1, r3, #4
 8011b96:	6029      	str	r1, [r5, #0]
 8011b98:	d501      	bpl.n	8011b9e <_printf_i+0xbe>
 8011b9a:	681e      	ldr	r6, [r3, #0]
 8011b9c:	e003      	b.n	8011ba6 <_printf_i+0xc6>
 8011b9e:	0646      	lsls	r6, r0, #25
 8011ba0:	d5fb      	bpl.n	8011b9a <_printf_i+0xba>
 8011ba2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8011ba6:	2e00      	cmp	r6, #0
 8011ba8:	da03      	bge.n	8011bb2 <_printf_i+0xd2>
 8011baa:	232d      	movs	r3, #45	; 0x2d
 8011bac:	4276      	negs	r6, r6
 8011bae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011bb2:	485a      	ldr	r0, [pc, #360]	; (8011d1c <_printf_i+0x23c>)
 8011bb4:	230a      	movs	r3, #10
 8011bb6:	e012      	b.n	8011bde <_printf_i+0xfe>
 8011bb8:	682b      	ldr	r3, [r5, #0]
 8011bba:	6820      	ldr	r0, [r4, #0]
 8011bbc:	1d19      	adds	r1, r3, #4
 8011bbe:	6029      	str	r1, [r5, #0]
 8011bc0:	0605      	lsls	r5, r0, #24
 8011bc2:	d501      	bpl.n	8011bc8 <_printf_i+0xe8>
 8011bc4:	681e      	ldr	r6, [r3, #0]
 8011bc6:	e002      	b.n	8011bce <_printf_i+0xee>
 8011bc8:	0641      	lsls	r1, r0, #25
 8011bca:	d5fb      	bpl.n	8011bc4 <_printf_i+0xe4>
 8011bcc:	881e      	ldrh	r6, [r3, #0]
 8011bce:	4853      	ldr	r0, [pc, #332]	; (8011d1c <_printf_i+0x23c>)
 8011bd0:	2f6f      	cmp	r7, #111	; 0x6f
 8011bd2:	bf0c      	ite	eq
 8011bd4:	2308      	moveq	r3, #8
 8011bd6:	230a      	movne	r3, #10
 8011bd8:	2100      	movs	r1, #0
 8011bda:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011bde:	6865      	ldr	r5, [r4, #4]
 8011be0:	60a5      	str	r5, [r4, #8]
 8011be2:	2d00      	cmp	r5, #0
 8011be4:	bfa2      	ittt	ge
 8011be6:	6821      	ldrge	r1, [r4, #0]
 8011be8:	f021 0104 	bicge.w	r1, r1, #4
 8011bec:	6021      	strge	r1, [r4, #0]
 8011bee:	b90e      	cbnz	r6, 8011bf4 <_printf_i+0x114>
 8011bf0:	2d00      	cmp	r5, #0
 8011bf2:	d04b      	beq.n	8011c8c <_printf_i+0x1ac>
 8011bf4:	4615      	mov	r5, r2
 8011bf6:	fbb6 f1f3 	udiv	r1, r6, r3
 8011bfa:	fb03 6711 	mls	r7, r3, r1, r6
 8011bfe:	5dc7      	ldrb	r7, [r0, r7]
 8011c00:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011c04:	4637      	mov	r7, r6
 8011c06:	42bb      	cmp	r3, r7
 8011c08:	460e      	mov	r6, r1
 8011c0a:	d9f4      	bls.n	8011bf6 <_printf_i+0x116>
 8011c0c:	2b08      	cmp	r3, #8
 8011c0e:	d10b      	bne.n	8011c28 <_printf_i+0x148>
 8011c10:	6823      	ldr	r3, [r4, #0]
 8011c12:	07de      	lsls	r6, r3, #31
 8011c14:	d508      	bpl.n	8011c28 <_printf_i+0x148>
 8011c16:	6923      	ldr	r3, [r4, #16]
 8011c18:	6861      	ldr	r1, [r4, #4]
 8011c1a:	4299      	cmp	r1, r3
 8011c1c:	bfde      	ittt	le
 8011c1e:	2330      	movle	r3, #48	; 0x30
 8011c20:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011c24:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011c28:	1b52      	subs	r2, r2, r5
 8011c2a:	6122      	str	r2, [r4, #16]
 8011c2c:	f8cd a000 	str.w	sl, [sp]
 8011c30:	464b      	mov	r3, r9
 8011c32:	aa03      	add	r2, sp, #12
 8011c34:	4621      	mov	r1, r4
 8011c36:	4640      	mov	r0, r8
 8011c38:	f7ff fee4 	bl	8011a04 <_printf_common>
 8011c3c:	3001      	adds	r0, #1
 8011c3e:	d14a      	bne.n	8011cd6 <_printf_i+0x1f6>
 8011c40:	f04f 30ff 	mov.w	r0, #4294967295
 8011c44:	b004      	add	sp, #16
 8011c46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c4a:	6823      	ldr	r3, [r4, #0]
 8011c4c:	f043 0320 	orr.w	r3, r3, #32
 8011c50:	6023      	str	r3, [r4, #0]
 8011c52:	4833      	ldr	r0, [pc, #204]	; (8011d20 <_printf_i+0x240>)
 8011c54:	2778      	movs	r7, #120	; 0x78
 8011c56:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8011c5a:	6823      	ldr	r3, [r4, #0]
 8011c5c:	6829      	ldr	r1, [r5, #0]
 8011c5e:	061f      	lsls	r7, r3, #24
 8011c60:	f851 6b04 	ldr.w	r6, [r1], #4
 8011c64:	d402      	bmi.n	8011c6c <_printf_i+0x18c>
 8011c66:	065f      	lsls	r7, r3, #25
 8011c68:	bf48      	it	mi
 8011c6a:	b2b6      	uxthmi	r6, r6
 8011c6c:	07df      	lsls	r7, r3, #31
 8011c6e:	bf48      	it	mi
 8011c70:	f043 0320 	orrmi.w	r3, r3, #32
 8011c74:	6029      	str	r1, [r5, #0]
 8011c76:	bf48      	it	mi
 8011c78:	6023      	strmi	r3, [r4, #0]
 8011c7a:	b91e      	cbnz	r6, 8011c84 <_printf_i+0x1a4>
 8011c7c:	6823      	ldr	r3, [r4, #0]
 8011c7e:	f023 0320 	bic.w	r3, r3, #32
 8011c82:	6023      	str	r3, [r4, #0]
 8011c84:	2310      	movs	r3, #16
 8011c86:	e7a7      	b.n	8011bd8 <_printf_i+0xf8>
 8011c88:	4824      	ldr	r0, [pc, #144]	; (8011d1c <_printf_i+0x23c>)
 8011c8a:	e7e4      	b.n	8011c56 <_printf_i+0x176>
 8011c8c:	4615      	mov	r5, r2
 8011c8e:	e7bd      	b.n	8011c0c <_printf_i+0x12c>
 8011c90:	682b      	ldr	r3, [r5, #0]
 8011c92:	6826      	ldr	r6, [r4, #0]
 8011c94:	6961      	ldr	r1, [r4, #20]
 8011c96:	1d18      	adds	r0, r3, #4
 8011c98:	6028      	str	r0, [r5, #0]
 8011c9a:	0635      	lsls	r5, r6, #24
 8011c9c:	681b      	ldr	r3, [r3, #0]
 8011c9e:	d501      	bpl.n	8011ca4 <_printf_i+0x1c4>
 8011ca0:	6019      	str	r1, [r3, #0]
 8011ca2:	e002      	b.n	8011caa <_printf_i+0x1ca>
 8011ca4:	0670      	lsls	r0, r6, #25
 8011ca6:	d5fb      	bpl.n	8011ca0 <_printf_i+0x1c0>
 8011ca8:	8019      	strh	r1, [r3, #0]
 8011caa:	2300      	movs	r3, #0
 8011cac:	6123      	str	r3, [r4, #16]
 8011cae:	4615      	mov	r5, r2
 8011cb0:	e7bc      	b.n	8011c2c <_printf_i+0x14c>
 8011cb2:	682b      	ldr	r3, [r5, #0]
 8011cb4:	1d1a      	adds	r2, r3, #4
 8011cb6:	602a      	str	r2, [r5, #0]
 8011cb8:	681d      	ldr	r5, [r3, #0]
 8011cba:	6862      	ldr	r2, [r4, #4]
 8011cbc:	2100      	movs	r1, #0
 8011cbe:	4628      	mov	r0, r5
 8011cc0:	f7ee faae 	bl	8000220 <memchr>
 8011cc4:	b108      	cbz	r0, 8011cca <_printf_i+0x1ea>
 8011cc6:	1b40      	subs	r0, r0, r5
 8011cc8:	6060      	str	r0, [r4, #4]
 8011cca:	6863      	ldr	r3, [r4, #4]
 8011ccc:	6123      	str	r3, [r4, #16]
 8011cce:	2300      	movs	r3, #0
 8011cd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011cd4:	e7aa      	b.n	8011c2c <_printf_i+0x14c>
 8011cd6:	6923      	ldr	r3, [r4, #16]
 8011cd8:	462a      	mov	r2, r5
 8011cda:	4649      	mov	r1, r9
 8011cdc:	4640      	mov	r0, r8
 8011cde:	47d0      	blx	sl
 8011ce0:	3001      	adds	r0, #1
 8011ce2:	d0ad      	beq.n	8011c40 <_printf_i+0x160>
 8011ce4:	6823      	ldr	r3, [r4, #0]
 8011ce6:	079b      	lsls	r3, r3, #30
 8011ce8:	d413      	bmi.n	8011d12 <_printf_i+0x232>
 8011cea:	68e0      	ldr	r0, [r4, #12]
 8011cec:	9b03      	ldr	r3, [sp, #12]
 8011cee:	4298      	cmp	r0, r3
 8011cf0:	bfb8      	it	lt
 8011cf2:	4618      	movlt	r0, r3
 8011cf4:	e7a6      	b.n	8011c44 <_printf_i+0x164>
 8011cf6:	2301      	movs	r3, #1
 8011cf8:	4632      	mov	r2, r6
 8011cfa:	4649      	mov	r1, r9
 8011cfc:	4640      	mov	r0, r8
 8011cfe:	47d0      	blx	sl
 8011d00:	3001      	adds	r0, #1
 8011d02:	d09d      	beq.n	8011c40 <_printf_i+0x160>
 8011d04:	3501      	adds	r5, #1
 8011d06:	68e3      	ldr	r3, [r4, #12]
 8011d08:	9903      	ldr	r1, [sp, #12]
 8011d0a:	1a5b      	subs	r3, r3, r1
 8011d0c:	42ab      	cmp	r3, r5
 8011d0e:	dcf2      	bgt.n	8011cf6 <_printf_i+0x216>
 8011d10:	e7eb      	b.n	8011cea <_printf_i+0x20a>
 8011d12:	2500      	movs	r5, #0
 8011d14:	f104 0619 	add.w	r6, r4, #25
 8011d18:	e7f5      	b.n	8011d06 <_printf_i+0x226>
 8011d1a:	bf00      	nop
 8011d1c:	0801890a 	.word	0x0801890a
 8011d20:	0801891b 	.word	0x0801891b

08011d24 <_scanf_float>:
 8011d24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d28:	b087      	sub	sp, #28
 8011d2a:	4617      	mov	r7, r2
 8011d2c:	9303      	str	r3, [sp, #12]
 8011d2e:	688b      	ldr	r3, [r1, #8]
 8011d30:	1e5a      	subs	r2, r3, #1
 8011d32:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8011d36:	bf83      	ittte	hi
 8011d38:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8011d3c:	195b      	addhi	r3, r3, r5
 8011d3e:	9302      	strhi	r3, [sp, #8]
 8011d40:	2300      	movls	r3, #0
 8011d42:	bf86      	itte	hi
 8011d44:	f240 135d 	movwhi	r3, #349	; 0x15d
 8011d48:	608b      	strhi	r3, [r1, #8]
 8011d4a:	9302      	strls	r3, [sp, #8]
 8011d4c:	680b      	ldr	r3, [r1, #0]
 8011d4e:	468b      	mov	fp, r1
 8011d50:	2500      	movs	r5, #0
 8011d52:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8011d56:	f84b 3b1c 	str.w	r3, [fp], #28
 8011d5a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8011d5e:	4680      	mov	r8, r0
 8011d60:	460c      	mov	r4, r1
 8011d62:	465e      	mov	r6, fp
 8011d64:	46aa      	mov	sl, r5
 8011d66:	46a9      	mov	r9, r5
 8011d68:	9501      	str	r5, [sp, #4]
 8011d6a:	68a2      	ldr	r2, [r4, #8]
 8011d6c:	b152      	cbz	r2, 8011d84 <_scanf_float+0x60>
 8011d6e:	683b      	ldr	r3, [r7, #0]
 8011d70:	781b      	ldrb	r3, [r3, #0]
 8011d72:	2b4e      	cmp	r3, #78	; 0x4e
 8011d74:	d864      	bhi.n	8011e40 <_scanf_float+0x11c>
 8011d76:	2b40      	cmp	r3, #64	; 0x40
 8011d78:	d83c      	bhi.n	8011df4 <_scanf_float+0xd0>
 8011d7a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8011d7e:	b2c8      	uxtb	r0, r1
 8011d80:	280e      	cmp	r0, #14
 8011d82:	d93a      	bls.n	8011dfa <_scanf_float+0xd6>
 8011d84:	f1b9 0f00 	cmp.w	r9, #0
 8011d88:	d003      	beq.n	8011d92 <_scanf_float+0x6e>
 8011d8a:	6823      	ldr	r3, [r4, #0]
 8011d8c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8011d90:	6023      	str	r3, [r4, #0]
 8011d92:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011d96:	f1ba 0f01 	cmp.w	sl, #1
 8011d9a:	f200 8113 	bhi.w	8011fc4 <_scanf_float+0x2a0>
 8011d9e:	455e      	cmp	r6, fp
 8011da0:	f200 8105 	bhi.w	8011fae <_scanf_float+0x28a>
 8011da4:	2501      	movs	r5, #1
 8011da6:	4628      	mov	r0, r5
 8011da8:	b007      	add	sp, #28
 8011daa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011dae:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8011db2:	2a0d      	cmp	r2, #13
 8011db4:	d8e6      	bhi.n	8011d84 <_scanf_float+0x60>
 8011db6:	a101      	add	r1, pc, #4	; (adr r1, 8011dbc <_scanf_float+0x98>)
 8011db8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8011dbc:	08011efb 	.word	0x08011efb
 8011dc0:	08011d85 	.word	0x08011d85
 8011dc4:	08011d85 	.word	0x08011d85
 8011dc8:	08011d85 	.word	0x08011d85
 8011dcc:	08011f5b 	.word	0x08011f5b
 8011dd0:	08011f33 	.word	0x08011f33
 8011dd4:	08011d85 	.word	0x08011d85
 8011dd8:	08011d85 	.word	0x08011d85
 8011ddc:	08011f09 	.word	0x08011f09
 8011de0:	08011d85 	.word	0x08011d85
 8011de4:	08011d85 	.word	0x08011d85
 8011de8:	08011d85 	.word	0x08011d85
 8011dec:	08011d85 	.word	0x08011d85
 8011df0:	08011ec1 	.word	0x08011ec1
 8011df4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8011df8:	e7db      	b.n	8011db2 <_scanf_float+0x8e>
 8011dfa:	290e      	cmp	r1, #14
 8011dfc:	d8c2      	bhi.n	8011d84 <_scanf_float+0x60>
 8011dfe:	a001      	add	r0, pc, #4	; (adr r0, 8011e04 <_scanf_float+0xe0>)
 8011e00:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8011e04:	08011eb3 	.word	0x08011eb3
 8011e08:	08011d85 	.word	0x08011d85
 8011e0c:	08011eb3 	.word	0x08011eb3
 8011e10:	08011f47 	.word	0x08011f47
 8011e14:	08011d85 	.word	0x08011d85
 8011e18:	08011e61 	.word	0x08011e61
 8011e1c:	08011e9d 	.word	0x08011e9d
 8011e20:	08011e9d 	.word	0x08011e9d
 8011e24:	08011e9d 	.word	0x08011e9d
 8011e28:	08011e9d 	.word	0x08011e9d
 8011e2c:	08011e9d 	.word	0x08011e9d
 8011e30:	08011e9d 	.word	0x08011e9d
 8011e34:	08011e9d 	.word	0x08011e9d
 8011e38:	08011e9d 	.word	0x08011e9d
 8011e3c:	08011e9d 	.word	0x08011e9d
 8011e40:	2b6e      	cmp	r3, #110	; 0x6e
 8011e42:	d809      	bhi.n	8011e58 <_scanf_float+0x134>
 8011e44:	2b60      	cmp	r3, #96	; 0x60
 8011e46:	d8b2      	bhi.n	8011dae <_scanf_float+0x8a>
 8011e48:	2b54      	cmp	r3, #84	; 0x54
 8011e4a:	d077      	beq.n	8011f3c <_scanf_float+0x218>
 8011e4c:	2b59      	cmp	r3, #89	; 0x59
 8011e4e:	d199      	bne.n	8011d84 <_scanf_float+0x60>
 8011e50:	2d07      	cmp	r5, #7
 8011e52:	d197      	bne.n	8011d84 <_scanf_float+0x60>
 8011e54:	2508      	movs	r5, #8
 8011e56:	e029      	b.n	8011eac <_scanf_float+0x188>
 8011e58:	2b74      	cmp	r3, #116	; 0x74
 8011e5a:	d06f      	beq.n	8011f3c <_scanf_float+0x218>
 8011e5c:	2b79      	cmp	r3, #121	; 0x79
 8011e5e:	e7f6      	b.n	8011e4e <_scanf_float+0x12a>
 8011e60:	6821      	ldr	r1, [r4, #0]
 8011e62:	05c8      	lsls	r0, r1, #23
 8011e64:	d51a      	bpl.n	8011e9c <_scanf_float+0x178>
 8011e66:	9b02      	ldr	r3, [sp, #8]
 8011e68:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8011e6c:	6021      	str	r1, [r4, #0]
 8011e6e:	f109 0901 	add.w	r9, r9, #1
 8011e72:	b11b      	cbz	r3, 8011e7c <_scanf_float+0x158>
 8011e74:	3b01      	subs	r3, #1
 8011e76:	3201      	adds	r2, #1
 8011e78:	9302      	str	r3, [sp, #8]
 8011e7a:	60a2      	str	r2, [r4, #8]
 8011e7c:	68a3      	ldr	r3, [r4, #8]
 8011e7e:	3b01      	subs	r3, #1
 8011e80:	60a3      	str	r3, [r4, #8]
 8011e82:	6923      	ldr	r3, [r4, #16]
 8011e84:	3301      	adds	r3, #1
 8011e86:	6123      	str	r3, [r4, #16]
 8011e88:	687b      	ldr	r3, [r7, #4]
 8011e8a:	3b01      	subs	r3, #1
 8011e8c:	2b00      	cmp	r3, #0
 8011e8e:	607b      	str	r3, [r7, #4]
 8011e90:	f340 8084 	ble.w	8011f9c <_scanf_float+0x278>
 8011e94:	683b      	ldr	r3, [r7, #0]
 8011e96:	3301      	adds	r3, #1
 8011e98:	603b      	str	r3, [r7, #0]
 8011e9a:	e766      	b.n	8011d6a <_scanf_float+0x46>
 8011e9c:	eb1a 0f05 	cmn.w	sl, r5
 8011ea0:	f47f af70 	bne.w	8011d84 <_scanf_float+0x60>
 8011ea4:	6822      	ldr	r2, [r4, #0]
 8011ea6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8011eaa:	6022      	str	r2, [r4, #0]
 8011eac:	f806 3b01 	strb.w	r3, [r6], #1
 8011eb0:	e7e4      	b.n	8011e7c <_scanf_float+0x158>
 8011eb2:	6822      	ldr	r2, [r4, #0]
 8011eb4:	0610      	lsls	r0, r2, #24
 8011eb6:	f57f af65 	bpl.w	8011d84 <_scanf_float+0x60>
 8011eba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8011ebe:	e7f4      	b.n	8011eaa <_scanf_float+0x186>
 8011ec0:	f1ba 0f00 	cmp.w	sl, #0
 8011ec4:	d10e      	bne.n	8011ee4 <_scanf_float+0x1c0>
 8011ec6:	f1b9 0f00 	cmp.w	r9, #0
 8011eca:	d10e      	bne.n	8011eea <_scanf_float+0x1c6>
 8011ecc:	6822      	ldr	r2, [r4, #0]
 8011ece:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8011ed2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8011ed6:	d108      	bne.n	8011eea <_scanf_float+0x1c6>
 8011ed8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8011edc:	6022      	str	r2, [r4, #0]
 8011ede:	f04f 0a01 	mov.w	sl, #1
 8011ee2:	e7e3      	b.n	8011eac <_scanf_float+0x188>
 8011ee4:	f1ba 0f02 	cmp.w	sl, #2
 8011ee8:	d055      	beq.n	8011f96 <_scanf_float+0x272>
 8011eea:	2d01      	cmp	r5, #1
 8011eec:	d002      	beq.n	8011ef4 <_scanf_float+0x1d0>
 8011eee:	2d04      	cmp	r5, #4
 8011ef0:	f47f af48 	bne.w	8011d84 <_scanf_float+0x60>
 8011ef4:	3501      	adds	r5, #1
 8011ef6:	b2ed      	uxtb	r5, r5
 8011ef8:	e7d8      	b.n	8011eac <_scanf_float+0x188>
 8011efa:	f1ba 0f01 	cmp.w	sl, #1
 8011efe:	f47f af41 	bne.w	8011d84 <_scanf_float+0x60>
 8011f02:	f04f 0a02 	mov.w	sl, #2
 8011f06:	e7d1      	b.n	8011eac <_scanf_float+0x188>
 8011f08:	b97d      	cbnz	r5, 8011f2a <_scanf_float+0x206>
 8011f0a:	f1b9 0f00 	cmp.w	r9, #0
 8011f0e:	f47f af3c 	bne.w	8011d8a <_scanf_float+0x66>
 8011f12:	6822      	ldr	r2, [r4, #0]
 8011f14:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8011f18:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8011f1c:	f47f af39 	bne.w	8011d92 <_scanf_float+0x6e>
 8011f20:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8011f24:	6022      	str	r2, [r4, #0]
 8011f26:	2501      	movs	r5, #1
 8011f28:	e7c0      	b.n	8011eac <_scanf_float+0x188>
 8011f2a:	2d03      	cmp	r5, #3
 8011f2c:	d0e2      	beq.n	8011ef4 <_scanf_float+0x1d0>
 8011f2e:	2d05      	cmp	r5, #5
 8011f30:	e7de      	b.n	8011ef0 <_scanf_float+0x1cc>
 8011f32:	2d02      	cmp	r5, #2
 8011f34:	f47f af26 	bne.w	8011d84 <_scanf_float+0x60>
 8011f38:	2503      	movs	r5, #3
 8011f3a:	e7b7      	b.n	8011eac <_scanf_float+0x188>
 8011f3c:	2d06      	cmp	r5, #6
 8011f3e:	f47f af21 	bne.w	8011d84 <_scanf_float+0x60>
 8011f42:	2507      	movs	r5, #7
 8011f44:	e7b2      	b.n	8011eac <_scanf_float+0x188>
 8011f46:	6822      	ldr	r2, [r4, #0]
 8011f48:	0591      	lsls	r1, r2, #22
 8011f4a:	f57f af1b 	bpl.w	8011d84 <_scanf_float+0x60>
 8011f4e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8011f52:	6022      	str	r2, [r4, #0]
 8011f54:	f8cd 9004 	str.w	r9, [sp, #4]
 8011f58:	e7a8      	b.n	8011eac <_scanf_float+0x188>
 8011f5a:	6822      	ldr	r2, [r4, #0]
 8011f5c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8011f60:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8011f64:	d006      	beq.n	8011f74 <_scanf_float+0x250>
 8011f66:	0550      	lsls	r0, r2, #21
 8011f68:	f57f af0c 	bpl.w	8011d84 <_scanf_float+0x60>
 8011f6c:	f1b9 0f00 	cmp.w	r9, #0
 8011f70:	f43f af0f 	beq.w	8011d92 <_scanf_float+0x6e>
 8011f74:	0591      	lsls	r1, r2, #22
 8011f76:	bf58      	it	pl
 8011f78:	9901      	ldrpl	r1, [sp, #4]
 8011f7a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8011f7e:	bf58      	it	pl
 8011f80:	eba9 0101 	subpl.w	r1, r9, r1
 8011f84:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8011f88:	bf58      	it	pl
 8011f8a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8011f8e:	6022      	str	r2, [r4, #0]
 8011f90:	f04f 0900 	mov.w	r9, #0
 8011f94:	e78a      	b.n	8011eac <_scanf_float+0x188>
 8011f96:	f04f 0a03 	mov.w	sl, #3
 8011f9a:	e787      	b.n	8011eac <_scanf_float+0x188>
 8011f9c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8011fa0:	4639      	mov	r1, r7
 8011fa2:	4640      	mov	r0, r8
 8011fa4:	4798      	blx	r3
 8011fa6:	2800      	cmp	r0, #0
 8011fa8:	f43f aedf 	beq.w	8011d6a <_scanf_float+0x46>
 8011fac:	e6ea      	b.n	8011d84 <_scanf_float+0x60>
 8011fae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8011fb2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011fb6:	463a      	mov	r2, r7
 8011fb8:	4640      	mov	r0, r8
 8011fba:	4798      	blx	r3
 8011fbc:	6923      	ldr	r3, [r4, #16]
 8011fbe:	3b01      	subs	r3, #1
 8011fc0:	6123      	str	r3, [r4, #16]
 8011fc2:	e6ec      	b.n	8011d9e <_scanf_float+0x7a>
 8011fc4:	1e6b      	subs	r3, r5, #1
 8011fc6:	2b06      	cmp	r3, #6
 8011fc8:	d825      	bhi.n	8012016 <_scanf_float+0x2f2>
 8011fca:	2d02      	cmp	r5, #2
 8011fcc:	d836      	bhi.n	801203c <_scanf_float+0x318>
 8011fce:	455e      	cmp	r6, fp
 8011fd0:	f67f aee8 	bls.w	8011da4 <_scanf_float+0x80>
 8011fd4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8011fd8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011fdc:	463a      	mov	r2, r7
 8011fde:	4640      	mov	r0, r8
 8011fe0:	4798      	blx	r3
 8011fe2:	6923      	ldr	r3, [r4, #16]
 8011fe4:	3b01      	subs	r3, #1
 8011fe6:	6123      	str	r3, [r4, #16]
 8011fe8:	e7f1      	b.n	8011fce <_scanf_float+0x2aa>
 8011fea:	9802      	ldr	r0, [sp, #8]
 8011fec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8011ff0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8011ff4:	9002      	str	r0, [sp, #8]
 8011ff6:	463a      	mov	r2, r7
 8011ff8:	4640      	mov	r0, r8
 8011ffa:	4798      	blx	r3
 8011ffc:	6923      	ldr	r3, [r4, #16]
 8011ffe:	3b01      	subs	r3, #1
 8012000:	6123      	str	r3, [r4, #16]
 8012002:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012006:	fa5f fa8a 	uxtb.w	sl, sl
 801200a:	f1ba 0f02 	cmp.w	sl, #2
 801200e:	d1ec      	bne.n	8011fea <_scanf_float+0x2c6>
 8012010:	3d03      	subs	r5, #3
 8012012:	b2ed      	uxtb	r5, r5
 8012014:	1b76      	subs	r6, r6, r5
 8012016:	6823      	ldr	r3, [r4, #0]
 8012018:	05da      	lsls	r2, r3, #23
 801201a:	d52f      	bpl.n	801207c <_scanf_float+0x358>
 801201c:	055b      	lsls	r3, r3, #21
 801201e:	d510      	bpl.n	8012042 <_scanf_float+0x31e>
 8012020:	455e      	cmp	r6, fp
 8012022:	f67f aebf 	bls.w	8011da4 <_scanf_float+0x80>
 8012026:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801202a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801202e:	463a      	mov	r2, r7
 8012030:	4640      	mov	r0, r8
 8012032:	4798      	blx	r3
 8012034:	6923      	ldr	r3, [r4, #16]
 8012036:	3b01      	subs	r3, #1
 8012038:	6123      	str	r3, [r4, #16]
 801203a:	e7f1      	b.n	8012020 <_scanf_float+0x2fc>
 801203c:	46aa      	mov	sl, r5
 801203e:	9602      	str	r6, [sp, #8]
 8012040:	e7df      	b.n	8012002 <_scanf_float+0x2de>
 8012042:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8012046:	6923      	ldr	r3, [r4, #16]
 8012048:	2965      	cmp	r1, #101	; 0x65
 801204a:	f103 33ff 	add.w	r3, r3, #4294967295
 801204e:	f106 35ff 	add.w	r5, r6, #4294967295
 8012052:	6123      	str	r3, [r4, #16]
 8012054:	d00c      	beq.n	8012070 <_scanf_float+0x34c>
 8012056:	2945      	cmp	r1, #69	; 0x45
 8012058:	d00a      	beq.n	8012070 <_scanf_float+0x34c>
 801205a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801205e:	463a      	mov	r2, r7
 8012060:	4640      	mov	r0, r8
 8012062:	4798      	blx	r3
 8012064:	6923      	ldr	r3, [r4, #16]
 8012066:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801206a:	3b01      	subs	r3, #1
 801206c:	1eb5      	subs	r5, r6, #2
 801206e:	6123      	str	r3, [r4, #16]
 8012070:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012074:	463a      	mov	r2, r7
 8012076:	4640      	mov	r0, r8
 8012078:	4798      	blx	r3
 801207a:	462e      	mov	r6, r5
 801207c:	6825      	ldr	r5, [r4, #0]
 801207e:	f015 0510 	ands.w	r5, r5, #16
 8012082:	d158      	bne.n	8012136 <_scanf_float+0x412>
 8012084:	7035      	strb	r5, [r6, #0]
 8012086:	6823      	ldr	r3, [r4, #0]
 8012088:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801208c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012090:	d11c      	bne.n	80120cc <_scanf_float+0x3a8>
 8012092:	9b01      	ldr	r3, [sp, #4]
 8012094:	454b      	cmp	r3, r9
 8012096:	eba3 0209 	sub.w	r2, r3, r9
 801209a:	d124      	bne.n	80120e6 <_scanf_float+0x3c2>
 801209c:	2200      	movs	r2, #0
 801209e:	4659      	mov	r1, fp
 80120a0:	4640      	mov	r0, r8
 80120a2:	f002 fc3d 	bl	8014920 <_strtod_r>
 80120a6:	9b03      	ldr	r3, [sp, #12]
 80120a8:	6821      	ldr	r1, [r4, #0]
 80120aa:	681b      	ldr	r3, [r3, #0]
 80120ac:	f011 0f02 	tst.w	r1, #2
 80120b0:	ec57 6b10 	vmov	r6, r7, d0
 80120b4:	f103 0204 	add.w	r2, r3, #4
 80120b8:	d020      	beq.n	80120fc <_scanf_float+0x3d8>
 80120ba:	9903      	ldr	r1, [sp, #12]
 80120bc:	600a      	str	r2, [r1, #0]
 80120be:	681b      	ldr	r3, [r3, #0]
 80120c0:	e9c3 6700 	strd	r6, r7, [r3]
 80120c4:	68e3      	ldr	r3, [r4, #12]
 80120c6:	3301      	adds	r3, #1
 80120c8:	60e3      	str	r3, [r4, #12]
 80120ca:	e66c      	b.n	8011da6 <_scanf_float+0x82>
 80120cc:	9b04      	ldr	r3, [sp, #16]
 80120ce:	2b00      	cmp	r3, #0
 80120d0:	d0e4      	beq.n	801209c <_scanf_float+0x378>
 80120d2:	9905      	ldr	r1, [sp, #20]
 80120d4:	230a      	movs	r3, #10
 80120d6:	462a      	mov	r2, r5
 80120d8:	3101      	adds	r1, #1
 80120da:	4640      	mov	r0, r8
 80120dc:	f002 fca8 	bl	8014a30 <_strtol_r>
 80120e0:	9b04      	ldr	r3, [sp, #16]
 80120e2:	9e05      	ldr	r6, [sp, #20]
 80120e4:	1ac2      	subs	r2, r0, r3
 80120e6:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80120ea:	429e      	cmp	r6, r3
 80120ec:	bf28      	it	cs
 80120ee:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80120f2:	4912      	ldr	r1, [pc, #72]	; (801213c <_scanf_float+0x418>)
 80120f4:	4630      	mov	r0, r6
 80120f6:	f000 f8e7 	bl	80122c8 <siprintf>
 80120fa:	e7cf      	b.n	801209c <_scanf_float+0x378>
 80120fc:	f011 0f04 	tst.w	r1, #4
 8012100:	9903      	ldr	r1, [sp, #12]
 8012102:	600a      	str	r2, [r1, #0]
 8012104:	d1db      	bne.n	80120be <_scanf_float+0x39a>
 8012106:	f8d3 8000 	ldr.w	r8, [r3]
 801210a:	ee10 2a10 	vmov	r2, s0
 801210e:	ee10 0a10 	vmov	r0, s0
 8012112:	463b      	mov	r3, r7
 8012114:	4639      	mov	r1, r7
 8012116:	f7ee fd31 	bl	8000b7c <__aeabi_dcmpun>
 801211a:	b128      	cbz	r0, 8012128 <_scanf_float+0x404>
 801211c:	4808      	ldr	r0, [pc, #32]	; (8012140 <_scanf_float+0x41c>)
 801211e:	f000 f9c5 	bl	80124ac <nanf>
 8012122:	ed88 0a00 	vstr	s0, [r8]
 8012126:	e7cd      	b.n	80120c4 <_scanf_float+0x3a0>
 8012128:	4630      	mov	r0, r6
 801212a:	4639      	mov	r1, r7
 801212c:	f7ee fd84 	bl	8000c38 <__aeabi_d2f>
 8012130:	f8c8 0000 	str.w	r0, [r8]
 8012134:	e7c6      	b.n	80120c4 <_scanf_float+0x3a0>
 8012136:	2500      	movs	r5, #0
 8012138:	e635      	b.n	8011da6 <_scanf_float+0x82>
 801213a:	bf00      	nop
 801213c:	0801892c 	.word	0x0801892c
 8012140:	08018cbd 	.word	0x08018cbd

08012144 <std>:
 8012144:	2300      	movs	r3, #0
 8012146:	b510      	push	{r4, lr}
 8012148:	4604      	mov	r4, r0
 801214a:	e9c0 3300 	strd	r3, r3, [r0]
 801214e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012152:	6083      	str	r3, [r0, #8]
 8012154:	8181      	strh	r1, [r0, #12]
 8012156:	6643      	str	r3, [r0, #100]	; 0x64
 8012158:	81c2      	strh	r2, [r0, #14]
 801215a:	6183      	str	r3, [r0, #24]
 801215c:	4619      	mov	r1, r3
 801215e:	2208      	movs	r2, #8
 8012160:	305c      	adds	r0, #92	; 0x5c
 8012162:	f000 f914 	bl	801238e <memset>
 8012166:	4b0d      	ldr	r3, [pc, #52]	; (801219c <std+0x58>)
 8012168:	6263      	str	r3, [r4, #36]	; 0x24
 801216a:	4b0d      	ldr	r3, [pc, #52]	; (80121a0 <std+0x5c>)
 801216c:	62a3      	str	r3, [r4, #40]	; 0x28
 801216e:	4b0d      	ldr	r3, [pc, #52]	; (80121a4 <std+0x60>)
 8012170:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012172:	4b0d      	ldr	r3, [pc, #52]	; (80121a8 <std+0x64>)
 8012174:	6323      	str	r3, [r4, #48]	; 0x30
 8012176:	4b0d      	ldr	r3, [pc, #52]	; (80121ac <std+0x68>)
 8012178:	6224      	str	r4, [r4, #32]
 801217a:	429c      	cmp	r4, r3
 801217c:	d006      	beq.n	801218c <std+0x48>
 801217e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8012182:	4294      	cmp	r4, r2
 8012184:	d002      	beq.n	801218c <std+0x48>
 8012186:	33d0      	adds	r3, #208	; 0xd0
 8012188:	429c      	cmp	r4, r3
 801218a:	d105      	bne.n	8012198 <std+0x54>
 801218c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8012190:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012194:	f000 b978 	b.w	8012488 <__retarget_lock_init_recursive>
 8012198:	bd10      	pop	{r4, pc}
 801219a:	bf00      	nop
 801219c:	08012309 	.word	0x08012309
 80121a0:	0801232b 	.word	0x0801232b
 80121a4:	08012363 	.word	0x08012363
 80121a8:	08012387 	.word	0x08012387
 80121ac:	20002614 	.word	0x20002614

080121b0 <stdio_exit_handler>:
 80121b0:	4a02      	ldr	r2, [pc, #8]	; (80121bc <stdio_exit_handler+0xc>)
 80121b2:	4903      	ldr	r1, [pc, #12]	; (80121c0 <stdio_exit_handler+0x10>)
 80121b4:	4803      	ldr	r0, [pc, #12]	; (80121c4 <stdio_exit_handler+0x14>)
 80121b6:	f000 b869 	b.w	801228c <_fwalk_sglue>
 80121ba:	bf00      	nop
 80121bc:	2000025c 	.word	0x2000025c
 80121c0:	08014df1 	.word	0x08014df1
 80121c4:	20000268 	.word	0x20000268

080121c8 <cleanup_stdio>:
 80121c8:	6841      	ldr	r1, [r0, #4]
 80121ca:	4b0c      	ldr	r3, [pc, #48]	; (80121fc <cleanup_stdio+0x34>)
 80121cc:	4299      	cmp	r1, r3
 80121ce:	b510      	push	{r4, lr}
 80121d0:	4604      	mov	r4, r0
 80121d2:	d001      	beq.n	80121d8 <cleanup_stdio+0x10>
 80121d4:	f002 fe0c 	bl	8014df0 <_fflush_r>
 80121d8:	68a1      	ldr	r1, [r4, #8]
 80121da:	4b09      	ldr	r3, [pc, #36]	; (8012200 <cleanup_stdio+0x38>)
 80121dc:	4299      	cmp	r1, r3
 80121de:	d002      	beq.n	80121e6 <cleanup_stdio+0x1e>
 80121e0:	4620      	mov	r0, r4
 80121e2:	f002 fe05 	bl	8014df0 <_fflush_r>
 80121e6:	68e1      	ldr	r1, [r4, #12]
 80121e8:	4b06      	ldr	r3, [pc, #24]	; (8012204 <cleanup_stdio+0x3c>)
 80121ea:	4299      	cmp	r1, r3
 80121ec:	d004      	beq.n	80121f8 <cleanup_stdio+0x30>
 80121ee:	4620      	mov	r0, r4
 80121f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80121f4:	f002 bdfc 	b.w	8014df0 <_fflush_r>
 80121f8:	bd10      	pop	{r4, pc}
 80121fa:	bf00      	nop
 80121fc:	20002614 	.word	0x20002614
 8012200:	2000267c 	.word	0x2000267c
 8012204:	200026e4 	.word	0x200026e4

08012208 <global_stdio_init.part.0>:
 8012208:	b510      	push	{r4, lr}
 801220a:	4b0b      	ldr	r3, [pc, #44]	; (8012238 <global_stdio_init.part.0+0x30>)
 801220c:	4c0b      	ldr	r4, [pc, #44]	; (801223c <global_stdio_init.part.0+0x34>)
 801220e:	4a0c      	ldr	r2, [pc, #48]	; (8012240 <global_stdio_init.part.0+0x38>)
 8012210:	601a      	str	r2, [r3, #0]
 8012212:	4620      	mov	r0, r4
 8012214:	2200      	movs	r2, #0
 8012216:	2104      	movs	r1, #4
 8012218:	f7ff ff94 	bl	8012144 <std>
 801221c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8012220:	2201      	movs	r2, #1
 8012222:	2109      	movs	r1, #9
 8012224:	f7ff ff8e 	bl	8012144 <std>
 8012228:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 801222c:	2202      	movs	r2, #2
 801222e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012232:	2112      	movs	r1, #18
 8012234:	f7ff bf86 	b.w	8012144 <std>
 8012238:	2000274c 	.word	0x2000274c
 801223c:	20002614 	.word	0x20002614
 8012240:	080121b1 	.word	0x080121b1

08012244 <__sfp_lock_acquire>:
 8012244:	4801      	ldr	r0, [pc, #4]	; (801224c <__sfp_lock_acquire+0x8>)
 8012246:	f000 b920 	b.w	801248a <__retarget_lock_acquire_recursive>
 801224a:	bf00      	nop
 801224c:	20002755 	.word	0x20002755

08012250 <__sfp_lock_release>:
 8012250:	4801      	ldr	r0, [pc, #4]	; (8012258 <__sfp_lock_release+0x8>)
 8012252:	f000 b91b 	b.w	801248c <__retarget_lock_release_recursive>
 8012256:	bf00      	nop
 8012258:	20002755 	.word	0x20002755

0801225c <__sinit>:
 801225c:	b510      	push	{r4, lr}
 801225e:	4604      	mov	r4, r0
 8012260:	f7ff fff0 	bl	8012244 <__sfp_lock_acquire>
 8012264:	6a23      	ldr	r3, [r4, #32]
 8012266:	b11b      	cbz	r3, 8012270 <__sinit+0x14>
 8012268:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801226c:	f7ff bff0 	b.w	8012250 <__sfp_lock_release>
 8012270:	4b04      	ldr	r3, [pc, #16]	; (8012284 <__sinit+0x28>)
 8012272:	6223      	str	r3, [r4, #32]
 8012274:	4b04      	ldr	r3, [pc, #16]	; (8012288 <__sinit+0x2c>)
 8012276:	681b      	ldr	r3, [r3, #0]
 8012278:	2b00      	cmp	r3, #0
 801227a:	d1f5      	bne.n	8012268 <__sinit+0xc>
 801227c:	f7ff ffc4 	bl	8012208 <global_stdio_init.part.0>
 8012280:	e7f2      	b.n	8012268 <__sinit+0xc>
 8012282:	bf00      	nop
 8012284:	080121c9 	.word	0x080121c9
 8012288:	2000274c 	.word	0x2000274c

0801228c <_fwalk_sglue>:
 801228c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012290:	4607      	mov	r7, r0
 8012292:	4688      	mov	r8, r1
 8012294:	4614      	mov	r4, r2
 8012296:	2600      	movs	r6, #0
 8012298:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801229c:	f1b9 0901 	subs.w	r9, r9, #1
 80122a0:	d505      	bpl.n	80122ae <_fwalk_sglue+0x22>
 80122a2:	6824      	ldr	r4, [r4, #0]
 80122a4:	2c00      	cmp	r4, #0
 80122a6:	d1f7      	bne.n	8012298 <_fwalk_sglue+0xc>
 80122a8:	4630      	mov	r0, r6
 80122aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80122ae:	89ab      	ldrh	r3, [r5, #12]
 80122b0:	2b01      	cmp	r3, #1
 80122b2:	d907      	bls.n	80122c4 <_fwalk_sglue+0x38>
 80122b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80122b8:	3301      	adds	r3, #1
 80122ba:	d003      	beq.n	80122c4 <_fwalk_sglue+0x38>
 80122bc:	4629      	mov	r1, r5
 80122be:	4638      	mov	r0, r7
 80122c0:	47c0      	blx	r8
 80122c2:	4306      	orrs	r6, r0
 80122c4:	3568      	adds	r5, #104	; 0x68
 80122c6:	e7e9      	b.n	801229c <_fwalk_sglue+0x10>

080122c8 <siprintf>:
 80122c8:	b40e      	push	{r1, r2, r3}
 80122ca:	b500      	push	{lr}
 80122cc:	b09c      	sub	sp, #112	; 0x70
 80122ce:	ab1d      	add	r3, sp, #116	; 0x74
 80122d0:	9002      	str	r0, [sp, #8]
 80122d2:	9006      	str	r0, [sp, #24]
 80122d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80122d8:	4809      	ldr	r0, [pc, #36]	; (8012300 <siprintf+0x38>)
 80122da:	9107      	str	r1, [sp, #28]
 80122dc:	9104      	str	r1, [sp, #16]
 80122de:	4909      	ldr	r1, [pc, #36]	; (8012304 <siprintf+0x3c>)
 80122e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80122e4:	9105      	str	r1, [sp, #20]
 80122e6:	6800      	ldr	r0, [r0, #0]
 80122e8:	9301      	str	r3, [sp, #4]
 80122ea:	a902      	add	r1, sp, #8
 80122ec:	f002 fbfc 	bl	8014ae8 <_svfiprintf_r>
 80122f0:	9b02      	ldr	r3, [sp, #8]
 80122f2:	2200      	movs	r2, #0
 80122f4:	701a      	strb	r2, [r3, #0]
 80122f6:	b01c      	add	sp, #112	; 0x70
 80122f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80122fc:	b003      	add	sp, #12
 80122fe:	4770      	bx	lr
 8012300:	200002b4 	.word	0x200002b4
 8012304:	ffff0208 	.word	0xffff0208

08012308 <__sread>:
 8012308:	b510      	push	{r4, lr}
 801230a:	460c      	mov	r4, r1
 801230c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012310:	f000 f86c 	bl	80123ec <_read_r>
 8012314:	2800      	cmp	r0, #0
 8012316:	bfab      	itete	ge
 8012318:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801231a:	89a3      	ldrhlt	r3, [r4, #12]
 801231c:	181b      	addge	r3, r3, r0
 801231e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012322:	bfac      	ite	ge
 8012324:	6563      	strge	r3, [r4, #84]	; 0x54
 8012326:	81a3      	strhlt	r3, [r4, #12]
 8012328:	bd10      	pop	{r4, pc}

0801232a <__swrite>:
 801232a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801232e:	461f      	mov	r7, r3
 8012330:	898b      	ldrh	r3, [r1, #12]
 8012332:	05db      	lsls	r3, r3, #23
 8012334:	4605      	mov	r5, r0
 8012336:	460c      	mov	r4, r1
 8012338:	4616      	mov	r6, r2
 801233a:	d505      	bpl.n	8012348 <__swrite+0x1e>
 801233c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012340:	2302      	movs	r3, #2
 8012342:	2200      	movs	r2, #0
 8012344:	f000 f840 	bl	80123c8 <_lseek_r>
 8012348:	89a3      	ldrh	r3, [r4, #12]
 801234a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801234e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012352:	81a3      	strh	r3, [r4, #12]
 8012354:	4632      	mov	r2, r6
 8012356:	463b      	mov	r3, r7
 8012358:	4628      	mov	r0, r5
 801235a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801235e:	f000 b857 	b.w	8012410 <_write_r>

08012362 <__sseek>:
 8012362:	b510      	push	{r4, lr}
 8012364:	460c      	mov	r4, r1
 8012366:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801236a:	f000 f82d 	bl	80123c8 <_lseek_r>
 801236e:	1c43      	adds	r3, r0, #1
 8012370:	89a3      	ldrh	r3, [r4, #12]
 8012372:	bf15      	itete	ne
 8012374:	6560      	strne	r0, [r4, #84]	; 0x54
 8012376:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801237a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801237e:	81a3      	strheq	r3, [r4, #12]
 8012380:	bf18      	it	ne
 8012382:	81a3      	strhne	r3, [r4, #12]
 8012384:	bd10      	pop	{r4, pc}

08012386 <__sclose>:
 8012386:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801238a:	f000 b80d 	b.w	80123a8 <_close_r>

0801238e <memset>:
 801238e:	4402      	add	r2, r0
 8012390:	4603      	mov	r3, r0
 8012392:	4293      	cmp	r3, r2
 8012394:	d100      	bne.n	8012398 <memset+0xa>
 8012396:	4770      	bx	lr
 8012398:	f803 1b01 	strb.w	r1, [r3], #1
 801239c:	e7f9      	b.n	8012392 <memset+0x4>
	...

080123a0 <_localeconv_r>:
 80123a0:	4800      	ldr	r0, [pc, #0]	; (80123a4 <_localeconv_r+0x4>)
 80123a2:	4770      	bx	lr
 80123a4:	200003a8 	.word	0x200003a8

080123a8 <_close_r>:
 80123a8:	b538      	push	{r3, r4, r5, lr}
 80123aa:	4d06      	ldr	r5, [pc, #24]	; (80123c4 <_close_r+0x1c>)
 80123ac:	2300      	movs	r3, #0
 80123ae:	4604      	mov	r4, r0
 80123b0:	4608      	mov	r0, r1
 80123b2:	602b      	str	r3, [r5, #0]
 80123b4:	f7f3 fe43 	bl	800603e <_close>
 80123b8:	1c43      	adds	r3, r0, #1
 80123ba:	d102      	bne.n	80123c2 <_close_r+0x1a>
 80123bc:	682b      	ldr	r3, [r5, #0]
 80123be:	b103      	cbz	r3, 80123c2 <_close_r+0x1a>
 80123c0:	6023      	str	r3, [r4, #0]
 80123c2:	bd38      	pop	{r3, r4, r5, pc}
 80123c4:	20002750 	.word	0x20002750

080123c8 <_lseek_r>:
 80123c8:	b538      	push	{r3, r4, r5, lr}
 80123ca:	4d07      	ldr	r5, [pc, #28]	; (80123e8 <_lseek_r+0x20>)
 80123cc:	4604      	mov	r4, r0
 80123ce:	4608      	mov	r0, r1
 80123d0:	4611      	mov	r1, r2
 80123d2:	2200      	movs	r2, #0
 80123d4:	602a      	str	r2, [r5, #0]
 80123d6:	461a      	mov	r2, r3
 80123d8:	f7f3 fe58 	bl	800608c <_lseek>
 80123dc:	1c43      	adds	r3, r0, #1
 80123de:	d102      	bne.n	80123e6 <_lseek_r+0x1e>
 80123e0:	682b      	ldr	r3, [r5, #0]
 80123e2:	b103      	cbz	r3, 80123e6 <_lseek_r+0x1e>
 80123e4:	6023      	str	r3, [r4, #0]
 80123e6:	bd38      	pop	{r3, r4, r5, pc}
 80123e8:	20002750 	.word	0x20002750

080123ec <_read_r>:
 80123ec:	b538      	push	{r3, r4, r5, lr}
 80123ee:	4d07      	ldr	r5, [pc, #28]	; (801240c <_read_r+0x20>)
 80123f0:	4604      	mov	r4, r0
 80123f2:	4608      	mov	r0, r1
 80123f4:	4611      	mov	r1, r2
 80123f6:	2200      	movs	r2, #0
 80123f8:	602a      	str	r2, [r5, #0]
 80123fa:	461a      	mov	r2, r3
 80123fc:	f7f3 fde6 	bl	8005fcc <_read>
 8012400:	1c43      	adds	r3, r0, #1
 8012402:	d102      	bne.n	801240a <_read_r+0x1e>
 8012404:	682b      	ldr	r3, [r5, #0]
 8012406:	b103      	cbz	r3, 801240a <_read_r+0x1e>
 8012408:	6023      	str	r3, [r4, #0]
 801240a:	bd38      	pop	{r3, r4, r5, pc}
 801240c:	20002750 	.word	0x20002750

08012410 <_write_r>:
 8012410:	b538      	push	{r3, r4, r5, lr}
 8012412:	4d07      	ldr	r5, [pc, #28]	; (8012430 <_write_r+0x20>)
 8012414:	4604      	mov	r4, r0
 8012416:	4608      	mov	r0, r1
 8012418:	4611      	mov	r1, r2
 801241a:	2200      	movs	r2, #0
 801241c:	602a      	str	r2, [r5, #0]
 801241e:	461a      	mov	r2, r3
 8012420:	f7f3 fdf1 	bl	8006006 <_write>
 8012424:	1c43      	adds	r3, r0, #1
 8012426:	d102      	bne.n	801242e <_write_r+0x1e>
 8012428:	682b      	ldr	r3, [r5, #0]
 801242a:	b103      	cbz	r3, 801242e <_write_r+0x1e>
 801242c:	6023      	str	r3, [r4, #0]
 801242e:	bd38      	pop	{r3, r4, r5, pc}
 8012430:	20002750 	.word	0x20002750

08012434 <__errno>:
 8012434:	4b01      	ldr	r3, [pc, #4]	; (801243c <__errno+0x8>)
 8012436:	6818      	ldr	r0, [r3, #0]
 8012438:	4770      	bx	lr
 801243a:	bf00      	nop
 801243c:	200002b4 	.word	0x200002b4

08012440 <__libc_init_array>:
 8012440:	b570      	push	{r4, r5, r6, lr}
 8012442:	4d0d      	ldr	r5, [pc, #52]	; (8012478 <__libc_init_array+0x38>)
 8012444:	4c0d      	ldr	r4, [pc, #52]	; (801247c <__libc_init_array+0x3c>)
 8012446:	1b64      	subs	r4, r4, r5
 8012448:	10a4      	asrs	r4, r4, #2
 801244a:	2600      	movs	r6, #0
 801244c:	42a6      	cmp	r6, r4
 801244e:	d109      	bne.n	8012464 <__libc_init_array+0x24>
 8012450:	4d0b      	ldr	r5, [pc, #44]	; (8012480 <__libc_init_array+0x40>)
 8012452:	4c0c      	ldr	r4, [pc, #48]	; (8012484 <__libc_init_array+0x44>)
 8012454:	f003 fd58 	bl	8015f08 <_init>
 8012458:	1b64      	subs	r4, r4, r5
 801245a:	10a4      	asrs	r4, r4, #2
 801245c:	2600      	movs	r6, #0
 801245e:	42a6      	cmp	r6, r4
 8012460:	d105      	bne.n	801246e <__libc_init_array+0x2e>
 8012462:	bd70      	pop	{r4, r5, r6, pc}
 8012464:	f855 3b04 	ldr.w	r3, [r5], #4
 8012468:	4798      	blx	r3
 801246a:	3601      	adds	r6, #1
 801246c:	e7ee      	b.n	801244c <__libc_init_array+0xc>
 801246e:	f855 3b04 	ldr.w	r3, [r5], #4
 8012472:	4798      	blx	r3
 8012474:	3601      	adds	r6, #1
 8012476:	e7f2      	b.n	801245e <__libc_init_array+0x1e>
 8012478:	08018d38 	.word	0x08018d38
 801247c:	08018d38 	.word	0x08018d38
 8012480:	08018d38 	.word	0x08018d38
 8012484:	08018d3c 	.word	0x08018d3c

08012488 <__retarget_lock_init_recursive>:
 8012488:	4770      	bx	lr

0801248a <__retarget_lock_acquire_recursive>:
 801248a:	4770      	bx	lr

0801248c <__retarget_lock_release_recursive>:
 801248c:	4770      	bx	lr

0801248e <memcpy>:
 801248e:	440a      	add	r2, r1
 8012490:	4291      	cmp	r1, r2
 8012492:	f100 33ff 	add.w	r3, r0, #4294967295
 8012496:	d100      	bne.n	801249a <memcpy+0xc>
 8012498:	4770      	bx	lr
 801249a:	b510      	push	{r4, lr}
 801249c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80124a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80124a4:	4291      	cmp	r1, r2
 80124a6:	d1f9      	bne.n	801249c <memcpy+0xe>
 80124a8:	bd10      	pop	{r4, pc}
	...

080124ac <nanf>:
 80124ac:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80124b4 <nanf+0x8>
 80124b0:	4770      	bx	lr
 80124b2:	bf00      	nop
 80124b4:	7fc00000 	.word	0x7fc00000

080124b8 <quorem>:
 80124b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124bc:	6903      	ldr	r3, [r0, #16]
 80124be:	690c      	ldr	r4, [r1, #16]
 80124c0:	42a3      	cmp	r3, r4
 80124c2:	4607      	mov	r7, r0
 80124c4:	db7e      	blt.n	80125c4 <quorem+0x10c>
 80124c6:	3c01      	subs	r4, #1
 80124c8:	f101 0814 	add.w	r8, r1, #20
 80124cc:	f100 0514 	add.w	r5, r0, #20
 80124d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80124d4:	9301      	str	r3, [sp, #4]
 80124d6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80124da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80124de:	3301      	adds	r3, #1
 80124e0:	429a      	cmp	r2, r3
 80124e2:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80124e6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80124ea:	fbb2 f6f3 	udiv	r6, r2, r3
 80124ee:	d331      	bcc.n	8012554 <quorem+0x9c>
 80124f0:	f04f 0e00 	mov.w	lr, #0
 80124f4:	4640      	mov	r0, r8
 80124f6:	46ac      	mov	ip, r5
 80124f8:	46f2      	mov	sl, lr
 80124fa:	f850 2b04 	ldr.w	r2, [r0], #4
 80124fe:	b293      	uxth	r3, r2
 8012500:	fb06 e303 	mla	r3, r6, r3, lr
 8012504:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8012508:	0c1a      	lsrs	r2, r3, #16
 801250a:	b29b      	uxth	r3, r3
 801250c:	ebaa 0303 	sub.w	r3, sl, r3
 8012510:	f8dc a000 	ldr.w	sl, [ip]
 8012514:	fa13 f38a 	uxtah	r3, r3, sl
 8012518:	fb06 220e 	mla	r2, r6, lr, r2
 801251c:	9300      	str	r3, [sp, #0]
 801251e:	9b00      	ldr	r3, [sp, #0]
 8012520:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8012524:	b292      	uxth	r2, r2
 8012526:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801252a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801252e:	f8bd 3000 	ldrh.w	r3, [sp]
 8012532:	4581      	cmp	r9, r0
 8012534:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012538:	f84c 3b04 	str.w	r3, [ip], #4
 801253c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8012540:	d2db      	bcs.n	80124fa <quorem+0x42>
 8012542:	f855 300b 	ldr.w	r3, [r5, fp]
 8012546:	b92b      	cbnz	r3, 8012554 <quorem+0x9c>
 8012548:	9b01      	ldr	r3, [sp, #4]
 801254a:	3b04      	subs	r3, #4
 801254c:	429d      	cmp	r5, r3
 801254e:	461a      	mov	r2, r3
 8012550:	d32c      	bcc.n	80125ac <quorem+0xf4>
 8012552:	613c      	str	r4, [r7, #16]
 8012554:	4638      	mov	r0, r7
 8012556:	f001 f9ef 	bl	8013938 <__mcmp>
 801255a:	2800      	cmp	r0, #0
 801255c:	db22      	blt.n	80125a4 <quorem+0xec>
 801255e:	3601      	adds	r6, #1
 8012560:	4629      	mov	r1, r5
 8012562:	2000      	movs	r0, #0
 8012564:	f858 2b04 	ldr.w	r2, [r8], #4
 8012568:	f8d1 c000 	ldr.w	ip, [r1]
 801256c:	b293      	uxth	r3, r2
 801256e:	1ac3      	subs	r3, r0, r3
 8012570:	0c12      	lsrs	r2, r2, #16
 8012572:	fa13 f38c 	uxtah	r3, r3, ip
 8012576:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 801257a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801257e:	b29b      	uxth	r3, r3
 8012580:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012584:	45c1      	cmp	r9, r8
 8012586:	f841 3b04 	str.w	r3, [r1], #4
 801258a:	ea4f 4022 	mov.w	r0, r2, asr #16
 801258e:	d2e9      	bcs.n	8012564 <quorem+0xac>
 8012590:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012594:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012598:	b922      	cbnz	r2, 80125a4 <quorem+0xec>
 801259a:	3b04      	subs	r3, #4
 801259c:	429d      	cmp	r5, r3
 801259e:	461a      	mov	r2, r3
 80125a0:	d30a      	bcc.n	80125b8 <quorem+0x100>
 80125a2:	613c      	str	r4, [r7, #16]
 80125a4:	4630      	mov	r0, r6
 80125a6:	b003      	add	sp, #12
 80125a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125ac:	6812      	ldr	r2, [r2, #0]
 80125ae:	3b04      	subs	r3, #4
 80125b0:	2a00      	cmp	r2, #0
 80125b2:	d1ce      	bne.n	8012552 <quorem+0x9a>
 80125b4:	3c01      	subs	r4, #1
 80125b6:	e7c9      	b.n	801254c <quorem+0x94>
 80125b8:	6812      	ldr	r2, [r2, #0]
 80125ba:	3b04      	subs	r3, #4
 80125bc:	2a00      	cmp	r2, #0
 80125be:	d1f0      	bne.n	80125a2 <quorem+0xea>
 80125c0:	3c01      	subs	r4, #1
 80125c2:	e7eb      	b.n	801259c <quorem+0xe4>
 80125c4:	2000      	movs	r0, #0
 80125c6:	e7ee      	b.n	80125a6 <quorem+0xee>

080125c8 <_dtoa_r>:
 80125c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125cc:	ed2d 8b04 	vpush	{d8-d9}
 80125d0:	69c5      	ldr	r5, [r0, #28]
 80125d2:	b093      	sub	sp, #76	; 0x4c
 80125d4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80125d8:	ec57 6b10 	vmov	r6, r7, d0
 80125dc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80125e0:	9107      	str	r1, [sp, #28]
 80125e2:	4604      	mov	r4, r0
 80125e4:	920a      	str	r2, [sp, #40]	; 0x28
 80125e6:	930d      	str	r3, [sp, #52]	; 0x34
 80125e8:	b975      	cbnz	r5, 8012608 <_dtoa_r+0x40>
 80125ea:	2010      	movs	r0, #16
 80125ec:	f000 fe2a 	bl	8013244 <malloc>
 80125f0:	4602      	mov	r2, r0
 80125f2:	61e0      	str	r0, [r4, #28]
 80125f4:	b920      	cbnz	r0, 8012600 <_dtoa_r+0x38>
 80125f6:	4bae      	ldr	r3, [pc, #696]	; (80128b0 <_dtoa_r+0x2e8>)
 80125f8:	21ef      	movs	r1, #239	; 0xef
 80125fa:	48ae      	ldr	r0, [pc, #696]	; (80128b4 <_dtoa_r+0x2ec>)
 80125fc:	f002 fc64 	bl	8014ec8 <__assert_func>
 8012600:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8012604:	6005      	str	r5, [r0, #0]
 8012606:	60c5      	str	r5, [r0, #12]
 8012608:	69e3      	ldr	r3, [r4, #28]
 801260a:	6819      	ldr	r1, [r3, #0]
 801260c:	b151      	cbz	r1, 8012624 <_dtoa_r+0x5c>
 801260e:	685a      	ldr	r2, [r3, #4]
 8012610:	604a      	str	r2, [r1, #4]
 8012612:	2301      	movs	r3, #1
 8012614:	4093      	lsls	r3, r2
 8012616:	608b      	str	r3, [r1, #8]
 8012618:	4620      	mov	r0, r4
 801261a:	f000 ff07 	bl	801342c <_Bfree>
 801261e:	69e3      	ldr	r3, [r4, #28]
 8012620:	2200      	movs	r2, #0
 8012622:	601a      	str	r2, [r3, #0]
 8012624:	1e3b      	subs	r3, r7, #0
 8012626:	bfbb      	ittet	lt
 8012628:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801262c:	9303      	strlt	r3, [sp, #12]
 801262e:	2300      	movge	r3, #0
 8012630:	2201      	movlt	r2, #1
 8012632:	bfac      	ite	ge
 8012634:	f8c8 3000 	strge.w	r3, [r8]
 8012638:	f8c8 2000 	strlt.w	r2, [r8]
 801263c:	4b9e      	ldr	r3, [pc, #632]	; (80128b8 <_dtoa_r+0x2f0>)
 801263e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8012642:	ea33 0308 	bics.w	r3, r3, r8
 8012646:	d11b      	bne.n	8012680 <_dtoa_r+0xb8>
 8012648:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801264a:	f242 730f 	movw	r3, #9999	; 0x270f
 801264e:	6013      	str	r3, [r2, #0]
 8012650:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8012654:	4333      	orrs	r3, r6
 8012656:	f000 8593 	beq.w	8013180 <_dtoa_r+0xbb8>
 801265a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801265c:	b963      	cbnz	r3, 8012678 <_dtoa_r+0xb0>
 801265e:	4b97      	ldr	r3, [pc, #604]	; (80128bc <_dtoa_r+0x2f4>)
 8012660:	e027      	b.n	80126b2 <_dtoa_r+0xea>
 8012662:	4b97      	ldr	r3, [pc, #604]	; (80128c0 <_dtoa_r+0x2f8>)
 8012664:	9300      	str	r3, [sp, #0]
 8012666:	3308      	adds	r3, #8
 8012668:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801266a:	6013      	str	r3, [r2, #0]
 801266c:	9800      	ldr	r0, [sp, #0]
 801266e:	b013      	add	sp, #76	; 0x4c
 8012670:	ecbd 8b04 	vpop	{d8-d9}
 8012674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012678:	4b90      	ldr	r3, [pc, #576]	; (80128bc <_dtoa_r+0x2f4>)
 801267a:	9300      	str	r3, [sp, #0]
 801267c:	3303      	adds	r3, #3
 801267e:	e7f3      	b.n	8012668 <_dtoa_r+0xa0>
 8012680:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012684:	2200      	movs	r2, #0
 8012686:	ec51 0b17 	vmov	r0, r1, d7
 801268a:	eeb0 8a47 	vmov.f32	s16, s14
 801268e:	eef0 8a67 	vmov.f32	s17, s15
 8012692:	2300      	movs	r3, #0
 8012694:	f7ee fa40 	bl	8000b18 <__aeabi_dcmpeq>
 8012698:	4681      	mov	r9, r0
 801269a:	b160      	cbz	r0, 80126b6 <_dtoa_r+0xee>
 801269c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801269e:	2301      	movs	r3, #1
 80126a0:	6013      	str	r3, [r2, #0]
 80126a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80126a4:	2b00      	cmp	r3, #0
 80126a6:	f000 8568 	beq.w	801317a <_dtoa_r+0xbb2>
 80126aa:	4b86      	ldr	r3, [pc, #536]	; (80128c4 <_dtoa_r+0x2fc>)
 80126ac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80126ae:	6013      	str	r3, [r2, #0]
 80126b0:	3b01      	subs	r3, #1
 80126b2:	9300      	str	r3, [sp, #0]
 80126b4:	e7da      	b.n	801266c <_dtoa_r+0xa4>
 80126b6:	aa10      	add	r2, sp, #64	; 0x40
 80126b8:	a911      	add	r1, sp, #68	; 0x44
 80126ba:	4620      	mov	r0, r4
 80126bc:	eeb0 0a48 	vmov.f32	s0, s16
 80126c0:	eef0 0a68 	vmov.f32	s1, s17
 80126c4:	f001 fa4e 	bl	8013b64 <__d2b>
 80126c8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80126cc:	4682      	mov	sl, r0
 80126ce:	2d00      	cmp	r5, #0
 80126d0:	d07f      	beq.n	80127d2 <_dtoa_r+0x20a>
 80126d2:	ee18 3a90 	vmov	r3, s17
 80126d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80126da:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80126de:	ec51 0b18 	vmov	r0, r1, d8
 80126e2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80126e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80126ea:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80126ee:	4619      	mov	r1, r3
 80126f0:	2200      	movs	r2, #0
 80126f2:	4b75      	ldr	r3, [pc, #468]	; (80128c8 <_dtoa_r+0x300>)
 80126f4:	f7ed fdf0 	bl	80002d8 <__aeabi_dsub>
 80126f8:	a367      	add	r3, pc, #412	; (adr r3, 8012898 <_dtoa_r+0x2d0>)
 80126fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126fe:	f7ed ffa3 	bl	8000648 <__aeabi_dmul>
 8012702:	a367      	add	r3, pc, #412	; (adr r3, 80128a0 <_dtoa_r+0x2d8>)
 8012704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012708:	f7ed fde8 	bl	80002dc <__adddf3>
 801270c:	4606      	mov	r6, r0
 801270e:	4628      	mov	r0, r5
 8012710:	460f      	mov	r7, r1
 8012712:	f7ed ff2f 	bl	8000574 <__aeabi_i2d>
 8012716:	a364      	add	r3, pc, #400	; (adr r3, 80128a8 <_dtoa_r+0x2e0>)
 8012718:	e9d3 2300 	ldrd	r2, r3, [r3]
 801271c:	f7ed ff94 	bl	8000648 <__aeabi_dmul>
 8012720:	4602      	mov	r2, r0
 8012722:	460b      	mov	r3, r1
 8012724:	4630      	mov	r0, r6
 8012726:	4639      	mov	r1, r7
 8012728:	f7ed fdd8 	bl	80002dc <__adddf3>
 801272c:	4606      	mov	r6, r0
 801272e:	460f      	mov	r7, r1
 8012730:	f7ee fa3a 	bl	8000ba8 <__aeabi_d2iz>
 8012734:	2200      	movs	r2, #0
 8012736:	4683      	mov	fp, r0
 8012738:	2300      	movs	r3, #0
 801273a:	4630      	mov	r0, r6
 801273c:	4639      	mov	r1, r7
 801273e:	f7ee f9f5 	bl	8000b2c <__aeabi_dcmplt>
 8012742:	b148      	cbz	r0, 8012758 <_dtoa_r+0x190>
 8012744:	4658      	mov	r0, fp
 8012746:	f7ed ff15 	bl	8000574 <__aeabi_i2d>
 801274a:	4632      	mov	r2, r6
 801274c:	463b      	mov	r3, r7
 801274e:	f7ee f9e3 	bl	8000b18 <__aeabi_dcmpeq>
 8012752:	b908      	cbnz	r0, 8012758 <_dtoa_r+0x190>
 8012754:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012758:	f1bb 0f16 	cmp.w	fp, #22
 801275c:	d857      	bhi.n	801280e <_dtoa_r+0x246>
 801275e:	4b5b      	ldr	r3, [pc, #364]	; (80128cc <_dtoa_r+0x304>)
 8012760:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8012764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012768:	ec51 0b18 	vmov	r0, r1, d8
 801276c:	f7ee f9de 	bl	8000b2c <__aeabi_dcmplt>
 8012770:	2800      	cmp	r0, #0
 8012772:	d04e      	beq.n	8012812 <_dtoa_r+0x24a>
 8012774:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012778:	2300      	movs	r3, #0
 801277a:	930c      	str	r3, [sp, #48]	; 0x30
 801277c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801277e:	1b5b      	subs	r3, r3, r5
 8012780:	1e5a      	subs	r2, r3, #1
 8012782:	bf45      	ittet	mi
 8012784:	f1c3 0301 	rsbmi	r3, r3, #1
 8012788:	9305      	strmi	r3, [sp, #20]
 801278a:	2300      	movpl	r3, #0
 801278c:	2300      	movmi	r3, #0
 801278e:	9206      	str	r2, [sp, #24]
 8012790:	bf54      	ite	pl
 8012792:	9305      	strpl	r3, [sp, #20]
 8012794:	9306      	strmi	r3, [sp, #24]
 8012796:	f1bb 0f00 	cmp.w	fp, #0
 801279a:	db3c      	blt.n	8012816 <_dtoa_r+0x24e>
 801279c:	9b06      	ldr	r3, [sp, #24]
 801279e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80127a2:	445b      	add	r3, fp
 80127a4:	9306      	str	r3, [sp, #24]
 80127a6:	2300      	movs	r3, #0
 80127a8:	9308      	str	r3, [sp, #32]
 80127aa:	9b07      	ldr	r3, [sp, #28]
 80127ac:	2b09      	cmp	r3, #9
 80127ae:	d868      	bhi.n	8012882 <_dtoa_r+0x2ba>
 80127b0:	2b05      	cmp	r3, #5
 80127b2:	bfc4      	itt	gt
 80127b4:	3b04      	subgt	r3, #4
 80127b6:	9307      	strgt	r3, [sp, #28]
 80127b8:	9b07      	ldr	r3, [sp, #28]
 80127ba:	f1a3 0302 	sub.w	r3, r3, #2
 80127be:	bfcc      	ite	gt
 80127c0:	2500      	movgt	r5, #0
 80127c2:	2501      	movle	r5, #1
 80127c4:	2b03      	cmp	r3, #3
 80127c6:	f200 8085 	bhi.w	80128d4 <_dtoa_r+0x30c>
 80127ca:	e8df f003 	tbb	[pc, r3]
 80127ce:	3b2e      	.short	0x3b2e
 80127d0:	5839      	.short	0x5839
 80127d2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80127d6:	441d      	add	r5, r3
 80127d8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80127dc:	2b20      	cmp	r3, #32
 80127de:	bfc1      	itttt	gt
 80127e0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80127e4:	fa08 f803 	lslgt.w	r8, r8, r3
 80127e8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80127ec:	fa26 f303 	lsrgt.w	r3, r6, r3
 80127f0:	bfd6      	itet	le
 80127f2:	f1c3 0320 	rsble	r3, r3, #32
 80127f6:	ea48 0003 	orrgt.w	r0, r8, r3
 80127fa:	fa06 f003 	lslle.w	r0, r6, r3
 80127fe:	f7ed fea9 	bl	8000554 <__aeabi_ui2d>
 8012802:	2201      	movs	r2, #1
 8012804:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8012808:	3d01      	subs	r5, #1
 801280a:	920e      	str	r2, [sp, #56]	; 0x38
 801280c:	e76f      	b.n	80126ee <_dtoa_r+0x126>
 801280e:	2301      	movs	r3, #1
 8012810:	e7b3      	b.n	801277a <_dtoa_r+0x1b2>
 8012812:	900c      	str	r0, [sp, #48]	; 0x30
 8012814:	e7b2      	b.n	801277c <_dtoa_r+0x1b4>
 8012816:	9b05      	ldr	r3, [sp, #20]
 8012818:	eba3 030b 	sub.w	r3, r3, fp
 801281c:	9305      	str	r3, [sp, #20]
 801281e:	f1cb 0300 	rsb	r3, fp, #0
 8012822:	9308      	str	r3, [sp, #32]
 8012824:	2300      	movs	r3, #0
 8012826:	930b      	str	r3, [sp, #44]	; 0x2c
 8012828:	e7bf      	b.n	80127aa <_dtoa_r+0x1e2>
 801282a:	2300      	movs	r3, #0
 801282c:	9309      	str	r3, [sp, #36]	; 0x24
 801282e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012830:	2b00      	cmp	r3, #0
 8012832:	dc52      	bgt.n	80128da <_dtoa_r+0x312>
 8012834:	2301      	movs	r3, #1
 8012836:	9301      	str	r3, [sp, #4]
 8012838:	9304      	str	r3, [sp, #16]
 801283a:	461a      	mov	r2, r3
 801283c:	920a      	str	r2, [sp, #40]	; 0x28
 801283e:	e00b      	b.n	8012858 <_dtoa_r+0x290>
 8012840:	2301      	movs	r3, #1
 8012842:	e7f3      	b.n	801282c <_dtoa_r+0x264>
 8012844:	2300      	movs	r3, #0
 8012846:	9309      	str	r3, [sp, #36]	; 0x24
 8012848:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801284a:	445b      	add	r3, fp
 801284c:	9301      	str	r3, [sp, #4]
 801284e:	3301      	adds	r3, #1
 8012850:	2b01      	cmp	r3, #1
 8012852:	9304      	str	r3, [sp, #16]
 8012854:	bfb8      	it	lt
 8012856:	2301      	movlt	r3, #1
 8012858:	69e0      	ldr	r0, [r4, #28]
 801285a:	2100      	movs	r1, #0
 801285c:	2204      	movs	r2, #4
 801285e:	f102 0614 	add.w	r6, r2, #20
 8012862:	429e      	cmp	r6, r3
 8012864:	d93d      	bls.n	80128e2 <_dtoa_r+0x31a>
 8012866:	6041      	str	r1, [r0, #4]
 8012868:	4620      	mov	r0, r4
 801286a:	f000 fd9f 	bl	80133ac <_Balloc>
 801286e:	9000      	str	r0, [sp, #0]
 8012870:	2800      	cmp	r0, #0
 8012872:	d139      	bne.n	80128e8 <_dtoa_r+0x320>
 8012874:	4b16      	ldr	r3, [pc, #88]	; (80128d0 <_dtoa_r+0x308>)
 8012876:	4602      	mov	r2, r0
 8012878:	f240 11af 	movw	r1, #431	; 0x1af
 801287c:	e6bd      	b.n	80125fa <_dtoa_r+0x32>
 801287e:	2301      	movs	r3, #1
 8012880:	e7e1      	b.n	8012846 <_dtoa_r+0x27e>
 8012882:	2501      	movs	r5, #1
 8012884:	2300      	movs	r3, #0
 8012886:	9307      	str	r3, [sp, #28]
 8012888:	9509      	str	r5, [sp, #36]	; 0x24
 801288a:	f04f 33ff 	mov.w	r3, #4294967295
 801288e:	9301      	str	r3, [sp, #4]
 8012890:	9304      	str	r3, [sp, #16]
 8012892:	2200      	movs	r2, #0
 8012894:	2312      	movs	r3, #18
 8012896:	e7d1      	b.n	801283c <_dtoa_r+0x274>
 8012898:	636f4361 	.word	0x636f4361
 801289c:	3fd287a7 	.word	0x3fd287a7
 80128a0:	8b60c8b3 	.word	0x8b60c8b3
 80128a4:	3fc68a28 	.word	0x3fc68a28
 80128a8:	509f79fb 	.word	0x509f79fb
 80128ac:	3fd34413 	.word	0x3fd34413
 80128b0:	0801893e 	.word	0x0801893e
 80128b4:	08018955 	.word	0x08018955
 80128b8:	7ff00000 	.word	0x7ff00000
 80128bc:	0801893a 	.word	0x0801893a
 80128c0:	08018931 	.word	0x08018931
 80128c4:	08018909 	.word	0x08018909
 80128c8:	3ff80000 	.word	0x3ff80000
 80128cc:	08018a40 	.word	0x08018a40
 80128d0:	080189ad 	.word	0x080189ad
 80128d4:	2301      	movs	r3, #1
 80128d6:	9309      	str	r3, [sp, #36]	; 0x24
 80128d8:	e7d7      	b.n	801288a <_dtoa_r+0x2c2>
 80128da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80128dc:	9301      	str	r3, [sp, #4]
 80128de:	9304      	str	r3, [sp, #16]
 80128e0:	e7ba      	b.n	8012858 <_dtoa_r+0x290>
 80128e2:	3101      	adds	r1, #1
 80128e4:	0052      	lsls	r2, r2, #1
 80128e6:	e7ba      	b.n	801285e <_dtoa_r+0x296>
 80128e8:	69e3      	ldr	r3, [r4, #28]
 80128ea:	9a00      	ldr	r2, [sp, #0]
 80128ec:	601a      	str	r2, [r3, #0]
 80128ee:	9b04      	ldr	r3, [sp, #16]
 80128f0:	2b0e      	cmp	r3, #14
 80128f2:	f200 80a8 	bhi.w	8012a46 <_dtoa_r+0x47e>
 80128f6:	2d00      	cmp	r5, #0
 80128f8:	f000 80a5 	beq.w	8012a46 <_dtoa_r+0x47e>
 80128fc:	f1bb 0f00 	cmp.w	fp, #0
 8012900:	dd38      	ble.n	8012974 <_dtoa_r+0x3ac>
 8012902:	4bc0      	ldr	r3, [pc, #768]	; (8012c04 <_dtoa_r+0x63c>)
 8012904:	f00b 020f 	and.w	r2, fp, #15
 8012908:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801290c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8012910:	e9d3 6700 	ldrd	r6, r7, [r3]
 8012914:	ea4f 182b 	mov.w	r8, fp, asr #4
 8012918:	d019      	beq.n	801294e <_dtoa_r+0x386>
 801291a:	4bbb      	ldr	r3, [pc, #748]	; (8012c08 <_dtoa_r+0x640>)
 801291c:	ec51 0b18 	vmov	r0, r1, d8
 8012920:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012924:	f7ed ffba 	bl	800089c <__aeabi_ddiv>
 8012928:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801292c:	f008 080f 	and.w	r8, r8, #15
 8012930:	2503      	movs	r5, #3
 8012932:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8012c08 <_dtoa_r+0x640>
 8012936:	f1b8 0f00 	cmp.w	r8, #0
 801293a:	d10a      	bne.n	8012952 <_dtoa_r+0x38a>
 801293c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012940:	4632      	mov	r2, r6
 8012942:	463b      	mov	r3, r7
 8012944:	f7ed ffaa 	bl	800089c <__aeabi_ddiv>
 8012948:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801294c:	e02b      	b.n	80129a6 <_dtoa_r+0x3de>
 801294e:	2502      	movs	r5, #2
 8012950:	e7ef      	b.n	8012932 <_dtoa_r+0x36a>
 8012952:	f018 0f01 	tst.w	r8, #1
 8012956:	d008      	beq.n	801296a <_dtoa_r+0x3a2>
 8012958:	4630      	mov	r0, r6
 801295a:	4639      	mov	r1, r7
 801295c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8012960:	f7ed fe72 	bl	8000648 <__aeabi_dmul>
 8012964:	3501      	adds	r5, #1
 8012966:	4606      	mov	r6, r0
 8012968:	460f      	mov	r7, r1
 801296a:	ea4f 0868 	mov.w	r8, r8, asr #1
 801296e:	f109 0908 	add.w	r9, r9, #8
 8012972:	e7e0      	b.n	8012936 <_dtoa_r+0x36e>
 8012974:	f000 809f 	beq.w	8012ab6 <_dtoa_r+0x4ee>
 8012978:	f1cb 0600 	rsb	r6, fp, #0
 801297c:	4ba1      	ldr	r3, [pc, #644]	; (8012c04 <_dtoa_r+0x63c>)
 801297e:	4fa2      	ldr	r7, [pc, #648]	; (8012c08 <_dtoa_r+0x640>)
 8012980:	f006 020f 	and.w	r2, r6, #15
 8012984:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012988:	e9d3 2300 	ldrd	r2, r3, [r3]
 801298c:	ec51 0b18 	vmov	r0, r1, d8
 8012990:	f7ed fe5a 	bl	8000648 <__aeabi_dmul>
 8012994:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012998:	1136      	asrs	r6, r6, #4
 801299a:	2300      	movs	r3, #0
 801299c:	2502      	movs	r5, #2
 801299e:	2e00      	cmp	r6, #0
 80129a0:	d17e      	bne.n	8012aa0 <_dtoa_r+0x4d8>
 80129a2:	2b00      	cmp	r3, #0
 80129a4:	d1d0      	bne.n	8012948 <_dtoa_r+0x380>
 80129a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80129a8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80129ac:	2b00      	cmp	r3, #0
 80129ae:	f000 8084 	beq.w	8012aba <_dtoa_r+0x4f2>
 80129b2:	4b96      	ldr	r3, [pc, #600]	; (8012c0c <_dtoa_r+0x644>)
 80129b4:	2200      	movs	r2, #0
 80129b6:	4640      	mov	r0, r8
 80129b8:	4649      	mov	r1, r9
 80129ba:	f7ee f8b7 	bl	8000b2c <__aeabi_dcmplt>
 80129be:	2800      	cmp	r0, #0
 80129c0:	d07b      	beq.n	8012aba <_dtoa_r+0x4f2>
 80129c2:	9b04      	ldr	r3, [sp, #16]
 80129c4:	2b00      	cmp	r3, #0
 80129c6:	d078      	beq.n	8012aba <_dtoa_r+0x4f2>
 80129c8:	9b01      	ldr	r3, [sp, #4]
 80129ca:	2b00      	cmp	r3, #0
 80129cc:	dd39      	ble.n	8012a42 <_dtoa_r+0x47a>
 80129ce:	4b90      	ldr	r3, [pc, #576]	; (8012c10 <_dtoa_r+0x648>)
 80129d0:	2200      	movs	r2, #0
 80129d2:	4640      	mov	r0, r8
 80129d4:	4649      	mov	r1, r9
 80129d6:	f7ed fe37 	bl	8000648 <__aeabi_dmul>
 80129da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80129de:	9e01      	ldr	r6, [sp, #4]
 80129e0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80129e4:	3501      	adds	r5, #1
 80129e6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80129ea:	4628      	mov	r0, r5
 80129ec:	f7ed fdc2 	bl	8000574 <__aeabi_i2d>
 80129f0:	4642      	mov	r2, r8
 80129f2:	464b      	mov	r3, r9
 80129f4:	f7ed fe28 	bl	8000648 <__aeabi_dmul>
 80129f8:	4b86      	ldr	r3, [pc, #536]	; (8012c14 <_dtoa_r+0x64c>)
 80129fa:	2200      	movs	r2, #0
 80129fc:	f7ed fc6e 	bl	80002dc <__adddf3>
 8012a00:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8012a04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012a08:	9303      	str	r3, [sp, #12]
 8012a0a:	2e00      	cmp	r6, #0
 8012a0c:	d158      	bne.n	8012ac0 <_dtoa_r+0x4f8>
 8012a0e:	4b82      	ldr	r3, [pc, #520]	; (8012c18 <_dtoa_r+0x650>)
 8012a10:	2200      	movs	r2, #0
 8012a12:	4640      	mov	r0, r8
 8012a14:	4649      	mov	r1, r9
 8012a16:	f7ed fc5f 	bl	80002d8 <__aeabi_dsub>
 8012a1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012a1e:	4680      	mov	r8, r0
 8012a20:	4689      	mov	r9, r1
 8012a22:	f7ee f8a1 	bl	8000b68 <__aeabi_dcmpgt>
 8012a26:	2800      	cmp	r0, #0
 8012a28:	f040 8296 	bne.w	8012f58 <_dtoa_r+0x990>
 8012a2c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8012a30:	4640      	mov	r0, r8
 8012a32:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012a36:	4649      	mov	r1, r9
 8012a38:	f7ee f878 	bl	8000b2c <__aeabi_dcmplt>
 8012a3c:	2800      	cmp	r0, #0
 8012a3e:	f040 8289 	bne.w	8012f54 <_dtoa_r+0x98c>
 8012a42:	ed8d 8b02 	vstr	d8, [sp, #8]
 8012a46:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012a48:	2b00      	cmp	r3, #0
 8012a4a:	f2c0 814e 	blt.w	8012cea <_dtoa_r+0x722>
 8012a4e:	f1bb 0f0e 	cmp.w	fp, #14
 8012a52:	f300 814a 	bgt.w	8012cea <_dtoa_r+0x722>
 8012a56:	4b6b      	ldr	r3, [pc, #428]	; (8012c04 <_dtoa_r+0x63c>)
 8012a58:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8012a5c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012a60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012a62:	2b00      	cmp	r3, #0
 8012a64:	f280 80dc 	bge.w	8012c20 <_dtoa_r+0x658>
 8012a68:	9b04      	ldr	r3, [sp, #16]
 8012a6a:	2b00      	cmp	r3, #0
 8012a6c:	f300 80d8 	bgt.w	8012c20 <_dtoa_r+0x658>
 8012a70:	f040 826f 	bne.w	8012f52 <_dtoa_r+0x98a>
 8012a74:	4b68      	ldr	r3, [pc, #416]	; (8012c18 <_dtoa_r+0x650>)
 8012a76:	2200      	movs	r2, #0
 8012a78:	4640      	mov	r0, r8
 8012a7a:	4649      	mov	r1, r9
 8012a7c:	f7ed fde4 	bl	8000648 <__aeabi_dmul>
 8012a80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012a84:	f7ee f866 	bl	8000b54 <__aeabi_dcmpge>
 8012a88:	9e04      	ldr	r6, [sp, #16]
 8012a8a:	4637      	mov	r7, r6
 8012a8c:	2800      	cmp	r0, #0
 8012a8e:	f040 8245 	bne.w	8012f1c <_dtoa_r+0x954>
 8012a92:	9d00      	ldr	r5, [sp, #0]
 8012a94:	2331      	movs	r3, #49	; 0x31
 8012a96:	f805 3b01 	strb.w	r3, [r5], #1
 8012a9a:	f10b 0b01 	add.w	fp, fp, #1
 8012a9e:	e241      	b.n	8012f24 <_dtoa_r+0x95c>
 8012aa0:	07f2      	lsls	r2, r6, #31
 8012aa2:	d505      	bpl.n	8012ab0 <_dtoa_r+0x4e8>
 8012aa4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012aa8:	f7ed fdce 	bl	8000648 <__aeabi_dmul>
 8012aac:	3501      	adds	r5, #1
 8012aae:	2301      	movs	r3, #1
 8012ab0:	1076      	asrs	r6, r6, #1
 8012ab2:	3708      	adds	r7, #8
 8012ab4:	e773      	b.n	801299e <_dtoa_r+0x3d6>
 8012ab6:	2502      	movs	r5, #2
 8012ab8:	e775      	b.n	80129a6 <_dtoa_r+0x3de>
 8012aba:	9e04      	ldr	r6, [sp, #16]
 8012abc:	465f      	mov	r7, fp
 8012abe:	e792      	b.n	80129e6 <_dtoa_r+0x41e>
 8012ac0:	9900      	ldr	r1, [sp, #0]
 8012ac2:	4b50      	ldr	r3, [pc, #320]	; (8012c04 <_dtoa_r+0x63c>)
 8012ac4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012ac8:	4431      	add	r1, r6
 8012aca:	9102      	str	r1, [sp, #8]
 8012acc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012ace:	eeb0 9a47 	vmov.f32	s18, s14
 8012ad2:	eef0 9a67 	vmov.f32	s19, s15
 8012ad6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8012ada:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012ade:	2900      	cmp	r1, #0
 8012ae0:	d044      	beq.n	8012b6c <_dtoa_r+0x5a4>
 8012ae2:	494e      	ldr	r1, [pc, #312]	; (8012c1c <_dtoa_r+0x654>)
 8012ae4:	2000      	movs	r0, #0
 8012ae6:	f7ed fed9 	bl	800089c <__aeabi_ddiv>
 8012aea:	ec53 2b19 	vmov	r2, r3, d9
 8012aee:	f7ed fbf3 	bl	80002d8 <__aeabi_dsub>
 8012af2:	9d00      	ldr	r5, [sp, #0]
 8012af4:	ec41 0b19 	vmov	d9, r0, r1
 8012af8:	4649      	mov	r1, r9
 8012afa:	4640      	mov	r0, r8
 8012afc:	f7ee f854 	bl	8000ba8 <__aeabi_d2iz>
 8012b00:	4606      	mov	r6, r0
 8012b02:	f7ed fd37 	bl	8000574 <__aeabi_i2d>
 8012b06:	4602      	mov	r2, r0
 8012b08:	460b      	mov	r3, r1
 8012b0a:	4640      	mov	r0, r8
 8012b0c:	4649      	mov	r1, r9
 8012b0e:	f7ed fbe3 	bl	80002d8 <__aeabi_dsub>
 8012b12:	3630      	adds	r6, #48	; 0x30
 8012b14:	f805 6b01 	strb.w	r6, [r5], #1
 8012b18:	ec53 2b19 	vmov	r2, r3, d9
 8012b1c:	4680      	mov	r8, r0
 8012b1e:	4689      	mov	r9, r1
 8012b20:	f7ee f804 	bl	8000b2c <__aeabi_dcmplt>
 8012b24:	2800      	cmp	r0, #0
 8012b26:	d164      	bne.n	8012bf2 <_dtoa_r+0x62a>
 8012b28:	4642      	mov	r2, r8
 8012b2a:	464b      	mov	r3, r9
 8012b2c:	4937      	ldr	r1, [pc, #220]	; (8012c0c <_dtoa_r+0x644>)
 8012b2e:	2000      	movs	r0, #0
 8012b30:	f7ed fbd2 	bl	80002d8 <__aeabi_dsub>
 8012b34:	ec53 2b19 	vmov	r2, r3, d9
 8012b38:	f7ed fff8 	bl	8000b2c <__aeabi_dcmplt>
 8012b3c:	2800      	cmp	r0, #0
 8012b3e:	f040 80b6 	bne.w	8012cae <_dtoa_r+0x6e6>
 8012b42:	9b02      	ldr	r3, [sp, #8]
 8012b44:	429d      	cmp	r5, r3
 8012b46:	f43f af7c 	beq.w	8012a42 <_dtoa_r+0x47a>
 8012b4a:	4b31      	ldr	r3, [pc, #196]	; (8012c10 <_dtoa_r+0x648>)
 8012b4c:	ec51 0b19 	vmov	r0, r1, d9
 8012b50:	2200      	movs	r2, #0
 8012b52:	f7ed fd79 	bl	8000648 <__aeabi_dmul>
 8012b56:	4b2e      	ldr	r3, [pc, #184]	; (8012c10 <_dtoa_r+0x648>)
 8012b58:	ec41 0b19 	vmov	d9, r0, r1
 8012b5c:	2200      	movs	r2, #0
 8012b5e:	4640      	mov	r0, r8
 8012b60:	4649      	mov	r1, r9
 8012b62:	f7ed fd71 	bl	8000648 <__aeabi_dmul>
 8012b66:	4680      	mov	r8, r0
 8012b68:	4689      	mov	r9, r1
 8012b6a:	e7c5      	b.n	8012af8 <_dtoa_r+0x530>
 8012b6c:	ec51 0b17 	vmov	r0, r1, d7
 8012b70:	f7ed fd6a 	bl	8000648 <__aeabi_dmul>
 8012b74:	9b02      	ldr	r3, [sp, #8]
 8012b76:	9d00      	ldr	r5, [sp, #0]
 8012b78:	930f      	str	r3, [sp, #60]	; 0x3c
 8012b7a:	ec41 0b19 	vmov	d9, r0, r1
 8012b7e:	4649      	mov	r1, r9
 8012b80:	4640      	mov	r0, r8
 8012b82:	f7ee f811 	bl	8000ba8 <__aeabi_d2iz>
 8012b86:	4606      	mov	r6, r0
 8012b88:	f7ed fcf4 	bl	8000574 <__aeabi_i2d>
 8012b8c:	3630      	adds	r6, #48	; 0x30
 8012b8e:	4602      	mov	r2, r0
 8012b90:	460b      	mov	r3, r1
 8012b92:	4640      	mov	r0, r8
 8012b94:	4649      	mov	r1, r9
 8012b96:	f7ed fb9f 	bl	80002d8 <__aeabi_dsub>
 8012b9a:	f805 6b01 	strb.w	r6, [r5], #1
 8012b9e:	9b02      	ldr	r3, [sp, #8]
 8012ba0:	429d      	cmp	r5, r3
 8012ba2:	4680      	mov	r8, r0
 8012ba4:	4689      	mov	r9, r1
 8012ba6:	f04f 0200 	mov.w	r2, #0
 8012baa:	d124      	bne.n	8012bf6 <_dtoa_r+0x62e>
 8012bac:	4b1b      	ldr	r3, [pc, #108]	; (8012c1c <_dtoa_r+0x654>)
 8012bae:	ec51 0b19 	vmov	r0, r1, d9
 8012bb2:	f7ed fb93 	bl	80002dc <__adddf3>
 8012bb6:	4602      	mov	r2, r0
 8012bb8:	460b      	mov	r3, r1
 8012bba:	4640      	mov	r0, r8
 8012bbc:	4649      	mov	r1, r9
 8012bbe:	f7ed ffd3 	bl	8000b68 <__aeabi_dcmpgt>
 8012bc2:	2800      	cmp	r0, #0
 8012bc4:	d173      	bne.n	8012cae <_dtoa_r+0x6e6>
 8012bc6:	ec53 2b19 	vmov	r2, r3, d9
 8012bca:	4914      	ldr	r1, [pc, #80]	; (8012c1c <_dtoa_r+0x654>)
 8012bcc:	2000      	movs	r0, #0
 8012bce:	f7ed fb83 	bl	80002d8 <__aeabi_dsub>
 8012bd2:	4602      	mov	r2, r0
 8012bd4:	460b      	mov	r3, r1
 8012bd6:	4640      	mov	r0, r8
 8012bd8:	4649      	mov	r1, r9
 8012bda:	f7ed ffa7 	bl	8000b2c <__aeabi_dcmplt>
 8012bde:	2800      	cmp	r0, #0
 8012be0:	f43f af2f 	beq.w	8012a42 <_dtoa_r+0x47a>
 8012be4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8012be6:	1e6b      	subs	r3, r5, #1
 8012be8:	930f      	str	r3, [sp, #60]	; 0x3c
 8012bea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012bee:	2b30      	cmp	r3, #48	; 0x30
 8012bf0:	d0f8      	beq.n	8012be4 <_dtoa_r+0x61c>
 8012bf2:	46bb      	mov	fp, r7
 8012bf4:	e04a      	b.n	8012c8c <_dtoa_r+0x6c4>
 8012bf6:	4b06      	ldr	r3, [pc, #24]	; (8012c10 <_dtoa_r+0x648>)
 8012bf8:	f7ed fd26 	bl	8000648 <__aeabi_dmul>
 8012bfc:	4680      	mov	r8, r0
 8012bfe:	4689      	mov	r9, r1
 8012c00:	e7bd      	b.n	8012b7e <_dtoa_r+0x5b6>
 8012c02:	bf00      	nop
 8012c04:	08018a40 	.word	0x08018a40
 8012c08:	08018a18 	.word	0x08018a18
 8012c0c:	3ff00000 	.word	0x3ff00000
 8012c10:	40240000 	.word	0x40240000
 8012c14:	401c0000 	.word	0x401c0000
 8012c18:	40140000 	.word	0x40140000
 8012c1c:	3fe00000 	.word	0x3fe00000
 8012c20:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8012c24:	9d00      	ldr	r5, [sp, #0]
 8012c26:	4642      	mov	r2, r8
 8012c28:	464b      	mov	r3, r9
 8012c2a:	4630      	mov	r0, r6
 8012c2c:	4639      	mov	r1, r7
 8012c2e:	f7ed fe35 	bl	800089c <__aeabi_ddiv>
 8012c32:	f7ed ffb9 	bl	8000ba8 <__aeabi_d2iz>
 8012c36:	9001      	str	r0, [sp, #4]
 8012c38:	f7ed fc9c 	bl	8000574 <__aeabi_i2d>
 8012c3c:	4642      	mov	r2, r8
 8012c3e:	464b      	mov	r3, r9
 8012c40:	f7ed fd02 	bl	8000648 <__aeabi_dmul>
 8012c44:	4602      	mov	r2, r0
 8012c46:	460b      	mov	r3, r1
 8012c48:	4630      	mov	r0, r6
 8012c4a:	4639      	mov	r1, r7
 8012c4c:	f7ed fb44 	bl	80002d8 <__aeabi_dsub>
 8012c50:	9e01      	ldr	r6, [sp, #4]
 8012c52:	9f04      	ldr	r7, [sp, #16]
 8012c54:	3630      	adds	r6, #48	; 0x30
 8012c56:	f805 6b01 	strb.w	r6, [r5], #1
 8012c5a:	9e00      	ldr	r6, [sp, #0]
 8012c5c:	1bae      	subs	r6, r5, r6
 8012c5e:	42b7      	cmp	r7, r6
 8012c60:	4602      	mov	r2, r0
 8012c62:	460b      	mov	r3, r1
 8012c64:	d134      	bne.n	8012cd0 <_dtoa_r+0x708>
 8012c66:	f7ed fb39 	bl	80002dc <__adddf3>
 8012c6a:	4642      	mov	r2, r8
 8012c6c:	464b      	mov	r3, r9
 8012c6e:	4606      	mov	r6, r0
 8012c70:	460f      	mov	r7, r1
 8012c72:	f7ed ff79 	bl	8000b68 <__aeabi_dcmpgt>
 8012c76:	b9c8      	cbnz	r0, 8012cac <_dtoa_r+0x6e4>
 8012c78:	4642      	mov	r2, r8
 8012c7a:	464b      	mov	r3, r9
 8012c7c:	4630      	mov	r0, r6
 8012c7e:	4639      	mov	r1, r7
 8012c80:	f7ed ff4a 	bl	8000b18 <__aeabi_dcmpeq>
 8012c84:	b110      	cbz	r0, 8012c8c <_dtoa_r+0x6c4>
 8012c86:	9b01      	ldr	r3, [sp, #4]
 8012c88:	07db      	lsls	r3, r3, #31
 8012c8a:	d40f      	bmi.n	8012cac <_dtoa_r+0x6e4>
 8012c8c:	4651      	mov	r1, sl
 8012c8e:	4620      	mov	r0, r4
 8012c90:	f000 fbcc 	bl	801342c <_Bfree>
 8012c94:	2300      	movs	r3, #0
 8012c96:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012c98:	702b      	strb	r3, [r5, #0]
 8012c9a:	f10b 0301 	add.w	r3, fp, #1
 8012c9e:	6013      	str	r3, [r2, #0]
 8012ca0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012ca2:	2b00      	cmp	r3, #0
 8012ca4:	f43f ace2 	beq.w	801266c <_dtoa_r+0xa4>
 8012ca8:	601d      	str	r5, [r3, #0]
 8012caa:	e4df      	b.n	801266c <_dtoa_r+0xa4>
 8012cac:	465f      	mov	r7, fp
 8012cae:	462b      	mov	r3, r5
 8012cb0:	461d      	mov	r5, r3
 8012cb2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012cb6:	2a39      	cmp	r2, #57	; 0x39
 8012cb8:	d106      	bne.n	8012cc8 <_dtoa_r+0x700>
 8012cba:	9a00      	ldr	r2, [sp, #0]
 8012cbc:	429a      	cmp	r2, r3
 8012cbe:	d1f7      	bne.n	8012cb0 <_dtoa_r+0x6e8>
 8012cc0:	9900      	ldr	r1, [sp, #0]
 8012cc2:	2230      	movs	r2, #48	; 0x30
 8012cc4:	3701      	adds	r7, #1
 8012cc6:	700a      	strb	r2, [r1, #0]
 8012cc8:	781a      	ldrb	r2, [r3, #0]
 8012cca:	3201      	adds	r2, #1
 8012ccc:	701a      	strb	r2, [r3, #0]
 8012cce:	e790      	b.n	8012bf2 <_dtoa_r+0x62a>
 8012cd0:	4ba3      	ldr	r3, [pc, #652]	; (8012f60 <_dtoa_r+0x998>)
 8012cd2:	2200      	movs	r2, #0
 8012cd4:	f7ed fcb8 	bl	8000648 <__aeabi_dmul>
 8012cd8:	2200      	movs	r2, #0
 8012cda:	2300      	movs	r3, #0
 8012cdc:	4606      	mov	r6, r0
 8012cde:	460f      	mov	r7, r1
 8012ce0:	f7ed ff1a 	bl	8000b18 <__aeabi_dcmpeq>
 8012ce4:	2800      	cmp	r0, #0
 8012ce6:	d09e      	beq.n	8012c26 <_dtoa_r+0x65e>
 8012ce8:	e7d0      	b.n	8012c8c <_dtoa_r+0x6c4>
 8012cea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012cec:	2a00      	cmp	r2, #0
 8012cee:	f000 80ca 	beq.w	8012e86 <_dtoa_r+0x8be>
 8012cf2:	9a07      	ldr	r2, [sp, #28]
 8012cf4:	2a01      	cmp	r2, #1
 8012cf6:	f300 80ad 	bgt.w	8012e54 <_dtoa_r+0x88c>
 8012cfa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012cfc:	2a00      	cmp	r2, #0
 8012cfe:	f000 80a5 	beq.w	8012e4c <_dtoa_r+0x884>
 8012d02:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8012d06:	9e08      	ldr	r6, [sp, #32]
 8012d08:	9d05      	ldr	r5, [sp, #20]
 8012d0a:	9a05      	ldr	r2, [sp, #20]
 8012d0c:	441a      	add	r2, r3
 8012d0e:	9205      	str	r2, [sp, #20]
 8012d10:	9a06      	ldr	r2, [sp, #24]
 8012d12:	2101      	movs	r1, #1
 8012d14:	441a      	add	r2, r3
 8012d16:	4620      	mov	r0, r4
 8012d18:	9206      	str	r2, [sp, #24]
 8012d1a:	f000 fc87 	bl	801362c <__i2b>
 8012d1e:	4607      	mov	r7, r0
 8012d20:	b165      	cbz	r5, 8012d3c <_dtoa_r+0x774>
 8012d22:	9b06      	ldr	r3, [sp, #24]
 8012d24:	2b00      	cmp	r3, #0
 8012d26:	dd09      	ble.n	8012d3c <_dtoa_r+0x774>
 8012d28:	42ab      	cmp	r3, r5
 8012d2a:	9a05      	ldr	r2, [sp, #20]
 8012d2c:	bfa8      	it	ge
 8012d2e:	462b      	movge	r3, r5
 8012d30:	1ad2      	subs	r2, r2, r3
 8012d32:	9205      	str	r2, [sp, #20]
 8012d34:	9a06      	ldr	r2, [sp, #24]
 8012d36:	1aed      	subs	r5, r5, r3
 8012d38:	1ad3      	subs	r3, r2, r3
 8012d3a:	9306      	str	r3, [sp, #24]
 8012d3c:	9b08      	ldr	r3, [sp, #32]
 8012d3e:	b1f3      	cbz	r3, 8012d7e <_dtoa_r+0x7b6>
 8012d40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	f000 80a3 	beq.w	8012e8e <_dtoa_r+0x8c6>
 8012d48:	2e00      	cmp	r6, #0
 8012d4a:	dd10      	ble.n	8012d6e <_dtoa_r+0x7a6>
 8012d4c:	4639      	mov	r1, r7
 8012d4e:	4632      	mov	r2, r6
 8012d50:	4620      	mov	r0, r4
 8012d52:	f000 fd2b 	bl	80137ac <__pow5mult>
 8012d56:	4652      	mov	r2, sl
 8012d58:	4601      	mov	r1, r0
 8012d5a:	4607      	mov	r7, r0
 8012d5c:	4620      	mov	r0, r4
 8012d5e:	f000 fc7b 	bl	8013658 <__multiply>
 8012d62:	4651      	mov	r1, sl
 8012d64:	4680      	mov	r8, r0
 8012d66:	4620      	mov	r0, r4
 8012d68:	f000 fb60 	bl	801342c <_Bfree>
 8012d6c:	46c2      	mov	sl, r8
 8012d6e:	9b08      	ldr	r3, [sp, #32]
 8012d70:	1b9a      	subs	r2, r3, r6
 8012d72:	d004      	beq.n	8012d7e <_dtoa_r+0x7b6>
 8012d74:	4651      	mov	r1, sl
 8012d76:	4620      	mov	r0, r4
 8012d78:	f000 fd18 	bl	80137ac <__pow5mult>
 8012d7c:	4682      	mov	sl, r0
 8012d7e:	2101      	movs	r1, #1
 8012d80:	4620      	mov	r0, r4
 8012d82:	f000 fc53 	bl	801362c <__i2b>
 8012d86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012d88:	2b00      	cmp	r3, #0
 8012d8a:	4606      	mov	r6, r0
 8012d8c:	f340 8081 	ble.w	8012e92 <_dtoa_r+0x8ca>
 8012d90:	461a      	mov	r2, r3
 8012d92:	4601      	mov	r1, r0
 8012d94:	4620      	mov	r0, r4
 8012d96:	f000 fd09 	bl	80137ac <__pow5mult>
 8012d9a:	9b07      	ldr	r3, [sp, #28]
 8012d9c:	2b01      	cmp	r3, #1
 8012d9e:	4606      	mov	r6, r0
 8012da0:	dd7a      	ble.n	8012e98 <_dtoa_r+0x8d0>
 8012da2:	f04f 0800 	mov.w	r8, #0
 8012da6:	6933      	ldr	r3, [r6, #16]
 8012da8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8012dac:	6918      	ldr	r0, [r3, #16]
 8012dae:	f000 fbef 	bl	8013590 <__hi0bits>
 8012db2:	f1c0 0020 	rsb	r0, r0, #32
 8012db6:	9b06      	ldr	r3, [sp, #24]
 8012db8:	4418      	add	r0, r3
 8012dba:	f010 001f 	ands.w	r0, r0, #31
 8012dbe:	f000 8094 	beq.w	8012eea <_dtoa_r+0x922>
 8012dc2:	f1c0 0320 	rsb	r3, r0, #32
 8012dc6:	2b04      	cmp	r3, #4
 8012dc8:	f340 8085 	ble.w	8012ed6 <_dtoa_r+0x90e>
 8012dcc:	9b05      	ldr	r3, [sp, #20]
 8012dce:	f1c0 001c 	rsb	r0, r0, #28
 8012dd2:	4403      	add	r3, r0
 8012dd4:	9305      	str	r3, [sp, #20]
 8012dd6:	9b06      	ldr	r3, [sp, #24]
 8012dd8:	4403      	add	r3, r0
 8012dda:	4405      	add	r5, r0
 8012ddc:	9306      	str	r3, [sp, #24]
 8012dde:	9b05      	ldr	r3, [sp, #20]
 8012de0:	2b00      	cmp	r3, #0
 8012de2:	dd05      	ble.n	8012df0 <_dtoa_r+0x828>
 8012de4:	4651      	mov	r1, sl
 8012de6:	461a      	mov	r2, r3
 8012de8:	4620      	mov	r0, r4
 8012dea:	f000 fd39 	bl	8013860 <__lshift>
 8012dee:	4682      	mov	sl, r0
 8012df0:	9b06      	ldr	r3, [sp, #24]
 8012df2:	2b00      	cmp	r3, #0
 8012df4:	dd05      	ble.n	8012e02 <_dtoa_r+0x83a>
 8012df6:	4631      	mov	r1, r6
 8012df8:	461a      	mov	r2, r3
 8012dfa:	4620      	mov	r0, r4
 8012dfc:	f000 fd30 	bl	8013860 <__lshift>
 8012e00:	4606      	mov	r6, r0
 8012e02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012e04:	2b00      	cmp	r3, #0
 8012e06:	d072      	beq.n	8012eee <_dtoa_r+0x926>
 8012e08:	4631      	mov	r1, r6
 8012e0a:	4650      	mov	r0, sl
 8012e0c:	f000 fd94 	bl	8013938 <__mcmp>
 8012e10:	2800      	cmp	r0, #0
 8012e12:	da6c      	bge.n	8012eee <_dtoa_r+0x926>
 8012e14:	2300      	movs	r3, #0
 8012e16:	4651      	mov	r1, sl
 8012e18:	220a      	movs	r2, #10
 8012e1a:	4620      	mov	r0, r4
 8012e1c:	f000 fb28 	bl	8013470 <__multadd>
 8012e20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012e22:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012e26:	4682      	mov	sl, r0
 8012e28:	2b00      	cmp	r3, #0
 8012e2a:	f000 81b0 	beq.w	801318e <_dtoa_r+0xbc6>
 8012e2e:	2300      	movs	r3, #0
 8012e30:	4639      	mov	r1, r7
 8012e32:	220a      	movs	r2, #10
 8012e34:	4620      	mov	r0, r4
 8012e36:	f000 fb1b 	bl	8013470 <__multadd>
 8012e3a:	9b01      	ldr	r3, [sp, #4]
 8012e3c:	2b00      	cmp	r3, #0
 8012e3e:	4607      	mov	r7, r0
 8012e40:	f300 8096 	bgt.w	8012f70 <_dtoa_r+0x9a8>
 8012e44:	9b07      	ldr	r3, [sp, #28]
 8012e46:	2b02      	cmp	r3, #2
 8012e48:	dc59      	bgt.n	8012efe <_dtoa_r+0x936>
 8012e4a:	e091      	b.n	8012f70 <_dtoa_r+0x9a8>
 8012e4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012e4e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8012e52:	e758      	b.n	8012d06 <_dtoa_r+0x73e>
 8012e54:	9b04      	ldr	r3, [sp, #16]
 8012e56:	1e5e      	subs	r6, r3, #1
 8012e58:	9b08      	ldr	r3, [sp, #32]
 8012e5a:	42b3      	cmp	r3, r6
 8012e5c:	bfbf      	itttt	lt
 8012e5e:	9b08      	ldrlt	r3, [sp, #32]
 8012e60:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8012e62:	9608      	strlt	r6, [sp, #32]
 8012e64:	1af3      	sublt	r3, r6, r3
 8012e66:	bfb4      	ite	lt
 8012e68:	18d2      	addlt	r2, r2, r3
 8012e6a:	1b9e      	subge	r6, r3, r6
 8012e6c:	9b04      	ldr	r3, [sp, #16]
 8012e6e:	bfbc      	itt	lt
 8012e70:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8012e72:	2600      	movlt	r6, #0
 8012e74:	2b00      	cmp	r3, #0
 8012e76:	bfb7      	itett	lt
 8012e78:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8012e7c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8012e80:	1a9d      	sublt	r5, r3, r2
 8012e82:	2300      	movlt	r3, #0
 8012e84:	e741      	b.n	8012d0a <_dtoa_r+0x742>
 8012e86:	9e08      	ldr	r6, [sp, #32]
 8012e88:	9d05      	ldr	r5, [sp, #20]
 8012e8a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8012e8c:	e748      	b.n	8012d20 <_dtoa_r+0x758>
 8012e8e:	9a08      	ldr	r2, [sp, #32]
 8012e90:	e770      	b.n	8012d74 <_dtoa_r+0x7ac>
 8012e92:	9b07      	ldr	r3, [sp, #28]
 8012e94:	2b01      	cmp	r3, #1
 8012e96:	dc19      	bgt.n	8012ecc <_dtoa_r+0x904>
 8012e98:	9b02      	ldr	r3, [sp, #8]
 8012e9a:	b9bb      	cbnz	r3, 8012ecc <_dtoa_r+0x904>
 8012e9c:	9b03      	ldr	r3, [sp, #12]
 8012e9e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012ea2:	b99b      	cbnz	r3, 8012ecc <_dtoa_r+0x904>
 8012ea4:	9b03      	ldr	r3, [sp, #12]
 8012ea6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012eaa:	0d1b      	lsrs	r3, r3, #20
 8012eac:	051b      	lsls	r3, r3, #20
 8012eae:	b183      	cbz	r3, 8012ed2 <_dtoa_r+0x90a>
 8012eb0:	9b05      	ldr	r3, [sp, #20]
 8012eb2:	3301      	adds	r3, #1
 8012eb4:	9305      	str	r3, [sp, #20]
 8012eb6:	9b06      	ldr	r3, [sp, #24]
 8012eb8:	3301      	adds	r3, #1
 8012eba:	9306      	str	r3, [sp, #24]
 8012ebc:	f04f 0801 	mov.w	r8, #1
 8012ec0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012ec2:	2b00      	cmp	r3, #0
 8012ec4:	f47f af6f 	bne.w	8012da6 <_dtoa_r+0x7de>
 8012ec8:	2001      	movs	r0, #1
 8012eca:	e774      	b.n	8012db6 <_dtoa_r+0x7ee>
 8012ecc:	f04f 0800 	mov.w	r8, #0
 8012ed0:	e7f6      	b.n	8012ec0 <_dtoa_r+0x8f8>
 8012ed2:	4698      	mov	r8, r3
 8012ed4:	e7f4      	b.n	8012ec0 <_dtoa_r+0x8f8>
 8012ed6:	d082      	beq.n	8012dde <_dtoa_r+0x816>
 8012ed8:	9a05      	ldr	r2, [sp, #20]
 8012eda:	331c      	adds	r3, #28
 8012edc:	441a      	add	r2, r3
 8012ede:	9205      	str	r2, [sp, #20]
 8012ee0:	9a06      	ldr	r2, [sp, #24]
 8012ee2:	441a      	add	r2, r3
 8012ee4:	441d      	add	r5, r3
 8012ee6:	9206      	str	r2, [sp, #24]
 8012ee8:	e779      	b.n	8012dde <_dtoa_r+0x816>
 8012eea:	4603      	mov	r3, r0
 8012eec:	e7f4      	b.n	8012ed8 <_dtoa_r+0x910>
 8012eee:	9b04      	ldr	r3, [sp, #16]
 8012ef0:	2b00      	cmp	r3, #0
 8012ef2:	dc37      	bgt.n	8012f64 <_dtoa_r+0x99c>
 8012ef4:	9b07      	ldr	r3, [sp, #28]
 8012ef6:	2b02      	cmp	r3, #2
 8012ef8:	dd34      	ble.n	8012f64 <_dtoa_r+0x99c>
 8012efa:	9b04      	ldr	r3, [sp, #16]
 8012efc:	9301      	str	r3, [sp, #4]
 8012efe:	9b01      	ldr	r3, [sp, #4]
 8012f00:	b963      	cbnz	r3, 8012f1c <_dtoa_r+0x954>
 8012f02:	4631      	mov	r1, r6
 8012f04:	2205      	movs	r2, #5
 8012f06:	4620      	mov	r0, r4
 8012f08:	f000 fab2 	bl	8013470 <__multadd>
 8012f0c:	4601      	mov	r1, r0
 8012f0e:	4606      	mov	r6, r0
 8012f10:	4650      	mov	r0, sl
 8012f12:	f000 fd11 	bl	8013938 <__mcmp>
 8012f16:	2800      	cmp	r0, #0
 8012f18:	f73f adbb 	bgt.w	8012a92 <_dtoa_r+0x4ca>
 8012f1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012f1e:	9d00      	ldr	r5, [sp, #0]
 8012f20:	ea6f 0b03 	mvn.w	fp, r3
 8012f24:	f04f 0800 	mov.w	r8, #0
 8012f28:	4631      	mov	r1, r6
 8012f2a:	4620      	mov	r0, r4
 8012f2c:	f000 fa7e 	bl	801342c <_Bfree>
 8012f30:	2f00      	cmp	r7, #0
 8012f32:	f43f aeab 	beq.w	8012c8c <_dtoa_r+0x6c4>
 8012f36:	f1b8 0f00 	cmp.w	r8, #0
 8012f3a:	d005      	beq.n	8012f48 <_dtoa_r+0x980>
 8012f3c:	45b8      	cmp	r8, r7
 8012f3e:	d003      	beq.n	8012f48 <_dtoa_r+0x980>
 8012f40:	4641      	mov	r1, r8
 8012f42:	4620      	mov	r0, r4
 8012f44:	f000 fa72 	bl	801342c <_Bfree>
 8012f48:	4639      	mov	r1, r7
 8012f4a:	4620      	mov	r0, r4
 8012f4c:	f000 fa6e 	bl	801342c <_Bfree>
 8012f50:	e69c      	b.n	8012c8c <_dtoa_r+0x6c4>
 8012f52:	2600      	movs	r6, #0
 8012f54:	4637      	mov	r7, r6
 8012f56:	e7e1      	b.n	8012f1c <_dtoa_r+0x954>
 8012f58:	46bb      	mov	fp, r7
 8012f5a:	4637      	mov	r7, r6
 8012f5c:	e599      	b.n	8012a92 <_dtoa_r+0x4ca>
 8012f5e:	bf00      	nop
 8012f60:	40240000 	.word	0x40240000
 8012f64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012f66:	2b00      	cmp	r3, #0
 8012f68:	f000 80c8 	beq.w	80130fc <_dtoa_r+0xb34>
 8012f6c:	9b04      	ldr	r3, [sp, #16]
 8012f6e:	9301      	str	r3, [sp, #4]
 8012f70:	2d00      	cmp	r5, #0
 8012f72:	dd05      	ble.n	8012f80 <_dtoa_r+0x9b8>
 8012f74:	4639      	mov	r1, r7
 8012f76:	462a      	mov	r2, r5
 8012f78:	4620      	mov	r0, r4
 8012f7a:	f000 fc71 	bl	8013860 <__lshift>
 8012f7e:	4607      	mov	r7, r0
 8012f80:	f1b8 0f00 	cmp.w	r8, #0
 8012f84:	d05b      	beq.n	801303e <_dtoa_r+0xa76>
 8012f86:	6879      	ldr	r1, [r7, #4]
 8012f88:	4620      	mov	r0, r4
 8012f8a:	f000 fa0f 	bl	80133ac <_Balloc>
 8012f8e:	4605      	mov	r5, r0
 8012f90:	b928      	cbnz	r0, 8012f9e <_dtoa_r+0x9d6>
 8012f92:	4b83      	ldr	r3, [pc, #524]	; (80131a0 <_dtoa_r+0xbd8>)
 8012f94:	4602      	mov	r2, r0
 8012f96:	f240 21ef 	movw	r1, #751	; 0x2ef
 8012f9a:	f7ff bb2e 	b.w	80125fa <_dtoa_r+0x32>
 8012f9e:	693a      	ldr	r2, [r7, #16]
 8012fa0:	3202      	adds	r2, #2
 8012fa2:	0092      	lsls	r2, r2, #2
 8012fa4:	f107 010c 	add.w	r1, r7, #12
 8012fa8:	300c      	adds	r0, #12
 8012faa:	f7ff fa70 	bl	801248e <memcpy>
 8012fae:	2201      	movs	r2, #1
 8012fb0:	4629      	mov	r1, r5
 8012fb2:	4620      	mov	r0, r4
 8012fb4:	f000 fc54 	bl	8013860 <__lshift>
 8012fb8:	9b00      	ldr	r3, [sp, #0]
 8012fba:	3301      	adds	r3, #1
 8012fbc:	9304      	str	r3, [sp, #16]
 8012fbe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012fc2:	4413      	add	r3, r2
 8012fc4:	9308      	str	r3, [sp, #32]
 8012fc6:	9b02      	ldr	r3, [sp, #8]
 8012fc8:	f003 0301 	and.w	r3, r3, #1
 8012fcc:	46b8      	mov	r8, r7
 8012fce:	9306      	str	r3, [sp, #24]
 8012fd0:	4607      	mov	r7, r0
 8012fd2:	9b04      	ldr	r3, [sp, #16]
 8012fd4:	4631      	mov	r1, r6
 8012fd6:	3b01      	subs	r3, #1
 8012fd8:	4650      	mov	r0, sl
 8012fda:	9301      	str	r3, [sp, #4]
 8012fdc:	f7ff fa6c 	bl	80124b8 <quorem>
 8012fe0:	4641      	mov	r1, r8
 8012fe2:	9002      	str	r0, [sp, #8]
 8012fe4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8012fe8:	4650      	mov	r0, sl
 8012fea:	f000 fca5 	bl	8013938 <__mcmp>
 8012fee:	463a      	mov	r2, r7
 8012ff0:	9005      	str	r0, [sp, #20]
 8012ff2:	4631      	mov	r1, r6
 8012ff4:	4620      	mov	r0, r4
 8012ff6:	f000 fcbb 	bl	8013970 <__mdiff>
 8012ffa:	68c2      	ldr	r2, [r0, #12]
 8012ffc:	4605      	mov	r5, r0
 8012ffe:	bb02      	cbnz	r2, 8013042 <_dtoa_r+0xa7a>
 8013000:	4601      	mov	r1, r0
 8013002:	4650      	mov	r0, sl
 8013004:	f000 fc98 	bl	8013938 <__mcmp>
 8013008:	4602      	mov	r2, r0
 801300a:	4629      	mov	r1, r5
 801300c:	4620      	mov	r0, r4
 801300e:	9209      	str	r2, [sp, #36]	; 0x24
 8013010:	f000 fa0c 	bl	801342c <_Bfree>
 8013014:	9b07      	ldr	r3, [sp, #28]
 8013016:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013018:	9d04      	ldr	r5, [sp, #16]
 801301a:	ea43 0102 	orr.w	r1, r3, r2
 801301e:	9b06      	ldr	r3, [sp, #24]
 8013020:	4319      	orrs	r1, r3
 8013022:	d110      	bne.n	8013046 <_dtoa_r+0xa7e>
 8013024:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8013028:	d029      	beq.n	801307e <_dtoa_r+0xab6>
 801302a:	9b05      	ldr	r3, [sp, #20]
 801302c:	2b00      	cmp	r3, #0
 801302e:	dd02      	ble.n	8013036 <_dtoa_r+0xa6e>
 8013030:	9b02      	ldr	r3, [sp, #8]
 8013032:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8013036:	9b01      	ldr	r3, [sp, #4]
 8013038:	f883 9000 	strb.w	r9, [r3]
 801303c:	e774      	b.n	8012f28 <_dtoa_r+0x960>
 801303e:	4638      	mov	r0, r7
 8013040:	e7ba      	b.n	8012fb8 <_dtoa_r+0x9f0>
 8013042:	2201      	movs	r2, #1
 8013044:	e7e1      	b.n	801300a <_dtoa_r+0xa42>
 8013046:	9b05      	ldr	r3, [sp, #20]
 8013048:	2b00      	cmp	r3, #0
 801304a:	db04      	blt.n	8013056 <_dtoa_r+0xa8e>
 801304c:	9907      	ldr	r1, [sp, #28]
 801304e:	430b      	orrs	r3, r1
 8013050:	9906      	ldr	r1, [sp, #24]
 8013052:	430b      	orrs	r3, r1
 8013054:	d120      	bne.n	8013098 <_dtoa_r+0xad0>
 8013056:	2a00      	cmp	r2, #0
 8013058:	dded      	ble.n	8013036 <_dtoa_r+0xa6e>
 801305a:	4651      	mov	r1, sl
 801305c:	2201      	movs	r2, #1
 801305e:	4620      	mov	r0, r4
 8013060:	f000 fbfe 	bl	8013860 <__lshift>
 8013064:	4631      	mov	r1, r6
 8013066:	4682      	mov	sl, r0
 8013068:	f000 fc66 	bl	8013938 <__mcmp>
 801306c:	2800      	cmp	r0, #0
 801306e:	dc03      	bgt.n	8013078 <_dtoa_r+0xab0>
 8013070:	d1e1      	bne.n	8013036 <_dtoa_r+0xa6e>
 8013072:	f019 0f01 	tst.w	r9, #1
 8013076:	d0de      	beq.n	8013036 <_dtoa_r+0xa6e>
 8013078:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801307c:	d1d8      	bne.n	8013030 <_dtoa_r+0xa68>
 801307e:	9a01      	ldr	r2, [sp, #4]
 8013080:	2339      	movs	r3, #57	; 0x39
 8013082:	7013      	strb	r3, [r2, #0]
 8013084:	462b      	mov	r3, r5
 8013086:	461d      	mov	r5, r3
 8013088:	3b01      	subs	r3, #1
 801308a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801308e:	2a39      	cmp	r2, #57	; 0x39
 8013090:	d06c      	beq.n	801316c <_dtoa_r+0xba4>
 8013092:	3201      	adds	r2, #1
 8013094:	701a      	strb	r2, [r3, #0]
 8013096:	e747      	b.n	8012f28 <_dtoa_r+0x960>
 8013098:	2a00      	cmp	r2, #0
 801309a:	dd07      	ble.n	80130ac <_dtoa_r+0xae4>
 801309c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80130a0:	d0ed      	beq.n	801307e <_dtoa_r+0xab6>
 80130a2:	9a01      	ldr	r2, [sp, #4]
 80130a4:	f109 0301 	add.w	r3, r9, #1
 80130a8:	7013      	strb	r3, [r2, #0]
 80130aa:	e73d      	b.n	8012f28 <_dtoa_r+0x960>
 80130ac:	9b04      	ldr	r3, [sp, #16]
 80130ae:	9a08      	ldr	r2, [sp, #32]
 80130b0:	f803 9c01 	strb.w	r9, [r3, #-1]
 80130b4:	4293      	cmp	r3, r2
 80130b6:	d043      	beq.n	8013140 <_dtoa_r+0xb78>
 80130b8:	4651      	mov	r1, sl
 80130ba:	2300      	movs	r3, #0
 80130bc:	220a      	movs	r2, #10
 80130be:	4620      	mov	r0, r4
 80130c0:	f000 f9d6 	bl	8013470 <__multadd>
 80130c4:	45b8      	cmp	r8, r7
 80130c6:	4682      	mov	sl, r0
 80130c8:	f04f 0300 	mov.w	r3, #0
 80130cc:	f04f 020a 	mov.w	r2, #10
 80130d0:	4641      	mov	r1, r8
 80130d2:	4620      	mov	r0, r4
 80130d4:	d107      	bne.n	80130e6 <_dtoa_r+0xb1e>
 80130d6:	f000 f9cb 	bl	8013470 <__multadd>
 80130da:	4680      	mov	r8, r0
 80130dc:	4607      	mov	r7, r0
 80130de:	9b04      	ldr	r3, [sp, #16]
 80130e0:	3301      	adds	r3, #1
 80130e2:	9304      	str	r3, [sp, #16]
 80130e4:	e775      	b.n	8012fd2 <_dtoa_r+0xa0a>
 80130e6:	f000 f9c3 	bl	8013470 <__multadd>
 80130ea:	4639      	mov	r1, r7
 80130ec:	4680      	mov	r8, r0
 80130ee:	2300      	movs	r3, #0
 80130f0:	220a      	movs	r2, #10
 80130f2:	4620      	mov	r0, r4
 80130f4:	f000 f9bc 	bl	8013470 <__multadd>
 80130f8:	4607      	mov	r7, r0
 80130fa:	e7f0      	b.n	80130de <_dtoa_r+0xb16>
 80130fc:	9b04      	ldr	r3, [sp, #16]
 80130fe:	9301      	str	r3, [sp, #4]
 8013100:	9d00      	ldr	r5, [sp, #0]
 8013102:	4631      	mov	r1, r6
 8013104:	4650      	mov	r0, sl
 8013106:	f7ff f9d7 	bl	80124b8 <quorem>
 801310a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 801310e:	9b00      	ldr	r3, [sp, #0]
 8013110:	f805 9b01 	strb.w	r9, [r5], #1
 8013114:	1aea      	subs	r2, r5, r3
 8013116:	9b01      	ldr	r3, [sp, #4]
 8013118:	4293      	cmp	r3, r2
 801311a:	dd07      	ble.n	801312c <_dtoa_r+0xb64>
 801311c:	4651      	mov	r1, sl
 801311e:	2300      	movs	r3, #0
 8013120:	220a      	movs	r2, #10
 8013122:	4620      	mov	r0, r4
 8013124:	f000 f9a4 	bl	8013470 <__multadd>
 8013128:	4682      	mov	sl, r0
 801312a:	e7ea      	b.n	8013102 <_dtoa_r+0xb3a>
 801312c:	9b01      	ldr	r3, [sp, #4]
 801312e:	2b00      	cmp	r3, #0
 8013130:	bfc8      	it	gt
 8013132:	461d      	movgt	r5, r3
 8013134:	9b00      	ldr	r3, [sp, #0]
 8013136:	bfd8      	it	le
 8013138:	2501      	movle	r5, #1
 801313a:	441d      	add	r5, r3
 801313c:	f04f 0800 	mov.w	r8, #0
 8013140:	4651      	mov	r1, sl
 8013142:	2201      	movs	r2, #1
 8013144:	4620      	mov	r0, r4
 8013146:	f000 fb8b 	bl	8013860 <__lshift>
 801314a:	4631      	mov	r1, r6
 801314c:	4682      	mov	sl, r0
 801314e:	f000 fbf3 	bl	8013938 <__mcmp>
 8013152:	2800      	cmp	r0, #0
 8013154:	dc96      	bgt.n	8013084 <_dtoa_r+0xabc>
 8013156:	d102      	bne.n	801315e <_dtoa_r+0xb96>
 8013158:	f019 0f01 	tst.w	r9, #1
 801315c:	d192      	bne.n	8013084 <_dtoa_r+0xabc>
 801315e:	462b      	mov	r3, r5
 8013160:	461d      	mov	r5, r3
 8013162:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013166:	2a30      	cmp	r2, #48	; 0x30
 8013168:	d0fa      	beq.n	8013160 <_dtoa_r+0xb98>
 801316a:	e6dd      	b.n	8012f28 <_dtoa_r+0x960>
 801316c:	9a00      	ldr	r2, [sp, #0]
 801316e:	429a      	cmp	r2, r3
 8013170:	d189      	bne.n	8013086 <_dtoa_r+0xabe>
 8013172:	f10b 0b01 	add.w	fp, fp, #1
 8013176:	2331      	movs	r3, #49	; 0x31
 8013178:	e796      	b.n	80130a8 <_dtoa_r+0xae0>
 801317a:	4b0a      	ldr	r3, [pc, #40]	; (80131a4 <_dtoa_r+0xbdc>)
 801317c:	f7ff ba99 	b.w	80126b2 <_dtoa_r+0xea>
 8013180:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013182:	2b00      	cmp	r3, #0
 8013184:	f47f aa6d 	bne.w	8012662 <_dtoa_r+0x9a>
 8013188:	4b07      	ldr	r3, [pc, #28]	; (80131a8 <_dtoa_r+0xbe0>)
 801318a:	f7ff ba92 	b.w	80126b2 <_dtoa_r+0xea>
 801318e:	9b01      	ldr	r3, [sp, #4]
 8013190:	2b00      	cmp	r3, #0
 8013192:	dcb5      	bgt.n	8013100 <_dtoa_r+0xb38>
 8013194:	9b07      	ldr	r3, [sp, #28]
 8013196:	2b02      	cmp	r3, #2
 8013198:	f73f aeb1 	bgt.w	8012efe <_dtoa_r+0x936>
 801319c:	e7b0      	b.n	8013100 <_dtoa_r+0xb38>
 801319e:	bf00      	nop
 80131a0:	080189ad 	.word	0x080189ad
 80131a4:	08018908 	.word	0x08018908
 80131a8:	08018931 	.word	0x08018931

080131ac <_free_r>:
 80131ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80131ae:	2900      	cmp	r1, #0
 80131b0:	d044      	beq.n	801323c <_free_r+0x90>
 80131b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80131b6:	9001      	str	r0, [sp, #4]
 80131b8:	2b00      	cmp	r3, #0
 80131ba:	f1a1 0404 	sub.w	r4, r1, #4
 80131be:	bfb8      	it	lt
 80131c0:	18e4      	addlt	r4, r4, r3
 80131c2:	f000 f8e7 	bl	8013394 <__malloc_lock>
 80131c6:	4a1e      	ldr	r2, [pc, #120]	; (8013240 <_free_r+0x94>)
 80131c8:	9801      	ldr	r0, [sp, #4]
 80131ca:	6813      	ldr	r3, [r2, #0]
 80131cc:	b933      	cbnz	r3, 80131dc <_free_r+0x30>
 80131ce:	6063      	str	r3, [r4, #4]
 80131d0:	6014      	str	r4, [r2, #0]
 80131d2:	b003      	add	sp, #12
 80131d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80131d8:	f000 b8e2 	b.w	80133a0 <__malloc_unlock>
 80131dc:	42a3      	cmp	r3, r4
 80131de:	d908      	bls.n	80131f2 <_free_r+0x46>
 80131e0:	6825      	ldr	r5, [r4, #0]
 80131e2:	1961      	adds	r1, r4, r5
 80131e4:	428b      	cmp	r3, r1
 80131e6:	bf01      	itttt	eq
 80131e8:	6819      	ldreq	r1, [r3, #0]
 80131ea:	685b      	ldreq	r3, [r3, #4]
 80131ec:	1949      	addeq	r1, r1, r5
 80131ee:	6021      	streq	r1, [r4, #0]
 80131f0:	e7ed      	b.n	80131ce <_free_r+0x22>
 80131f2:	461a      	mov	r2, r3
 80131f4:	685b      	ldr	r3, [r3, #4]
 80131f6:	b10b      	cbz	r3, 80131fc <_free_r+0x50>
 80131f8:	42a3      	cmp	r3, r4
 80131fa:	d9fa      	bls.n	80131f2 <_free_r+0x46>
 80131fc:	6811      	ldr	r1, [r2, #0]
 80131fe:	1855      	adds	r5, r2, r1
 8013200:	42a5      	cmp	r5, r4
 8013202:	d10b      	bne.n	801321c <_free_r+0x70>
 8013204:	6824      	ldr	r4, [r4, #0]
 8013206:	4421      	add	r1, r4
 8013208:	1854      	adds	r4, r2, r1
 801320a:	42a3      	cmp	r3, r4
 801320c:	6011      	str	r1, [r2, #0]
 801320e:	d1e0      	bne.n	80131d2 <_free_r+0x26>
 8013210:	681c      	ldr	r4, [r3, #0]
 8013212:	685b      	ldr	r3, [r3, #4]
 8013214:	6053      	str	r3, [r2, #4]
 8013216:	440c      	add	r4, r1
 8013218:	6014      	str	r4, [r2, #0]
 801321a:	e7da      	b.n	80131d2 <_free_r+0x26>
 801321c:	d902      	bls.n	8013224 <_free_r+0x78>
 801321e:	230c      	movs	r3, #12
 8013220:	6003      	str	r3, [r0, #0]
 8013222:	e7d6      	b.n	80131d2 <_free_r+0x26>
 8013224:	6825      	ldr	r5, [r4, #0]
 8013226:	1961      	adds	r1, r4, r5
 8013228:	428b      	cmp	r3, r1
 801322a:	bf04      	itt	eq
 801322c:	6819      	ldreq	r1, [r3, #0]
 801322e:	685b      	ldreq	r3, [r3, #4]
 8013230:	6063      	str	r3, [r4, #4]
 8013232:	bf04      	itt	eq
 8013234:	1949      	addeq	r1, r1, r5
 8013236:	6021      	streq	r1, [r4, #0]
 8013238:	6054      	str	r4, [r2, #4]
 801323a:	e7ca      	b.n	80131d2 <_free_r+0x26>
 801323c:	b003      	add	sp, #12
 801323e:	bd30      	pop	{r4, r5, pc}
 8013240:	20002758 	.word	0x20002758

08013244 <malloc>:
 8013244:	4b02      	ldr	r3, [pc, #8]	; (8013250 <malloc+0xc>)
 8013246:	4601      	mov	r1, r0
 8013248:	6818      	ldr	r0, [r3, #0]
 801324a:	f000 b823 	b.w	8013294 <_malloc_r>
 801324e:	bf00      	nop
 8013250:	200002b4 	.word	0x200002b4

08013254 <sbrk_aligned>:
 8013254:	b570      	push	{r4, r5, r6, lr}
 8013256:	4e0e      	ldr	r6, [pc, #56]	; (8013290 <sbrk_aligned+0x3c>)
 8013258:	460c      	mov	r4, r1
 801325a:	6831      	ldr	r1, [r6, #0]
 801325c:	4605      	mov	r5, r0
 801325e:	b911      	cbnz	r1, 8013266 <sbrk_aligned+0x12>
 8013260:	f001 fe1a 	bl	8014e98 <_sbrk_r>
 8013264:	6030      	str	r0, [r6, #0]
 8013266:	4621      	mov	r1, r4
 8013268:	4628      	mov	r0, r5
 801326a:	f001 fe15 	bl	8014e98 <_sbrk_r>
 801326e:	1c43      	adds	r3, r0, #1
 8013270:	d00a      	beq.n	8013288 <sbrk_aligned+0x34>
 8013272:	1cc4      	adds	r4, r0, #3
 8013274:	f024 0403 	bic.w	r4, r4, #3
 8013278:	42a0      	cmp	r0, r4
 801327a:	d007      	beq.n	801328c <sbrk_aligned+0x38>
 801327c:	1a21      	subs	r1, r4, r0
 801327e:	4628      	mov	r0, r5
 8013280:	f001 fe0a 	bl	8014e98 <_sbrk_r>
 8013284:	3001      	adds	r0, #1
 8013286:	d101      	bne.n	801328c <sbrk_aligned+0x38>
 8013288:	f04f 34ff 	mov.w	r4, #4294967295
 801328c:	4620      	mov	r0, r4
 801328e:	bd70      	pop	{r4, r5, r6, pc}
 8013290:	2000275c 	.word	0x2000275c

08013294 <_malloc_r>:
 8013294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013298:	1ccd      	adds	r5, r1, #3
 801329a:	f025 0503 	bic.w	r5, r5, #3
 801329e:	3508      	adds	r5, #8
 80132a0:	2d0c      	cmp	r5, #12
 80132a2:	bf38      	it	cc
 80132a4:	250c      	movcc	r5, #12
 80132a6:	2d00      	cmp	r5, #0
 80132a8:	4607      	mov	r7, r0
 80132aa:	db01      	blt.n	80132b0 <_malloc_r+0x1c>
 80132ac:	42a9      	cmp	r1, r5
 80132ae:	d905      	bls.n	80132bc <_malloc_r+0x28>
 80132b0:	230c      	movs	r3, #12
 80132b2:	603b      	str	r3, [r7, #0]
 80132b4:	2600      	movs	r6, #0
 80132b6:	4630      	mov	r0, r6
 80132b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80132bc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8013390 <_malloc_r+0xfc>
 80132c0:	f000 f868 	bl	8013394 <__malloc_lock>
 80132c4:	f8d8 3000 	ldr.w	r3, [r8]
 80132c8:	461c      	mov	r4, r3
 80132ca:	bb5c      	cbnz	r4, 8013324 <_malloc_r+0x90>
 80132cc:	4629      	mov	r1, r5
 80132ce:	4638      	mov	r0, r7
 80132d0:	f7ff ffc0 	bl	8013254 <sbrk_aligned>
 80132d4:	1c43      	adds	r3, r0, #1
 80132d6:	4604      	mov	r4, r0
 80132d8:	d155      	bne.n	8013386 <_malloc_r+0xf2>
 80132da:	f8d8 4000 	ldr.w	r4, [r8]
 80132de:	4626      	mov	r6, r4
 80132e0:	2e00      	cmp	r6, #0
 80132e2:	d145      	bne.n	8013370 <_malloc_r+0xdc>
 80132e4:	2c00      	cmp	r4, #0
 80132e6:	d048      	beq.n	801337a <_malloc_r+0xe6>
 80132e8:	6823      	ldr	r3, [r4, #0]
 80132ea:	4631      	mov	r1, r6
 80132ec:	4638      	mov	r0, r7
 80132ee:	eb04 0903 	add.w	r9, r4, r3
 80132f2:	f001 fdd1 	bl	8014e98 <_sbrk_r>
 80132f6:	4581      	cmp	r9, r0
 80132f8:	d13f      	bne.n	801337a <_malloc_r+0xe6>
 80132fa:	6821      	ldr	r1, [r4, #0]
 80132fc:	1a6d      	subs	r5, r5, r1
 80132fe:	4629      	mov	r1, r5
 8013300:	4638      	mov	r0, r7
 8013302:	f7ff ffa7 	bl	8013254 <sbrk_aligned>
 8013306:	3001      	adds	r0, #1
 8013308:	d037      	beq.n	801337a <_malloc_r+0xe6>
 801330a:	6823      	ldr	r3, [r4, #0]
 801330c:	442b      	add	r3, r5
 801330e:	6023      	str	r3, [r4, #0]
 8013310:	f8d8 3000 	ldr.w	r3, [r8]
 8013314:	2b00      	cmp	r3, #0
 8013316:	d038      	beq.n	801338a <_malloc_r+0xf6>
 8013318:	685a      	ldr	r2, [r3, #4]
 801331a:	42a2      	cmp	r2, r4
 801331c:	d12b      	bne.n	8013376 <_malloc_r+0xe2>
 801331e:	2200      	movs	r2, #0
 8013320:	605a      	str	r2, [r3, #4]
 8013322:	e00f      	b.n	8013344 <_malloc_r+0xb0>
 8013324:	6822      	ldr	r2, [r4, #0]
 8013326:	1b52      	subs	r2, r2, r5
 8013328:	d41f      	bmi.n	801336a <_malloc_r+0xd6>
 801332a:	2a0b      	cmp	r2, #11
 801332c:	d917      	bls.n	801335e <_malloc_r+0xca>
 801332e:	1961      	adds	r1, r4, r5
 8013330:	42a3      	cmp	r3, r4
 8013332:	6025      	str	r5, [r4, #0]
 8013334:	bf18      	it	ne
 8013336:	6059      	strne	r1, [r3, #4]
 8013338:	6863      	ldr	r3, [r4, #4]
 801333a:	bf08      	it	eq
 801333c:	f8c8 1000 	streq.w	r1, [r8]
 8013340:	5162      	str	r2, [r4, r5]
 8013342:	604b      	str	r3, [r1, #4]
 8013344:	4638      	mov	r0, r7
 8013346:	f104 060b 	add.w	r6, r4, #11
 801334a:	f000 f829 	bl	80133a0 <__malloc_unlock>
 801334e:	f026 0607 	bic.w	r6, r6, #7
 8013352:	1d23      	adds	r3, r4, #4
 8013354:	1af2      	subs	r2, r6, r3
 8013356:	d0ae      	beq.n	80132b6 <_malloc_r+0x22>
 8013358:	1b9b      	subs	r3, r3, r6
 801335a:	50a3      	str	r3, [r4, r2]
 801335c:	e7ab      	b.n	80132b6 <_malloc_r+0x22>
 801335e:	42a3      	cmp	r3, r4
 8013360:	6862      	ldr	r2, [r4, #4]
 8013362:	d1dd      	bne.n	8013320 <_malloc_r+0x8c>
 8013364:	f8c8 2000 	str.w	r2, [r8]
 8013368:	e7ec      	b.n	8013344 <_malloc_r+0xb0>
 801336a:	4623      	mov	r3, r4
 801336c:	6864      	ldr	r4, [r4, #4]
 801336e:	e7ac      	b.n	80132ca <_malloc_r+0x36>
 8013370:	4634      	mov	r4, r6
 8013372:	6876      	ldr	r6, [r6, #4]
 8013374:	e7b4      	b.n	80132e0 <_malloc_r+0x4c>
 8013376:	4613      	mov	r3, r2
 8013378:	e7cc      	b.n	8013314 <_malloc_r+0x80>
 801337a:	230c      	movs	r3, #12
 801337c:	603b      	str	r3, [r7, #0]
 801337e:	4638      	mov	r0, r7
 8013380:	f000 f80e 	bl	80133a0 <__malloc_unlock>
 8013384:	e797      	b.n	80132b6 <_malloc_r+0x22>
 8013386:	6025      	str	r5, [r4, #0]
 8013388:	e7dc      	b.n	8013344 <_malloc_r+0xb0>
 801338a:	605b      	str	r3, [r3, #4]
 801338c:	deff      	udf	#255	; 0xff
 801338e:	bf00      	nop
 8013390:	20002758 	.word	0x20002758

08013394 <__malloc_lock>:
 8013394:	4801      	ldr	r0, [pc, #4]	; (801339c <__malloc_lock+0x8>)
 8013396:	f7ff b878 	b.w	801248a <__retarget_lock_acquire_recursive>
 801339a:	bf00      	nop
 801339c:	20002754 	.word	0x20002754

080133a0 <__malloc_unlock>:
 80133a0:	4801      	ldr	r0, [pc, #4]	; (80133a8 <__malloc_unlock+0x8>)
 80133a2:	f7ff b873 	b.w	801248c <__retarget_lock_release_recursive>
 80133a6:	bf00      	nop
 80133a8:	20002754 	.word	0x20002754

080133ac <_Balloc>:
 80133ac:	b570      	push	{r4, r5, r6, lr}
 80133ae:	69c6      	ldr	r6, [r0, #28]
 80133b0:	4604      	mov	r4, r0
 80133b2:	460d      	mov	r5, r1
 80133b4:	b976      	cbnz	r6, 80133d4 <_Balloc+0x28>
 80133b6:	2010      	movs	r0, #16
 80133b8:	f7ff ff44 	bl	8013244 <malloc>
 80133bc:	4602      	mov	r2, r0
 80133be:	61e0      	str	r0, [r4, #28]
 80133c0:	b920      	cbnz	r0, 80133cc <_Balloc+0x20>
 80133c2:	4b18      	ldr	r3, [pc, #96]	; (8013424 <_Balloc+0x78>)
 80133c4:	4818      	ldr	r0, [pc, #96]	; (8013428 <_Balloc+0x7c>)
 80133c6:	216b      	movs	r1, #107	; 0x6b
 80133c8:	f001 fd7e 	bl	8014ec8 <__assert_func>
 80133cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80133d0:	6006      	str	r6, [r0, #0]
 80133d2:	60c6      	str	r6, [r0, #12]
 80133d4:	69e6      	ldr	r6, [r4, #28]
 80133d6:	68f3      	ldr	r3, [r6, #12]
 80133d8:	b183      	cbz	r3, 80133fc <_Balloc+0x50>
 80133da:	69e3      	ldr	r3, [r4, #28]
 80133dc:	68db      	ldr	r3, [r3, #12]
 80133de:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80133e2:	b9b8      	cbnz	r0, 8013414 <_Balloc+0x68>
 80133e4:	2101      	movs	r1, #1
 80133e6:	fa01 f605 	lsl.w	r6, r1, r5
 80133ea:	1d72      	adds	r2, r6, #5
 80133ec:	0092      	lsls	r2, r2, #2
 80133ee:	4620      	mov	r0, r4
 80133f0:	f001 fd88 	bl	8014f04 <_calloc_r>
 80133f4:	b160      	cbz	r0, 8013410 <_Balloc+0x64>
 80133f6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80133fa:	e00e      	b.n	801341a <_Balloc+0x6e>
 80133fc:	2221      	movs	r2, #33	; 0x21
 80133fe:	2104      	movs	r1, #4
 8013400:	4620      	mov	r0, r4
 8013402:	f001 fd7f 	bl	8014f04 <_calloc_r>
 8013406:	69e3      	ldr	r3, [r4, #28]
 8013408:	60f0      	str	r0, [r6, #12]
 801340a:	68db      	ldr	r3, [r3, #12]
 801340c:	2b00      	cmp	r3, #0
 801340e:	d1e4      	bne.n	80133da <_Balloc+0x2e>
 8013410:	2000      	movs	r0, #0
 8013412:	bd70      	pop	{r4, r5, r6, pc}
 8013414:	6802      	ldr	r2, [r0, #0]
 8013416:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801341a:	2300      	movs	r3, #0
 801341c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013420:	e7f7      	b.n	8013412 <_Balloc+0x66>
 8013422:	bf00      	nop
 8013424:	0801893e 	.word	0x0801893e
 8013428:	080189be 	.word	0x080189be

0801342c <_Bfree>:
 801342c:	b570      	push	{r4, r5, r6, lr}
 801342e:	69c6      	ldr	r6, [r0, #28]
 8013430:	4605      	mov	r5, r0
 8013432:	460c      	mov	r4, r1
 8013434:	b976      	cbnz	r6, 8013454 <_Bfree+0x28>
 8013436:	2010      	movs	r0, #16
 8013438:	f7ff ff04 	bl	8013244 <malloc>
 801343c:	4602      	mov	r2, r0
 801343e:	61e8      	str	r0, [r5, #28]
 8013440:	b920      	cbnz	r0, 801344c <_Bfree+0x20>
 8013442:	4b09      	ldr	r3, [pc, #36]	; (8013468 <_Bfree+0x3c>)
 8013444:	4809      	ldr	r0, [pc, #36]	; (801346c <_Bfree+0x40>)
 8013446:	218f      	movs	r1, #143	; 0x8f
 8013448:	f001 fd3e 	bl	8014ec8 <__assert_func>
 801344c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013450:	6006      	str	r6, [r0, #0]
 8013452:	60c6      	str	r6, [r0, #12]
 8013454:	b13c      	cbz	r4, 8013466 <_Bfree+0x3a>
 8013456:	69eb      	ldr	r3, [r5, #28]
 8013458:	6862      	ldr	r2, [r4, #4]
 801345a:	68db      	ldr	r3, [r3, #12]
 801345c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013460:	6021      	str	r1, [r4, #0]
 8013462:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013466:	bd70      	pop	{r4, r5, r6, pc}
 8013468:	0801893e 	.word	0x0801893e
 801346c:	080189be 	.word	0x080189be

08013470 <__multadd>:
 8013470:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013474:	690d      	ldr	r5, [r1, #16]
 8013476:	4607      	mov	r7, r0
 8013478:	460c      	mov	r4, r1
 801347a:	461e      	mov	r6, r3
 801347c:	f101 0c14 	add.w	ip, r1, #20
 8013480:	2000      	movs	r0, #0
 8013482:	f8dc 3000 	ldr.w	r3, [ip]
 8013486:	b299      	uxth	r1, r3
 8013488:	fb02 6101 	mla	r1, r2, r1, r6
 801348c:	0c1e      	lsrs	r6, r3, #16
 801348e:	0c0b      	lsrs	r3, r1, #16
 8013490:	fb02 3306 	mla	r3, r2, r6, r3
 8013494:	b289      	uxth	r1, r1
 8013496:	3001      	adds	r0, #1
 8013498:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801349c:	4285      	cmp	r5, r0
 801349e:	f84c 1b04 	str.w	r1, [ip], #4
 80134a2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80134a6:	dcec      	bgt.n	8013482 <__multadd+0x12>
 80134a8:	b30e      	cbz	r6, 80134ee <__multadd+0x7e>
 80134aa:	68a3      	ldr	r3, [r4, #8]
 80134ac:	42ab      	cmp	r3, r5
 80134ae:	dc19      	bgt.n	80134e4 <__multadd+0x74>
 80134b0:	6861      	ldr	r1, [r4, #4]
 80134b2:	4638      	mov	r0, r7
 80134b4:	3101      	adds	r1, #1
 80134b6:	f7ff ff79 	bl	80133ac <_Balloc>
 80134ba:	4680      	mov	r8, r0
 80134bc:	b928      	cbnz	r0, 80134ca <__multadd+0x5a>
 80134be:	4602      	mov	r2, r0
 80134c0:	4b0c      	ldr	r3, [pc, #48]	; (80134f4 <__multadd+0x84>)
 80134c2:	480d      	ldr	r0, [pc, #52]	; (80134f8 <__multadd+0x88>)
 80134c4:	21ba      	movs	r1, #186	; 0xba
 80134c6:	f001 fcff 	bl	8014ec8 <__assert_func>
 80134ca:	6922      	ldr	r2, [r4, #16]
 80134cc:	3202      	adds	r2, #2
 80134ce:	f104 010c 	add.w	r1, r4, #12
 80134d2:	0092      	lsls	r2, r2, #2
 80134d4:	300c      	adds	r0, #12
 80134d6:	f7fe ffda 	bl	801248e <memcpy>
 80134da:	4621      	mov	r1, r4
 80134dc:	4638      	mov	r0, r7
 80134de:	f7ff ffa5 	bl	801342c <_Bfree>
 80134e2:	4644      	mov	r4, r8
 80134e4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80134e8:	3501      	adds	r5, #1
 80134ea:	615e      	str	r6, [r3, #20]
 80134ec:	6125      	str	r5, [r4, #16]
 80134ee:	4620      	mov	r0, r4
 80134f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80134f4:	080189ad 	.word	0x080189ad
 80134f8:	080189be 	.word	0x080189be

080134fc <__s2b>:
 80134fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013500:	460c      	mov	r4, r1
 8013502:	4615      	mov	r5, r2
 8013504:	461f      	mov	r7, r3
 8013506:	2209      	movs	r2, #9
 8013508:	3308      	adds	r3, #8
 801350a:	4606      	mov	r6, r0
 801350c:	fb93 f3f2 	sdiv	r3, r3, r2
 8013510:	2100      	movs	r1, #0
 8013512:	2201      	movs	r2, #1
 8013514:	429a      	cmp	r2, r3
 8013516:	db09      	blt.n	801352c <__s2b+0x30>
 8013518:	4630      	mov	r0, r6
 801351a:	f7ff ff47 	bl	80133ac <_Balloc>
 801351e:	b940      	cbnz	r0, 8013532 <__s2b+0x36>
 8013520:	4602      	mov	r2, r0
 8013522:	4b19      	ldr	r3, [pc, #100]	; (8013588 <__s2b+0x8c>)
 8013524:	4819      	ldr	r0, [pc, #100]	; (801358c <__s2b+0x90>)
 8013526:	21d3      	movs	r1, #211	; 0xd3
 8013528:	f001 fcce 	bl	8014ec8 <__assert_func>
 801352c:	0052      	lsls	r2, r2, #1
 801352e:	3101      	adds	r1, #1
 8013530:	e7f0      	b.n	8013514 <__s2b+0x18>
 8013532:	9b08      	ldr	r3, [sp, #32]
 8013534:	6143      	str	r3, [r0, #20]
 8013536:	2d09      	cmp	r5, #9
 8013538:	f04f 0301 	mov.w	r3, #1
 801353c:	6103      	str	r3, [r0, #16]
 801353e:	dd16      	ble.n	801356e <__s2b+0x72>
 8013540:	f104 0909 	add.w	r9, r4, #9
 8013544:	46c8      	mov	r8, r9
 8013546:	442c      	add	r4, r5
 8013548:	f818 3b01 	ldrb.w	r3, [r8], #1
 801354c:	4601      	mov	r1, r0
 801354e:	3b30      	subs	r3, #48	; 0x30
 8013550:	220a      	movs	r2, #10
 8013552:	4630      	mov	r0, r6
 8013554:	f7ff ff8c 	bl	8013470 <__multadd>
 8013558:	45a0      	cmp	r8, r4
 801355a:	d1f5      	bne.n	8013548 <__s2b+0x4c>
 801355c:	f1a5 0408 	sub.w	r4, r5, #8
 8013560:	444c      	add	r4, r9
 8013562:	1b2d      	subs	r5, r5, r4
 8013564:	1963      	adds	r3, r4, r5
 8013566:	42bb      	cmp	r3, r7
 8013568:	db04      	blt.n	8013574 <__s2b+0x78>
 801356a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801356e:	340a      	adds	r4, #10
 8013570:	2509      	movs	r5, #9
 8013572:	e7f6      	b.n	8013562 <__s2b+0x66>
 8013574:	f814 3b01 	ldrb.w	r3, [r4], #1
 8013578:	4601      	mov	r1, r0
 801357a:	3b30      	subs	r3, #48	; 0x30
 801357c:	220a      	movs	r2, #10
 801357e:	4630      	mov	r0, r6
 8013580:	f7ff ff76 	bl	8013470 <__multadd>
 8013584:	e7ee      	b.n	8013564 <__s2b+0x68>
 8013586:	bf00      	nop
 8013588:	080189ad 	.word	0x080189ad
 801358c:	080189be 	.word	0x080189be

08013590 <__hi0bits>:
 8013590:	0c03      	lsrs	r3, r0, #16
 8013592:	041b      	lsls	r3, r3, #16
 8013594:	b9d3      	cbnz	r3, 80135cc <__hi0bits+0x3c>
 8013596:	0400      	lsls	r0, r0, #16
 8013598:	2310      	movs	r3, #16
 801359a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801359e:	bf04      	itt	eq
 80135a0:	0200      	lsleq	r0, r0, #8
 80135a2:	3308      	addeq	r3, #8
 80135a4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80135a8:	bf04      	itt	eq
 80135aa:	0100      	lsleq	r0, r0, #4
 80135ac:	3304      	addeq	r3, #4
 80135ae:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80135b2:	bf04      	itt	eq
 80135b4:	0080      	lsleq	r0, r0, #2
 80135b6:	3302      	addeq	r3, #2
 80135b8:	2800      	cmp	r0, #0
 80135ba:	db05      	blt.n	80135c8 <__hi0bits+0x38>
 80135bc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80135c0:	f103 0301 	add.w	r3, r3, #1
 80135c4:	bf08      	it	eq
 80135c6:	2320      	moveq	r3, #32
 80135c8:	4618      	mov	r0, r3
 80135ca:	4770      	bx	lr
 80135cc:	2300      	movs	r3, #0
 80135ce:	e7e4      	b.n	801359a <__hi0bits+0xa>

080135d0 <__lo0bits>:
 80135d0:	6803      	ldr	r3, [r0, #0]
 80135d2:	f013 0207 	ands.w	r2, r3, #7
 80135d6:	d00c      	beq.n	80135f2 <__lo0bits+0x22>
 80135d8:	07d9      	lsls	r1, r3, #31
 80135da:	d422      	bmi.n	8013622 <__lo0bits+0x52>
 80135dc:	079a      	lsls	r2, r3, #30
 80135de:	bf49      	itett	mi
 80135e0:	085b      	lsrmi	r3, r3, #1
 80135e2:	089b      	lsrpl	r3, r3, #2
 80135e4:	6003      	strmi	r3, [r0, #0]
 80135e6:	2201      	movmi	r2, #1
 80135e8:	bf5c      	itt	pl
 80135ea:	6003      	strpl	r3, [r0, #0]
 80135ec:	2202      	movpl	r2, #2
 80135ee:	4610      	mov	r0, r2
 80135f0:	4770      	bx	lr
 80135f2:	b299      	uxth	r1, r3
 80135f4:	b909      	cbnz	r1, 80135fa <__lo0bits+0x2a>
 80135f6:	0c1b      	lsrs	r3, r3, #16
 80135f8:	2210      	movs	r2, #16
 80135fa:	b2d9      	uxtb	r1, r3
 80135fc:	b909      	cbnz	r1, 8013602 <__lo0bits+0x32>
 80135fe:	3208      	adds	r2, #8
 8013600:	0a1b      	lsrs	r3, r3, #8
 8013602:	0719      	lsls	r1, r3, #28
 8013604:	bf04      	itt	eq
 8013606:	091b      	lsreq	r3, r3, #4
 8013608:	3204      	addeq	r2, #4
 801360a:	0799      	lsls	r1, r3, #30
 801360c:	bf04      	itt	eq
 801360e:	089b      	lsreq	r3, r3, #2
 8013610:	3202      	addeq	r2, #2
 8013612:	07d9      	lsls	r1, r3, #31
 8013614:	d403      	bmi.n	801361e <__lo0bits+0x4e>
 8013616:	085b      	lsrs	r3, r3, #1
 8013618:	f102 0201 	add.w	r2, r2, #1
 801361c:	d003      	beq.n	8013626 <__lo0bits+0x56>
 801361e:	6003      	str	r3, [r0, #0]
 8013620:	e7e5      	b.n	80135ee <__lo0bits+0x1e>
 8013622:	2200      	movs	r2, #0
 8013624:	e7e3      	b.n	80135ee <__lo0bits+0x1e>
 8013626:	2220      	movs	r2, #32
 8013628:	e7e1      	b.n	80135ee <__lo0bits+0x1e>
	...

0801362c <__i2b>:
 801362c:	b510      	push	{r4, lr}
 801362e:	460c      	mov	r4, r1
 8013630:	2101      	movs	r1, #1
 8013632:	f7ff febb 	bl	80133ac <_Balloc>
 8013636:	4602      	mov	r2, r0
 8013638:	b928      	cbnz	r0, 8013646 <__i2b+0x1a>
 801363a:	4b05      	ldr	r3, [pc, #20]	; (8013650 <__i2b+0x24>)
 801363c:	4805      	ldr	r0, [pc, #20]	; (8013654 <__i2b+0x28>)
 801363e:	f240 1145 	movw	r1, #325	; 0x145
 8013642:	f001 fc41 	bl	8014ec8 <__assert_func>
 8013646:	2301      	movs	r3, #1
 8013648:	6144      	str	r4, [r0, #20]
 801364a:	6103      	str	r3, [r0, #16]
 801364c:	bd10      	pop	{r4, pc}
 801364e:	bf00      	nop
 8013650:	080189ad 	.word	0x080189ad
 8013654:	080189be 	.word	0x080189be

08013658 <__multiply>:
 8013658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801365c:	4691      	mov	r9, r2
 801365e:	690a      	ldr	r2, [r1, #16]
 8013660:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8013664:	429a      	cmp	r2, r3
 8013666:	bfb8      	it	lt
 8013668:	460b      	movlt	r3, r1
 801366a:	460c      	mov	r4, r1
 801366c:	bfbc      	itt	lt
 801366e:	464c      	movlt	r4, r9
 8013670:	4699      	movlt	r9, r3
 8013672:	6927      	ldr	r7, [r4, #16]
 8013674:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013678:	68a3      	ldr	r3, [r4, #8]
 801367a:	6861      	ldr	r1, [r4, #4]
 801367c:	eb07 060a 	add.w	r6, r7, sl
 8013680:	42b3      	cmp	r3, r6
 8013682:	b085      	sub	sp, #20
 8013684:	bfb8      	it	lt
 8013686:	3101      	addlt	r1, #1
 8013688:	f7ff fe90 	bl	80133ac <_Balloc>
 801368c:	b930      	cbnz	r0, 801369c <__multiply+0x44>
 801368e:	4602      	mov	r2, r0
 8013690:	4b44      	ldr	r3, [pc, #272]	; (80137a4 <__multiply+0x14c>)
 8013692:	4845      	ldr	r0, [pc, #276]	; (80137a8 <__multiply+0x150>)
 8013694:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8013698:	f001 fc16 	bl	8014ec8 <__assert_func>
 801369c:	f100 0514 	add.w	r5, r0, #20
 80136a0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80136a4:	462b      	mov	r3, r5
 80136a6:	2200      	movs	r2, #0
 80136a8:	4543      	cmp	r3, r8
 80136aa:	d321      	bcc.n	80136f0 <__multiply+0x98>
 80136ac:	f104 0314 	add.w	r3, r4, #20
 80136b0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80136b4:	f109 0314 	add.w	r3, r9, #20
 80136b8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80136bc:	9202      	str	r2, [sp, #8]
 80136be:	1b3a      	subs	r2, r7, r4
 80136c0:	3a15      	subs	r2, #21
 80136c2:	f022 0203 	bic.w	r2, r2, #3
 80136c6:	3204      	adds	r2, #4
 80136c8:	f104 0115 	add.w	r1, r4, #21
 80136cc:	428f      	cmp	r7, r1
 80136ce:	bf38      	it	cc
 80136d0:	2204      	movcc	r2, #4
 80136d2:	9201      	str	r2, [sp, #4]
 80136d4:	9a02      	ldr	r2, [sp, #8]
 80136d6:	9303      	str	r3, [sp, #12]
 80136d8:	429a      	cmp	r2, r3
 80136da:	d80c      	bhi.n	80136f6 <__multiply+0x9e>
 80136dc:	2e00      	cmp	r6, #0
 80136de:	dd03      	ble.n	80136e8 <__multiply+0x90>
 80136e0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80136e4:	2b00      	cmp	r3, #0
 80136e6:	d05b      	beq.n	80137a0 <__multiply+0x148>
 80136e8:	6106      	str	r6, [r0, #16]
 80136ea:	b005      	add	sp, #20
 80136ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80136f0:	f843 2b04 	str.w	r2, [r3], #4
 80136f4:	e7d8      	b.n	80136a8 <__multiply+0x50>
 80136f6:	f8b3 a000 	ldrh.w	sl, [r3]
 80136fa:	f1ba 0f00 	cmp.w	sl, #0
 80136fe:	d024      	beq.n	801374a <__multiply+0xf2>
 8013700:	f104 0e14 	add.w	lr, r4, #20
 8013704:	46a9      	mov	r9, r5
 8013706:	f04f 0c00 	mov.w	ip, #0
 801370a:	f85e 2b04 	ldr.w	r2, [lr], #4
 801370e:	f8d9 1000 	ldr.w	r1, [r9]
 8013712:	fa1f fb82 	uxth.w	fp, r2
 8013716:	b289      	uxth	r1, r1
 8013718:	fb0a 110b 	mla	r1, sl, fp, r1
 801371c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8013720:	f8d9 2000 	ldr.w	r2, [r9]
 8013724:	4461      	add	r1, ip
 8013726:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801372a:	fb0a c20b 	mla	r2, sl, fp, ip
 801372e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8013732:	b289      	uxth	r1, r1
 8013734:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8013738:	4577      	cmp	r7, lr
 801373a:	f849 1b04 	str.w	r1, [r9], #4
 801373e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8013742:	d8e2      	bhi.n	801370a <__multiply+0xb2>
 8013744:	9a01      	ldr	r2, [sp, #4]
 8013746:	f845 c002 	str.w	ip, [r5, r2]
 801374a:	9a03      	ldr	r2, [sp, #12]
 801374c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8013750:	3304      	adds	r3, #4
 8013752:	f1b9 0f00 	cmp.w	r9, #0
 8013756:	d021      	beq.n	801379c <__multiply+0x144>
 8013758:	6829      	ldr	r1, [r5, #0]
 801375a:	f104 0c14 	add.w	ip, r4, #20
 801375e:	46ae      	mov	lr, r5
 8013760:	f04f 0a00 	mov.w	sl, #0
 8013764:	f8bc b000 	ldrh.w	fp, [ip]
 8013768:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801376c:	fb09 220b 	mla	r2, r9, fp, r2
 8013770:	4452      	add	r2, sl
 8013772:	b289      	uxth	r1, r1
 8013774:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8013778:	f84e 1b04 	str.w	r1, [lr], #4
 801377c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8013780:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8013784:	f8be 1000 	ldrh.w	r1, [lr]
 8013788:	fb09 110a 	mla	r1, r9, sl, r1
 801378c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8013790:	4567      	cmp	r7, ip
 8013792:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8013796:	d8e5      	bhi.n	8013764 <__multiply+0x10c>
 8013798:	9a01      	ldr	r2, [sp, #4]
 801379a:	50a9      	str	r1, [r5, r2]
 801379c:	3504      	adds	r5, #4
 801379e:	e799      	b.n	80136d4 <__multiply+0x7c>
 80137a0:	3e01      	subs	r6, #1
 80137a2:	e79b      	b.n	80136dc <__multiply+0x84>
 80137a4:	080189ad 	.word	0x080189ad
 80137a8:	080189be 	.word	0x080189be

080137ac <__pow5mult>:
 80137ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80137b0:	4615      	mov	r5, r2
 80137b2:	f012 0203 	ands.w	r2, r2, #3
 80137b6:	4606      	mov	r6, r0
 80137b8:	460f      	mov	r7, r1
 80137ba:	d007      	beq.n	80137cc <__pow5mult+0x20>
 80137bc:	4c25      	ldr	r4, [pc, #148]	; (8013854 <__pow5mult+0xa8>)
 80137be:	3a01      	subs	r2, #1
 80137c0:	2300      	movs	r3, #0
 80137c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80137c6:	f7ff fe53 	bl	8013470 <__multadd>
 80137ca:	4607      	mov	r7, r0
 80137cc:	10ad      	asrs	r5, r5, #2
 80137ce:	d03d      	beq.n	801384c <__pow5mult+0xa0>
 80137d0:	69f4      	ldr	r4, [r6, #28]
 80137d2:	b97c      	cbnz	r4, 80137f4 <__pow5mult+0x48>
 80137d4:	2010      	movs	r0, #16
 80137d6:	f7ff fd35 	bl	8013244 <malloc>
 80137da:	4602      	mov	r2, r0
 80137dc:	61f0      	str	r0, [r6, #28]
 80137de:	b928      	cbnz	r0, 80137ec <__pow5mult+0x40>
 80137e0:	4b1d      	ldr	r3, [pc, #116]	; (8013858 <__pow5mult+0xac>)
 80137e2:	481e      	ldr	r0, [pc, #120]	; (801385c <__pow5mult+0xb0>)
 80137e4:	f240 11b3 	movw	r1, #435	; 0x1b3
 80137e8:	f001 fb6e 	bl	8014ec8 <__assert_func>
 80137ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80137f0:	6004      	str	r4, [r0, #0]
 80137f2:	60c4      	str	r4, [r0, #12]
 80137f4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80137f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80137fc:	b94c      	cbnz	r4, 8013812 <__pow5mult+0x66>
 80137fe:	f240 2171 	movw	r1, #625	; 0x271
 8013802:	4630      	mov	r0, r6
 8013804:	f7ff ff12 	bl	801362c <__i2b>
 8013808:	2300      	movs	r3, #0
 801380a:	f8c8 0008 	str.w	r0, [r8, #8]
 801380e:	4604      	mov	r4, r0
 8013810:	6003      	str	r3, [r0, #0]
 8013812:	f04f 0900 	mov.w	r9, #0
 8013816:	07eb      	lsls	r3, r5, #31
 8013818:	d50a      	bpl.n	8013830 <__pow5mult+0x84>
 801381a:	4639      	mov	r1, r7
 801381c:	4622      	mov	r2, r4
 801381e:	4630      	mov	r0, r6
 8013820:	f7ff ff1a 	bl	8013658 <__multiply>
 8013824:	4639      	mov	r1, r7
 8013826:	4680      	mov	r8, r0
 8013828:	4630      	mov	r0, r6
 801382a:	f7ff fdff 	bl	801342c <_Bfree>
 801382e:	4647      	mov	r7, r8
 8013830:	106d      	asrs	r5, r5, #1
 8013832:	d00b      	beq.n	801384c <__pow5mult+0xa0>
 8013834:	6820      	ldr	r0, [r4, #0]
 8013836:	b938      	cbnz	r0, 8013848 <__pow5mult+0x9c>
 8013838:	4622      	mov	r2, r4
 801383a:	4621      	mov	r1, r4
 801383c:	4630      	mov	r0, r6
 801383e:	f7ff ff0b 	bl	8013658 <__multiply>
 8013842:	6020      	str	r0, [r4, #0]
 8013844:	f8c0 9000 	str.w	r9, [r0]
 8013848:	4604      	mov	r4, r0
 801384a:	e7e4      	b.n	8013816 <__pow5mult+0x6a>
 801384c:	4638      	mov	r0, r7
 801384e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013852:	bf00      	nop
 8013854:	08018b08 	.word	0x08018b08
 8013858:	0801893e 	.word	0x0801893e
 801385c:	080189be 	.word	0x080189be

08013860 <__lshift>:
 8013860:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013864:	460c      	mov	r4, r1
 8013866:	6849      	ldr	r1, [r1, #4]
 8013868:	6923      	ldr	r3, [r4, #16]
 801386a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801386e:	68a3      	ldr	r3, [r4, #8]
 8013870:	4607      	mov	r7, r0
 8013872:	4691      	mov	r9, r2
 8013874:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013878:	f108 0601 	add.w	r6, r8, #1
 801387c:	42b3      	cmp	r3, r6
 801387e:	db0b      	blt.n	8013898 <__lshift+0x38>
 8013880:	4638      	mov	r0, r7
 8013882:	f7ff fd93 	bl	80133ac <_Balloc>
 8013886:	4605      	mov	r5, r0
 8013888:	b948      	cbnz	r0, 801389e <__lshift+0x3e>
 801388a:	4602      	mov	r2, r0
 801388c:	4b28      	ldr	r3, [pc, #160]	; (8013930 <__lshift+0xd0>)
 801388e:	4829      	ldr	r0, [pc, #164]	; (8013934 <__lshift+0xd4>)
 8013890:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8013894:	f001 fb18 	bl	8014ec8 <__assert_func>
 8013898:	3101      	adds	r1, #1
 801389a:	005b      	lsls	r3, r3, #1
 801389c:	e7ee      	b.n	801387c <__lshift+0x1c>
 801389e:	2300      	movs	r3, #0
 80138a0:	f100 0114 	add.w	r1, r0, #20
 80138a4:	f100 0210 	add.w	r2, r0, #16
 80138a8:	4618      	mov	r0, r3
 80138aa:	4553      	cmp	r3, sl
 80138ac:	db33      	blt.n	8013916 <__lshift+0xb6>
 80138ae:	6920      	ldr	r0, [r4, #16]
 80138b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80138b4:	f104 0314 	add.w	r3, r4, #20
 80138b8:	f019 091f 	ands.w	r9, r9, #31
 80138bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80138c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80138c4:	d02b      	beq.n	801391e <__lshift+0xbe>
 80138c6:	f1c9 0e20 	rsb	lr, r9, #32
 80138ca:	468a      	mov	sl, r1
 80138cc:	2200      	movs	r2, #0
 80138ce:	6818      	ldr	r0, [r3, #0]
 80138d0:	fa00 f009 	lsl.w	r0, r0, r9
 80138d4:	4310      	orrs	r0, r2
 80138d6:	f84a 0b04 	str.w	r0, [sl], #4
 80138da:	f853 2b04 	ldr.w	r2, [r3], #4
 80138de:	459c      	cmp	ip, r3
 80138e0:	fa22 f20e 	lsr.w	r2, r2, lr
 80138e4:	d8f3      	bhi.n	80138ce <__lshift+0x6e>
 80138e6:	ebac 0304 	sub.w	r3, ip, r4
 80138ea:	3b15      	subs	r3, #21
 80138ec:	f023 0303 	bic.w	r3, r3, #3
 80138f0:	3304      	adds	r3, #4
 80138f2:	f104 0015 	add.w	r0, r4, #21
 80138f6:	4584      	cmp	ip, r0
 80138f8:	bf38      	it	cc
 80138fa:	2304      	movcc	r3, #4
 80138fc:	50ca      	str	r2, [r1, r3]
 80138fe:	b10a      	cbz	r2, 8013904 <__lshift+0xa4>
 8013900:	f108 0602 	add.w	r6, r8, #2
 8013904:	3e01      	subs	r6, #1
 8013906:	4638      	mov	r0, r7
 8013908:	612e      	str	r6, [r5, #16]
 801390a:	4621      	mov	r1, r4
 801390c:	f7ff fd8e 	bl	801342c <_Bfree>
 8013910:	4628      	mov	r0, r5
 8013912:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013916:	f842 0f04 	str.w	r0, [r2, #4]!
 801391a:	3301      	adds	r3, #1
 801391c:	e7c5      	b.n	80138aa <__lshift+0x4a>
 801391e:	3904      	subs	r1, #4
 8013920:	f853 2b04 	ldr.w	r2, [r3], #4
 8013924:	f841 2f04 	str.w	r2, [r1, #4]!
 8013928:	459c      	cmp	ip, r3
 801392a:	d8f9      	bhi.n	8013920 <__lshift+0xc0>
 801392c:	e7ea      	b.n	8013904 <__lshift+0xa4>
 801392e:	bf00      	nop
 8013930:	080189ad 	.word	0x080189ad
 8013934:	080189be 	.word	0x080189be

08013938 <__mcmp>:
 8013938:	b530      	push	{r4, r5, lr}
 801393a:	6902      	ldr	r2, [r0, #16]
 801393c:	690c      	ldr	r4, [r1, #16]
 801393e:	1b12      	subs	r2, r2, r4
 8013940:	d10e      	bne.n	8013960 <__mcmp+0x28>
 8013942:	f100 0314 	add.w	r3, r0, #20
 8013946:	3114      	adds	r1, #20
 8013948:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801394c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8013950:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8013954:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8013958:	42a5      	cmp	r5, r4
 801395a:	d003      	beq.n	8013964 <__mcmp+0x2c>
 801395c:	d305      	bcc.n	801396a <__mcmp+0x32>
 801395e:	2201      	movs	r2, #1
 8013960:	4610      	mov	r0, r2
 8013962:	bd30      	pop	{r4, r5, pc}
 8013964:	4283      	cmp	r3, r0
 8013966:	d3f3      	bcc.n	8013950 <__mcmp+0x18>
 8013968:	e7fa      	b.n	8013960 <__mcmp+0x28>
 801396a:	f04f 32ff 	mov.w	r2, #4294967295
 801396e:	e7f7      	b.n	8013960 <__mcmp+0x28>

08013970 <__mdiff>:
 8013970:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013974:	460c      	mov	r4, r1
 8013976:	4606      	mov	r6, r0
 8013978:	4611      	mov	r1, r2
 801397a:	4620      	mov	r0, r4
 801397c:	4690      	mov	r8, r2
 801397e:	f7ff ffdb 	bl	8013938 <__mcmp>
 8013982:	1e05      	subs	r5, r0, #0
 8013984:	d110      	bne.n	80139a8 <__mdiff+0x38>
 8013986:	4629      	mov	r1, r5
 8013988:	4630      	mov	r0, r6
 801398a:	f7ff fd0f 	bl	80133ac <_Balloc>
 801398e:	b930      	cbnz	r0, 801399e <__mdiff+0x2e>
 8013990:	4b3a      	ldr	r3, [pc, #232]	; (8013a7c <__mdiff+0x10c>)
 8013992:	4602      	mov	r2, r0
 8013994:	f240 2137 	movw	r1, #567	; 0x237
 8013998:	4839      	ldr	r0, [pc, #228]	; (8013a80 <__mdiff+0x110>)
 801399a:	f001 fa95 	bl	8014ec8 <__assert_func>
 801399e:	2301      	movs	r3, #1
 80139a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80139a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139a8:	bfa4      	itt	ge
 80139aa:	4643      	movge	r3, r8
 80139ac:	46a0      	movge	r8, r4
 80139ae:	4630      	mov	r0, r6
 80139b0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80139b4:	bfa6      	itte	ge
 80139b6:	461c      	movge	r4, r3
 80139b8:	2500      	movge	r5, #0
 80139ba:	2501      	movlt	r5, #1
 80139bc:	f7ff fcf6 	bl	80133ac <_Balloc>
 80139c0:	b920      	cbnz	r0, 80139cc <__mdiff+0x5c>
 80139c2:	4b2e      	ldr	r3, [pc, #184]	; (8013a7c <__mdiff+0x10c>)
 80139c4:	4602      	mov	r2, r0
 80139c6:	f240 2145 	movw	r1, #581	; 0x245
 80139ca:	e7e5      	b.n	8013998 <__mdiff+0x28>
 80139cc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80139d0:	6926      	ldr	r6, [r4, #16]
 80139d2:	60c5      	str	r5, [r0, #12]
 80139d4:	f104 0914 	add.w	r9, r4, #20
 80139d8:	f108 0514 	add.w	r5, r8, #20
 80139dc:	f100 0e14 	add.w	lr, r0, #20
 80139e0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80139e4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80139e8:	f108 0210 	add.w	r2, r8, #16
 80139ec:	46f2      	mov	sl, lr
 80139ee:	2100      	movs	r1, #0
 80139f0:	f859 3b04 	ldr.w	r3, [r9], #4
 80139f4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80139f8:	fa11 f88b 	uxtah	r8, r1, fp
 80139fc:	b299      	uxth	r1, r3
 80139fe:	0c1b      	lsrs	r3, r3, #16
 8013a00:	eba8 0801 	sub.w	r8, r8, r1
 8013a04:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8013a08:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8013a0c:	fa1f f888 	uxth.w	r8, r8
 8013a10:	1419      	asrs	r1, r3, #16
 8013a12:	454e      	cmp	r6, r9
 8013a14:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8013a18:	f84a 3b04 	str.w	r3, [sl], #4
 8013a1c:	d8e8      	bhi.n	80139f0 <__mdiff+0x80>
 8013a1e:	1b33      	subs	r3, r6, r4
 8013a20:	3b15      	subs	r3, #21
 8013a22:	f023 0303 	bic.w	r3, r3, #3
 8013a26:	3304      	adds	r3, #4
 8013a28:	3415      	adds	r4, #21
 8013a2a:	42a6      	cmp	r6, r4
 8013a2c:	bf38      	it	cc
 8013a2e:	2304      	movcc	r3, #4
 8013a30:	441d      	add	r5, r3
 8013a32:	4473      	add	r3, lr
 8013a34:	469e      	mov	lr, r3
 8013a36:	462e      	mov	r6, r5
 8013a38:	4566      	cmp	r6, ip
 8013a3a:	d30e      	bcc.n	8013a5a <__mdiff+0xea>
 8013a3c:	f10c 0203 	add.w	r2, ip, #3
 8013a40:	1b52      	subs	r2, r2, r5
 8013a42:	f022 0203 	bic.w	r2, r2, #3
 8013a46:	3d03      	subs	r5, #3
 8013a48:	45ac      	cmp	ip, r5
 8013a4a:	bf38      	it	cc
 8013a4c:	2200      	movcc	r2, #0
 8013a4e:	4413      	add	r3, r2
 8013a50:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8013a54:	b17a      	cbz	r2, 8013a76 <__mdiff+0x106>
 8013a56:	6107      	str	r7, [r0, #16]
 8013a58:	e7a4      	b.n	80139a4 <__mdiff+0x34>
 8013a5a:	f856 8b04 	ldr.w	r8, [r6], #4
 8013a5e:	fa11 f288 	uxtah	r2, r1, r8
 8013a62:	1414      	asrs	r4, r2, #16
 8013a64:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8013a68:	b292      	uxth	r2, r2
 8013a6a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8013a6e:	f84e 2b04 	str.w	r2, [lr], #4
 8013a72:	1421      	asrs	r1, r4, #16
 8013a74:	e7e0      	b.n	8013a38 <__mdiff+0xc8>
 8013a76:	3f01      	subs	r7, #1
 8013a78:	e7ea      	b.n	8013a50 <__mdiff+0xe0>
 8013a7a:	bf00      	nop
 8013a7c:	080189ad 	.word	0x080189ad
 8013a80:	080189be 	.word	0x080189be

08013a84 <__ulp>:
 8013a84:	b082      	sub	sp, #8
 8013a86:	ed8d 0b00 	vstr	d0, [sp]
 8013a8a:	9a01      	ldr	r2, [sp, #4]
 8013a8c:	4b0f      	ldr	r3, [pc, #60]	; (8013acc <__ulp+0x48>)
 8013a8e:	4013      	ands	r3, r2
 8013a90:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8013a94:	2b00      	cmp	r3, #0
 8013a96:	dc08      	bgt.n	8013aaa <__ulp+0x26>
 8013a98:	425b      	negs	r3, r3
 8013a9a:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8013a9e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8013aa2:	da04      	bge.n	8013aae <__ulp+0x2a>
 8013aa4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8013aa8:	4113      	asrs	r3, r2
 8013aaa:	2200      	movs	r2, #0
 8013aac:	e008      	b.n	8013ac0 <__ulp+0x3c>
 8013aae:	f1a2 0314 	sub.w	r3, r2, #20
 8013ab2:	2b1e      	cmp	r3, #30
 8013ab4:	bfda      	itte	le
 8013ab6:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8013aba:	40da      	lsrle	r2, r3
 8013abc:	2201      	movgt	r2, #1
 8013abe:	2300      	movs	r3, #0
 8013ac0:	4619      	mov	r1, r3
 8013ac2:	4610      	mov	r0, r2
 8013ac4:	ec41 0b10 	vmov	d0, r0, r1
 8013ac8:	b002      	add	sp, #8
 8013aca:	4770      	bx	lr
 8013acc:	7ff00000 	.word	0x7ff00000

08013ad0 <__b2d>:
 8013ad0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ad4:	6906      	ldr	r6, [r0, #16]
 8013ad6:	f100 0814 	add.w	r8, r0, #20
 8013ada:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8013ade:	1f37      	subs	r7, r6, #4
 8013ae0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8013ae4:	4610      	mov	r0, r2
 8013ae6:	f7ff fd53 	bl	8013590 <__hi0bits>
 8013aea:	f1c0 0320 	rsb	r3, r0, #32
 8013aee:	280a      	cmp	r0, #10
 8013af0:	600b      	str	r3, [r1, #0]
 8013af2:	491b      	ldr	r1, [pc, #108]	; (8013b60 <__b2d+0x90>)
 8013af4:	dc15      	bgt.n	8013b22 <__b2d+0x52>
 8013af6:	f1c0 0c0b 	rsb	ip, r0, #11
 8013afa:	fa22 f30c 	lsr.w	r3, r2, ip
 8013afe:	45b8      	cmp	r8, r7
 8013b00:	ea43 0501 	orr.w	r5, r3, r1
 8013b04:	bf34      	ite	cc
 8013b06:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8013b0a:	2300      	movcs	r3, #0
 8013b0c:	3015      	adds	r0, #21
 8013b0e:	fa02 f000 	lsl.w	r0, r2, r0
 8013b12:	fa23 f30c 	lsr.w	r3, r3, ip
 8013b16:	4303      	orrs	r3, r0
 8013b18:	461c      	mov	r4, r3
 8013b1a:	ec45 4b10 	vmov	d0, r4, r5
 8013b1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b22:	45b8      	cmp	r8, r7
 8013b24:	bf3a      	itte	cc
 8013b26:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8013b2a:	f1a6 0708 	subcc.w	r7, r6, #8
 8013b2e:	2300      	movcs	r3, #0
 8013b30:	380b      	subs	r0, #11
 8013b32:	d012      	beq.n	8013b5a <__b2d+0x8a>
 8013b34:	f1c0 0120 	rsb	r1, r0, #32
 8013b38:	fa23 f401 	lsr.w	r4, r3, r1
 8013b3c:	4082      	lsls	r2, r0
 8013b3e:	4322      	orrs	r2, r4
 8013b40:	4547      	cmp	r7, r8
 8013b42:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8013b46:	bf8c      	ite	hi
 8013b48:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8013b4c:	2200      	movls	r2, #0
 8013b4e:	4083      	lsls	r3, r0
 8013b50:	40ca      	lsrs	r2, r1
 8013b52:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8013b56:	4313      	orrs	r3, r2
 8013b58:	e7de      	b.n	8013b18 <__b2d+0x48>
 8013b5a:	ea42 0501 	orr.w	r5, r2, r1
 8013b5e:	e7db      	b.n	8013b18 <__b2d+0x48>
 8013b60:	3ff00000 	.word	0x3ff00000

08013b64 <__d2b>:
 8013b64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013b68:	460f      	mov	r7, r1
 8013b6a:	2101      	movs	r1, #1
 8013b6c:	ec59 8b10 	vmov	r8, r9, d0
 8013b70:	4616      	mov	r6, r2
 8013b72:	f7ff fc1b 	bl	80133ac <_Balloc>
 8013b76:	4604      	mov	r4, r0
 8013b78:	b930      	cbnz	r0, 8013b88 <__d2b+0x24>
 8013b7a:	4602      	mov	r2, r0
 8013b7c:	4b24      	ldr	r3, [pc, #144]	; (8013c10 <__d2b+0xac>)
 8013b7e:	4825      	ldr	r0, [pc, #148]	; (8013c14 <__d2b+0xb0>)
 8013b80:	f240 310f 	movw	r1, #783	; 0x30f
 8013b84:	f001 f9a0 	bl	8014ec8 <__assert_func>
 8013b88:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013b8c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013b90:	bb2d      	cbnz	r5, 8013bde <__d2b+0x7a>
 8013b92:	9301      	str	r3, [sp, #4]
 8013b94:	f1b8 0300 	subs.w	r3, r8, #0
 8013b98:	d026      	beq.n	8013be8 <__d2b+0x84>
 8013b9a:	4668      	mov	r0, sp
 8013b9c:	9300      	str	r3, [sp, #0]
 8013b9e:	f7ff fd17 	bl	80135d0 <__lo0bits>
 8013ba2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8013ba6:	b1e8      	cbz	r0, 8013be4 <__d2b+0x80>
 8013ba8:	f1c0 0320 	rsb	r3, r0, #32
 8013bac:	fa02 f303 	lsl.w	r3, r2, r3
 8013bb0:	430b      	orrs	r3, r1
 8013bb2:	40c2      	lsrs	r2, r0
 8013bb4:	6163      	str	r3, [r4, #20]
 8013bb6:	9201      	str	r2, [sp, #4]
 8013bb8:	9b01      	ldr	r3, [sp, #4]
 8013bba:	61a3      	str	r3, [r4, #24]
 8013bbc:	2b00      	cmp	r3, #0
 8013bbe:	bf14      	ite	ne
 8013bc0:	2202      	movne	r2, #2
 8013bc2:	2201      	moveq	r2, #1
 8013bc4:	6122      	str	r2, [r4, #16]
 8013bc6:	b1bd      	cbz	r5, 8013bf8 <__d2b+0x94>
 8013bc8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8013bcc:	4405      	add	r5, r0
 8013bce:	603d      	str	r5, [r7, #0]
 8013bd0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8013bd4:	6030      	str	r0, [r6, #0]
 8013bd6:	4620      	mov	r0, r4
 8013bd8:	b003      	add	sp, #12
 8013bda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013bde:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013be2:	e7d6      	b.n	8013b92 <__d2b+0x2e>
 8013be4:	6161      	str	r1, [r4, #20]
 8013be6:	e7e7      	b.n	8013bb8 <__d2b+0x54>
 8013be8:	a801      	add	r0, sp, #4
 8013bea:	f7ff fcf1 	bl	80135d0 <__lo0bits>
 8013bee:	9b01      	ldr	r3, [sp, #4]
 8013bf0:	6163      	str	r3, [r4, #20]
 8013bf2:	3020      	adds	r0, #32
 8013bf4:	2201      	movs	r2, #1
 8013bf6:	e7e5      	b.n	8013bc4 <__d2b+0x60>
 8013bf8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013bfc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013c00:	6038      	str	r0, [r7, #0]
 8013c02:	6918      	ldr	r0, [r3, #16]
 8013c04:	f7ff fcc4 	bl	8013590 <__hi0bits>
 8013c08:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013c0c:	e7e2      	b.n	8013bd4 <__d2b+0x70>
 8013c0e:	bf00      	nop
 8013c10:	080189ad 	.word	0x080189ad
 8013c14:	080189be 	.word	0x080189be

08013c18 <__ratio>:
 8013c18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c1c:	4688      	mov	r8, r1
 8013c1e:	4669      	mov	r1, sp
 8013c20:	4681      	mov	r9, r0
 8013c22:	f7ff ff55 	bl	8013ad0 <__b2d>
 8013c26:	a901      	add	r1, sp, #4
 8013c28:	4640      	mov	r0, r8
 8013c2a:	ec55 4b10 	vmov	r4, r5, d0
 8013c2e:	f7ff ff4f 	bl	8013ad0 <__b2d>
 8013c32:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8013c36:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8013c3a:	eba3 0c02 	sub.w	ip, r3, r2
 8013c3e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8013c42:	1a9b      	subs	r3, r3, r2
 8013c44:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8013c48:	ec51 0b10 	vmov	r0, r1, d0
 8013c4c:	2b00      	cmp	r3, #0
 8013c4e:	bfd6      	itet	le
 8013c50:	460a      	movle	r2, r1
 8013c52:	462a      	movgt	r2, r5
 8013c54:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8013c58:	468b      	mov	fp, r1
 8013c5a:	462f      	mov	r7, r5
 8013c5c:	bfd4      	ite	le
 8013c5e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8013c62:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8013c66:	4620      	mov	r0, r4
 8013c68:	ee10 2a10 	vmov	r2, s0
 8013c6c:	465b      	mov	r3, fp
 8013c6e:	4639      	mov	r1, r7
 8013c70:	f7ec fe14 	bl	800089c <__aeabi_ddiv>
 8013c74:	ec41 0b10 	vmov	d0, r0, r1
 8013c78:	b003      	add	sp, #12
 8013c7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08013c7e <__copybits>:
 8013c7e:	3901      	subs	r1, #1
 8013c80:	b570      	push	{r4, r5, r6, lr}
 8013c82:	1149      	asrs	r1, r1, #5
 8013c84:	6914      	ldr	r4, [r2, #16]
 8013c86:	3101      	adds	r1, #1
 8013c88:	f102 0314 	add.w	r3, r2, #20
 8013c8c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8013c90:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8013c94:	1f05      	subs	r5, r0, #4
 8013c96:	42a3      	cmp	r3, r4
 8013c98:	d30c      	bcc.n	8013cb4 <__copybits+0x36>
 8013c9a:	1aa3      	subs	r3, r4, r2
 8013c9c:	3b11      	subs	r3, #17
 8013c9e:	f023 0303 	bic.w	r3, r3, #3
 8013ca2:	3211      	adds	r2, #17
 8013ca4:	42a2      	cmp	r2, r4
 8013ca6:	bf88      	it	hi
 8013ca8:	2300      	movhi	r3, #0
 8013caa:	4418      	add	r0, r3
 8013cac:	2300      	movs	r3, #0
 8013cae:	4288      	cmp	r0, r1
 8013cb0:	d305      	bcc.n	8013cbe <__copybits+0x40>
 8013cb2:	bd70      	pop	{r4, r5, r6, pc}
 8013cb4:	f853 6b04 	ldr.w	r6, [r3], #4
 8013cb8:	f845 6f04 	str.w	r6, [r5, #4]!
 8013cbc:	e7eb      	b.n	8013c96 <__copybits+0x18>
 8013cbe:	f840 3b04 	str.w	r3, [r0], #4
 8013cc2:	e7f4      	b.n	8013cae <__copybits+0x30>

08013cc4 <__any_on>:
 8013cc4:	f100 0214 	add.w	r2, r0, #20
 8013cc8:	6900      	ldr	r0, [r0, #16]
 8013cca:	114b      	asrs	r3, r1, #5
 8013ccc:	4298      	cmp	r0, r3
 8013cce:	b510      	push	{r4, lr}
 8013cd0:	db11      	blt.n	8013cf6 <__any_on+0x32>
 8013cd2:	dd0a      	ble.n	8013cea <__any_on+0x26>
 8013cd4:	f011 011f 	ands.w	r1, r1, #31
 8013cd8:	d007      	beq.n	8013cea <__any_on+0x26>
 8013cda:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8013cde:	fa24 f001 	lsr.w	r0, r4, r1
 8013ce2:	fa00 f101 	lsl.w	r1, r0, r1
 8013ce6:	428c      	cmp	r4, r1
 8013ce8:	d10b      	bne.n	8013d02 <__any_on+0x3e>
 8013cea:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8013cee:	4293      	cmp	r3, r2
 8013cf0:	d803      	bhi.n	8013cfa <__any_on+0x36>
 8013cf2:	2000      	movs	r0, #0
 8013cf4:	bd10      	pop	{r4, pc}
 8013cf6:	4603      	mov	r3, r0
 8013cf8:	e7f7      	b.n	8013cea <__any_on+0x26>
 8013cfa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013cfe:	2900      	cmp	r1, #0
 8013d00:	d0f5      	beq.n	8013cee <__any_on+0x2a>
 8013d02:	2001      	movs	r0, #1
 8013d04:	e7f6      	b.n	8013cf4 <__any_on+0x30>

08013d06 <sulp>:
 8013d06:	b570      	push	{r4, r5, r6, lr}
 8013d08:	4604      	mov	r4, r0
 8013d0a:	460d      	mov	r5, r1
 8013d0c:	ec45 4b10 	vmov	d0, r4, r5
 8013d10:	4616      	mov	r6, r2
 8013d12:	f7ff feb7 	bl	8013a84 <__ulp>
 8013d16:	ec51 0b10 	vmov	r0, r1, d0
 8013d1a:	b17e      	cbz	r6, 8013d3c <sulp+0x36>
 8013d1c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8013d20:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8013d24:	2b00      	cmp	r3, #0
 8013d26:	dd09      	ble.n	8013d3c <sulp+0x36>
 8013d28:	051b      	lsls	r3, r3, #20
 8013d2a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8013d2e:	2400      	movs	r4, #0
 8013d30:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8013d34:	4622      	mov	r2, r4
 8013d36:	462b      	mov	r3, r5
 8013d38:	f7ec fc86 	bl	8000648 <__aeabi_dmul>
 8013d3c:	bd70      	pop	{r4, r5, r6, pc}
	...

08013d40 <_strtod_l>:
 8013d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d44:	ed2d 8b02 	vpush	{d8}
 8013d48:	b09b      	sub	sp, #108	; 0x6c
 8013d4a:	4604      	mov	r4, r0
 8013d4c:	9213      	str	r2, [sp, #76]	; 0x4c
 8013d4e:	2200      	movs	r2, #0
 8013d50:	9216      	str	r2, [sp, #88]	; 0x58
 8013d52:	460d      	mov	r5, r1
 8013d54:	f04f 0800 	mov.w	r8, #0
 8013d58:	f04f 0900 	mov.w	r9, #0
 8013d5c:	460a      	mov	r2, r1
 8013d5e:	9215      	str	r2, [sp, #84]	; 0x54
 8013d60:	7811      	ldrb	r1, [r2, #0]
 8013d62:	292b      	cmp	r1, #43	; 0x2b
 8013d64:	d04c      	beq.n	8013e00 <_strtod_l+0xc0>
 8013d66:	d83a      	bhi.n	8013dde <_strtod_l+0x9e>
 8013d68:	290d      	cmp	r1, #13
 8013d6a:	d834      	bhi.n	8013dd6 <_strtod_l+0x96>
 8013d6c:	2908      	cmp	r1, #8
 8013d6e:	d834      	bhi.n	8013dda <_strtod_l+0x9a>
 8013d70:	2900      	cmp	r1, #0
 8013d72:	d03d      	beq.n	8013df0 <_strtod_l+0xb0>
 8013d74:	2200      	movs	r2, #0
 8013d76:	920a      	str	r2, [sp, #40]	; 0x28
 8013d78:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8013d7a:	7832      	ldrb	r2, [r6, #0]
 8013d7c:	2a30      	cmp	r2, #48	; 0x30
 8013d7e:	f040 80b4 	bne.w	8013eea <_strtod_l+0x1aa>
 8013d82:	7872      	ldrb	r2, [r6, #1]
 8013d84:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8013d88:	2a58      	cmp	r2, #88	; 0x58
 8013d8a:	d170      	bne.n	8013e6e <_strtod_l+0x12e>
 8013d8c:	9302      	str	r3, [sp, #8]
 8013d8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013d90:	9301      	str	r3, [sp, #4]
 8013d92:	ab16      	add	r3, sp, #88	; 0x58
 8013d94:	9300      	str	r3, [sp, #0]
 8013d96:	4a8e      	ldr	r2, [pc, #568]	; (8013fd0 <_strtod_l+0x290>)
 8013d98:	ab17      	add	r3, sp, #92	; 0x5c
 8013d9a:	a915      	add	r1, sp, #84	; 0x54
 8013d9c:	4620      	mov	r0, r4
 8013d9e:	f001 f92f 	bl	8015000 <__gethex>
 8013da2:	f010 070f 	ands.w	r7, r0, #15
 8013da6:	4605      	mov	r5, r0
 8013da8:	d005      	beq.n	8013db6 <_strtod_l+0x76>
 8013daa:	2f06      	cmp	r7, #6
 8013dac:	d12a      	bne.n	8013e04 <_strtod_l+0xc4>
 8013dae:	3601      	adds	r6, #1
 8013db0:	2300      	movs	r3, #0
 8013db2:	9615      	str	r6, [sp, #84]	; 0x54
 8013db4:	930a      	str	r3, [sp, #40]	; 0x28
 8013db6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8013db8:	2b00      	cmp	r3, #0
 8013dba:	f040 857f 	bne.w	80148bc <_strtod_l+0xb7c>
 8013dbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013dc0:	b1db      	cbz	r3, 8013dfa <_strtod_l+0xba>
 8013dc2:	4642      	mov	r2, r8
 8013dc4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8013dc8:	ec43 2b10 	vmov	d0, r2, r3
 8013dcc:	b01b      	add	sp, #108	; 0x6c
 8013dce:	ecbd 8b02 	vpop	{d8}
 8013dd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013dd6:	2920      	cmp	r1, #32
 8013dd8:	d1cc      	bne.n	8013d74 <_strtod_l+0x34>
 8013dda:	3201      	adds	r2, #1
 8013ddc:	e7bf      	b.n	8013d5e <_strtod_l+0x1e>
 8013dde:	292d      	cmp	r1, #45	; 0x2d
 8013de0:	d1c8      	bne.n	8013d74 <_strtod_l+0x34>
 8013de2:	2101      	movs	r1, #1
 8013de4:	910a      	str	r1, [sp, #40]	; 0x28
 8013de6:	1c51      	adds	r1, r2, #1
 8013de8:	9115      	str	r1, [sp, #84]	; 0x54
 8013dea:	7852      	ldrb	r2, [r2, #1]
 8013dec:	2a00      	cmp	r2, #0
 8013dee:	d1c3      	bne.n	8013d78 <_strtod_l+0x38>
 8013df0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8013df2:	9515      	str	r5, [sp, #84]	; 0x54
 8013df4:	2b00      	cmp	r3, #0
 8013df6:	f040 855f 	bne.w	80148b8 <_strtod_l+0xb78>
 8013dfa:	4642      	mov	r2, r8
 8013dfc:	464b      	mov	r3, r9
 8013dfe:	e7e3      	b.n	8013dc8 <_strtod_l+0x88>
 8013e00:	2100      	movs	r1, #0
 8013e02:	e7ef      	b.n	8013de4 <_strtod_l+0xa4>
 8013e04:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8013e06:	b13a      	cbz	r2, 8013e18 <_strtod_l+0xd8>
 8013e08:	2135      	movs	r1, #53	; 0x35
 8013e0a:	a818      	add	r0, sp, #96	; 0x60
 8013e0c:	f7ff ff37 	bl	8013c7e <__copybits>
 8013e10:	9916      	ldr	r1, [sp, #88]	; 0x58
 8013e12:	4620      	mov	r0, r4
 8013e14:	f7ff fb0a 	bl	801342c <_Bfree>
 8013e18:	3f01      	subs	r7, #1
 8013e1a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8013e1c:	2f04      	cmp	r7, #4
 8013e1e:	d806      	bhi.n	8013e2e <_strtod_l+0xee>
 8013e20:	e8df f007 	tbb	[pc, r7]
 8013e24:	201d0314 	.word	0x201d0314
 8013e28:	14          	.byte	0x14
 8013e29:	00          	.byte	0x00
 8013e2a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8013e2e:	05e9      	lsls	r1, r5, #23
 8013e30:	bf48      	it	mi
 8013e32:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8013e36:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013e3a:	0d1b      	lsrs	r3, r3, #20
 8013e3c:	051b      	lsls	r3, r3, #20
 8013e3e:	2b00      	cmp	r3, #0
 8013e40:	d1b9      	bne.n	8013db6 <_strtod_l+0x76>
 8013e42:	f7fe faf7 	bl	8012434 <__errno>
 8013e46:	2322      	movs	r3, #34	; 0x22
 8013e48:	6003      	str	r3, [r0, #0]
 8013e4a:	e7b4      	b.n	8013db6 <_strtod_l+0x76>
 8013e4c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8013e50:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8013e54:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8013e58:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8013e5c:	e7e7      	b.n	8013e2e <_strtod_l+0xee>
 8013e5e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8013fd8 <_strtod_l+0x298>
 8013e62:	e7e4      	b.n	8013e2e <_strtod_l+0xee>
 8013e64:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8013e68:	f04f 38ff 	mov.w	r8, #4294967295
 8013e6c:	e7df      	b.n	8013e2e <_strtod_l+0xee>
 8013e6e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013e70:	1c5a      	adds	r2, r3, #1
 8013e72:	9215      	str	r2, [sp, #84]	; 0x54
 8013e74:	785b      	ldrb	r3, [r3, #1]
 8013e76:	2b30      	cmp	r3, #48	; 0x30
 8013e78:	d0f9      	beq.n	8013e6e <_strtod_l+0x12e>
 8013e7a:	2b00      	cmp	r3, #0
 8013e7c:	d09b      	beq.n	8013db6 <_strtod_l+0x76>
 8013e7e:	2301      	movs	r3, #1
 8013e80:	f04f 0a00 	mov.w	sl, #0
 8013e84:	9304      	str	r3, [sp, #16]
 8013e86:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013e88:	930b      	str	r3, [sp, #44]	; 0x2c
 8013e8a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8013e8e:	46d3      	mov	fp, sl
 8013e90:	220a      	movs	r2, #10
 8013e92:	9815      	ldr	r0, [sp, #84]	; 0x54
 8013e94:	7806      	ldrb	r6, [r0, #0]
 8013e96:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8013e9a:	b2d9      	uxtb	r1, r3
 8013e9c:	2909      	cmp	r1, #9
 8013e9e:	d926      	bls.n	8013eee <_strtod_l+0x1ae>
 8013ea0:	494c      	ldr	r1, [pc, #304]	; (8013fd4 <_strtod_l+0x294>)
 8013ea2:	2201      	movs	r2, #1
 8013ea4:	f000 ffe6 	bl	8014e74 <strncmp>
 8013ea8:	2800      	cmp	r0, #0
 8013eaa:	d030      	beq.n	8013f0e <_strtod_l+0x1ce>
 8013eac:	2000      	movs	r0, #0
 8013eae:	4632      	mov	r2, r6
 8013eb0:	9005      	str	r0, [sp, #20]
 8013eb2:	465e      	mov	r6, fp
 8013eb4:	4603      	mov	r3, r0
 8013eb6:	2a65      	cmp	r2, #101	; 0x65
 8013eb8:	d001      	beq.n	8013ebe <_strtod_l+0x17e>
 8013eba:	2a45      	cmp	r2, #69	; 0x45
 8013ebc:	d113      	bne.n	8013ee6 <_strtod_l+0x1a6>
 8013ebe:	b91e      	cbnz	r6, 8013ec8 <_strtod_l+0x188>
 8013ec0:	9a04      	ldr	r2, [sp, #16]
 8013ec2:	4302      	orrs	r2, r0
 8013ec4:	d094      	beq.n	8013df0 <_strtod_l+0xb0>
 8013ec6:	2600      	movs	r6, #0
 8013ec8:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8013eca:	1c6a      	adds	r2, r5, #1
 8013ecc:	9215      	str	r2, [sp, #84]	; 0x54
 8013ece:	786a      	ldrb	r2, [r5, #1]
 8013ed0:	2a2b      	cmp	r2, #43	; 0x2b
 8013ed2:	d074      	beq.n	8013fbe <_strtod_l+0x27e>
 8013ed4:	2a2d      	cmp	r2, #45	; 0x2d
 8013ed6:	d078      	beq.n	8013fca <_strtod_l+0x28a>
 8013ed8:	f04f 0c00 	mov.w	ip, #0
 8013edc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8013ee0:	2909      	cmp	r1, #9
 8013ee2:	d97f      	bls.n	8013fe4 <_strtod_l+0x2a4>
 8013ee4:	9515      	str	r5, [sp, #84]	; 0x54
 8013ee6:	2700      	movs	r7, #0
 8013ee8:	e09e      	b.n	8014028 <_strtod_l+0x2e8>
 8013eea:	2300      	movs	r3, #0
 8013eec:	e7c8      	b.n	8013e80 <_strtod_l+0x140>
 8013eee:	f1bb 0f08 	cmp.w	fp, #8
 8013ef2:	bfd8      	it	le
 8013ef4:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8013ef6:	f100 0001 	add.w	r0, r0, #1
 8013efa:	bfda      	itte	le
 8013efc:	fb02 3301 	mlale	r3, r2, r1, r3
 8013f00:	9309      	strle	r3, [sp, #36]	; 0x24
 8013f02:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8013f06:	f10b 0b01 	add.w	fp, fp, #1
 8013f0a:	9015      	str	r0, [sp, #84]	; 0x54
 8013f0c:	e7c1      	b.n	8013e92 <_strtod_l+0x152>
 8013f0e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013f10:	1c5a      	adds	r2, r3, #1
 8013f12:	9215      	str	r2, [sp, #84]	; 0x54
 8013f14:	785a      	ldrb	r2, [r3, #1]
 8013f16:	f1bb 0f00 	cmp.w	fp, #0
 8013f1a:	d037      	beq.n	8013f8c <_strtod_l+0x24c>
 8013f1c:	9005      	str	r0, [sp, #20]
 8013f1e:	465e      	mov	r6, fp
 8013f20:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8013f24:	2b09      	cmp	r3, #9
 8013f26:	d912      	bls.n	8013f4e <_strtod_l+0x20e>
 8013f28:	2301      	movs	r3, #1
 8013f2a:	e7c4      	b.n	8013eb6 <_strtod_l+0x176>
 8013f2c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013f2e:	1c5a      	adds	r2, r3, #1
 8013f30:	9215      	str	r2, [sp, #84]	; 0x54
 8013f32:	785a      	ldrb	r2, [r3, #1]
 8013f34:	3001      	adds	r0, #1
 8013f36:	2a30      	cmp	r2, #48	; 0x30
 8013f38:	d0f8      	beq.n	8013f2c <_strtod_l+0x1ec>
 8013f3a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8013f3e:	2b08      	cmp	r3, #8
 8013f40:	f200 84c1 	bhi.w	80148c6 <_strtod_l+0xb86>
 8013f44:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013f46:	9005      	str	r0, [sp, #20]
 8013f48:	2000      	movs	r0, #0
 8013f4a:	930b      	str	r3, [sp, #44]	; 0x2c
 8013f4c:	4606      	mov	r6, r0
 8013f4e:	3a30      	subs	r2, #48	; 0x30
 8013f50:	f100 0301 	add.w	r3, r0, #1
 8013f54:	d014      	beq.n	8013f80 <_strtod_l+0x240>
 8013f56:	9905      	ldr	r1, [sp, #20]
 8013f58:	4419      	add	r1, r3
 8013f5a:	9105      	str	r1, [sp, #20]
 8013f5c:	4633      	mov	r3, r6
 8013f5e:	eb00 0c06 	add.w	ip, r0, r6
 8013f62:	210a      	movs	r1, #10
 8013f64:	4563      	cmp	r3, ip
 8013f66:	d113      	bne.n	8013f90 <_strtod_l+0x250>
 8013f68:	1833      	adds	r3, r6, r0
 8013f6a:	2b08      	cmp	r3, #8
 8013f6c:	f106 0601 	add.w	r6, r6, #1
 8013f70:	4406      	add	r6, r0
 8013f72:	dc1a      	bgt.n	8013faa <_strtod_l+0x26a>
 8013f74:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013f76:	230a      	movs	r3, #10
 8013f78:	fb03 2301 	mla	r3, r3, r1, r2
 8013f7c:	9309      	str	r3, [sp, #36]	; 0x24
 8013f7e:	2300      	movs	r3, #0
 8013f80:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013f82:	1c51      	adds	r1, r2, #1
 8013f84:	9115      	str	r1, [sp, #84]	; 0x54
 8013f86:	7852      	ldrb	r2, [r2, #1]
 8013f88:	4618      	mov	r0, r3
 8013f8a:	e7c9      	b.n	8013f20 <_strtod_l+0x1e0>
 8013f8c:	4658      	mov	r0, fp
 8013f8e:	e7d2      	b.n	8013f36 <_strtod_l+0x1f6>
 8013f90:	2b08      	cmp	r3, #8
 8013f92:	f103 0301 	add.w	r3, r3, #1
 8013f96:	dc03      	bgt.n	8013fa0 <_strtod_l+0x260>
 8013f98:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8013f9a:	434f      	muls	r7, r1
 8013f9c:	9709      	str	r7, [sp, #36]	; 0x24
 8013f9e:	e7e1      	b.n	8013f64 <_strtod_l+0x224>
 8013fa0:	2b10      	cmp	r3, #16
 8013fa2:	bfd8      	it	le
 8013fa4:	fb01 fa0a 	mulle.w	sl, r1, sl
 8013fa8:	e7dc      	b.n	8013f64 <_strtod_l+0x224>
 8013faa:	2e10      	cmp	r6, #16
 8013fac:	bfdc      	itt	le
 8013fae:	230a      	movle	r3, #10
 8013fb0:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8013fb4:	e7e3      	b.n	8013f7e <_strtod_l+0x23e>
 8013fb6:	2300      	movs	r3, #0
 8013fb8:	9305      	str	r3, [sp, #20]
 8013fba:	2301      	movs	r3, #1
 8013fbc:	e780      	b.n	8013ec0 <_strtod_l+0x180>
 8013fbe:	f04f 0c00 	mov.w	ip, #0
 8013fc2:	1caa      	adds	r2, r5, #2
 8013fc4:	9215      	str	r2, [sp, #84]	; 0x54
 8013fc6:	78aa      	ldrb	r2, [r5, #2]
 8013fc8:	e788      	b.n	8013edc <_strtod_l+0x19c>
 8013fca:	f04f 0c01 	mov.w	ip, #1
 8013fce:	e7f8      	b.n	8013fc2 <_strtod_l+0x282>
 8013fd0:	08018b18 	.word	0x08018b18
 8013fd4:	08018b14 	.word	0x08018b14
 8013fd8:	7ff00000 	.word	0x7ff00000
 8013fdc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013fde:	1c51      	adds	r1, r2, #1
 8013fe0:	9115      	str	r1, [sp, #84]	; 0x54
 8013fe2:	7852      	ldrb	r2, [r2, #1]
 8013fe4:	2a30      	cmp	r2, #48	; 0x30
 8013fe6:	d0f9      	beq.n	8013fdc <_strtod_l+0x29c>
 8013fe8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8013fec:	2908      	cmp	r1, #8
 8013fee:	f63f af7a 	bhi.w	8013ee6 <_strtod_l+0x1a6>
 8013ff2:	3a30      	subs	r2, #48	; 0x30
 8013ff4:	9208      	str	r2, [sp, #32]
 8013ff6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013ff8:	920c      	str	r2, [sp, #48]	; 0x30
 8013ffa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013ffc:	1c57      	adds	r7, r2, #1
 8013ffe:	9715      	str	r7, [sp, #84]	; 0x54
 8014000:	7852      	ldrb	r2, [r2, #1]
 8014002:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8014006:	f1be 0f09 	cmp.w	lr, #9
 801400a:	d938      	bls.n	801407e <_strtod_l+0x33e>
 801400c:	990c      	ldr	r1, [sp, #48]	; 0x30
 801400e:	1a7f      	subs	r7, r7, r1
 8014010:	2f08      	cmp	r7, #8
 8014012:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8014016:	dc03      	bgt.n	8014020 <_strtod_l+0x2e0>
 8014018:	9908      	ldr	r1, [sp, #32]
 801401a:	428f      	cmp	r7, r1
 801401c:	bfa8      	it	ge
 801401e:	460f      	movge	r7, r1
 8014020:	f1bc 0f00 	cmp.w	ip, #0
 8014024:	d000      	beq.n	8014028 <_strtod_l+0x2e8>
 8014026:	427f      	negs	r7, r7
 8014028:	2e00      	cmp	r6, #0
 801402a:	d14f      	bne.n	80140cc <_strtod_l+0x38c>
 801402c:	9904      	ldr	r1, [sp, #16]
 801402e:	4301      	orrs	r1, r0
 8014030:	f47f aec1 	bne.w	8013db6 <_strtod_l+0x76>
 8014034:	2b00      	cmp	r3, #0
 8014036:	f47f aedb 	bne.w	8013df0 <_strtod_l+0xb0>
 801403a:	2a69      	cmp	r2, #105	; 0x69
 801403c:	d029      	beq.n	8014092 <_strtod_l+0x352>
 801403e:	dc26      	bgt.n	801408e <_strtod_l+0x34e>
 8014040:	2a49      	cmp	r2, #73	; 0x49
 8014042:	d026      	beq.n	8014092 <_strtod_l+0x352>
 8014044:	2a4e      	cmp	r2, #78	; 0x4e
 8014046:	f47f aed3 	bne.w	8013df0 <_strtod_l+0xb0>
 801404a:	499b      	ldr	r1, [pc, #620]	; (80142b8 <_strtod_l+0x578>)
 801404c:	a815      	add	r0, sp, #84	; 0x54
 801404e:	f001 fa17 	bl	8015480 <__match>
 8014052:	2800      	cmp	r0, #0
 8014054:	f43f aecc 	beq.w	8013df0 <_strtod_l+0xb0>
 8014058:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801405a:	781b      	ldrb	r3, [r3, #0]
 801405c:	2b28      	cmp	r3, #40	; 0x28
 801405e:	d12f      	bne.n	80140c0 <_strtod_l+0x380>
 8014060:	4996      	ldr	r1, [pc, #600]	; (80142bc <_strtod_l+0x57c>)
 8014062:	aa18      	add	r2, sp, #96	; 0x60
 8014064:	a815      	add	r0, sp, #84	; 0x54
 8014066:	f001 fa1f 	bl	80154a8 <__hexnan>
 801406a:	2805      	cmp	r0, #5
 801406c:	d128      	bne.n	80140c0 <_strtod_l+0x380>
 801406e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8014070:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8014074:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8014078:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 801407c:	e69b      	b.n	8013db6 <_strtod_l+0x76>
 801407e:	9f08      	ldr	r7, [sp, #32]
 8014080:	210a      	movs	r1, #10
 8014082:	fb01 2107 	mla	r1, r1, r7, r2
 8014086:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 801408a:	9208      	str	r2, [sp, #32]
 801408c:	e7b5      	b.n	8013ffa <_strtod_l+0x2ba>
 801408e:	2a6e      	cmp	r2, #110	; 0x6e
 8014090:	e7d9      	b.n	8014046 <_strtod_l+0x306>
 8014092:	498b      	ldr	r1, [pc, #556]	; (80142c0 <_strtod_l+0x580>)
 8014094:	a815      	add	r0, sp, #84	; 0x54
 8014096:	f001 f9f3 	bl	8015480 <__match>
 801409a:	2800      	cmp	r0, #0
 801409c:	f43f aea8 	beq.w	8013df0 <_strtod_l+0xb0>
 80140a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80140a2:	4988      	ldr	r1, [pc, #544]	; (80142c4 <_strtod_l+0x584>)
 80140a4:	3b01      	subs	r3, #1
 80140a6:	a815      	add	r0, sp, #84	; 0x54
 80140a8:	9315      	str	r3, [sp, #84]	; 0x54
 80140aa:	f001 f9e9 	bl	8015480 <__match>
 80140ae:	b910      	cbnz	r0, 80140b6 <_strtod_l+0x376>
 80140b0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80140b2:	3301      	adds	r3, #1
 80140b4:	9315      	str	r3, [sp, #84]	; 0x54
 80140b6:	f8df 921c 	ldr.w	r9, [pc, #540]	; 80142d4 <_strtod_l+0x594>
 80140ba:	f04f 0800 	mov.w	r8, #0
 80140be:	e67a      	b.n	8013db6 <_strtod_l+0x76>
 80140c0:	4881      	ldr	r0, [pc, #516]	; (80142c8 <_strtod_l+0x588>)
 80140c2:	f000 fef9 	bl	8014eb8 <nan>
 80140c6:	ec59 8b10 	vmov	r8, r9, d0
 80140ca:	e674      	b.n	8013db6 <_strtod_l+0x76>
 80140cc:	9b05      	ldr	r3, [sp, #20]
 80140ce:	9809      	ldr	r0, [sp, #36]	; 0x24
 80140d0:	1afb      	subs	r3, r7, r3
 80140d2:	f1bb 0f00 	cmp.w	fp, #0
 80140d6:	bf08      	it	eq
 80140d8:	46b3      	moveq	fp, r6
 80140da:	2e10      	cmp	r6, #16
 80140dc:	9308      	str	r3, [sp, #32]
 80140de:	4635      	mov	r5, r6
 80140e0:	bfa8      	it	ge
 80140e2:	2510      	movge	r5, #16
 80140e4:	f7ec fa36 	bl	8000554 <__aeabi_ui2d>
 80140e8:	2e09      	cmp	r6, #9
 80140ea:	4680      	mov	r8, r0
 80140ec:	4689      	mov	r9, r1
 80140ee:	dd13      	ble.n	8014118 <_strtod_l+0x3d8>
 80140f0:	4b76      	ldr	r3, [pc, #472]	; (80142cc <_strtod_l+0x58c>)
 80140f2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80140f6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80140fa:	f7ec faa5 	bl	8000648 <__aeabi_dmul>
 80140fe:	4680      	mov	r8, r0
 8014100:	4650      	mov	r0, sl
 8014102:	4689      	mov	r9, r1
 8014104:	f7ec fa26 	bl	8000554 <__aeabi_ui2d>
 8014108:	4602      	mov	r2, r0
 801410a:	460b      	mov	r3, r1
 801410c:	4640      	mov	r0, r8
 801410e:	4649      	mov	r1, r9
 8014110:	f7ec f8e4 	bl	80002dc <__adddf3>
 8014114:	4680      	mov	r8, r0
 8014116:	4689      	mov	r9, r1
 8014118:	2e0f      	cmp	r6, #15
 801411a:	dc38      	bgt.n	801418e <_strtod_l+0x44e>
 801411c:	9b08      	ldr	r3, [sp, #32]
 801411e:	2b00      	cmp	r3, #0
 8014120:	f43f ae49 	beq.w	8013db6 <_strtod_l+0x76>
 8014124:	dd24      	ble.n	8014170 <_strtod_l+0x430>
 8014126:	2b16      	cmp	r3, #22
 8014128:	dc0b      	bgt.n	8014142 <_strtod_l+0x402>
 801412a:	4968      	ldr	r1, [pc, #416]	; (80142cc <_strtod_l+0x58c>)
 801412c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8014130:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014134:	4642      	mov	r2, r8
 8014136:	464b      	mov	r3, r9
 8014138:	f7ec fa86 	bl	8000648 <__aeabi_dmul>
 801413c:	4680      	mov	r8, r0
 801413e:	4689      	mov	r9, r1
 8014140:	e639      	b.n	8013db6 <_strtod_l+0x76>
 8014142:	9a08      	ldr	r2, [sp, #32]
 8014144:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8014148:	4293      	cmp	r3, r2
 801414a:	db20      	blt.n	801418e <_strtod_l+0x44e>
 801414c:	4c5f      	ldr	r4, [pc, #380]	; (80142cc <_strtod_l+0x58c>)
 801414e:	f1c6 060f 	rsb	r6, r6, #15
 8014152:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8014156:	4642      	mov	r2, r8
 8014158:	464b      	mov	r3, r9
 801415a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801415e:	f7ec fa73 	bl	8000648 <__aeabi_dmul>
 8014162:	9b08      	ldr	r3, [sp, #32]
 8014164:	1b9e      	subs	r6, r3, r6
 8014166:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 801416a:	e9d4 2300 	ldrd	r2, r3, [r4]
 801416e:	e7e3      	b.n	8014138 <_strtod_l+0x3f8>
 8014170:	9b08      	ldr	r3, [sp, #32]
 8014172:	3316      	adds	r3, #22
 8014174:	db0b      	blt.n	801418e <_strtod_l+0x44e>
 8014176:	9b05      	ldr	r3, [sp, #20]
 8014178:	1bdf      	subs	r7, r3, r7
 801417a:	4b54      	ldr	r3, [pc, #336]	; (80142cc <_strtod_l+0x58c>)
 801417c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8014180:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014184:	4640      	mov	r0, r8
 8014186:	4649      	mov	r1, r9
 8014188:	f7ec fb88 	bl	800089c <__aeabi_ddiv>
 801418c:	e7d6      	b.n	801413c <_strtod_l+0x3fc>
 801418e:	9b08      	ldr	r3, [sp, #32]
 8014190:	1b75      	subs	r5, r6, r5
 8014192:	441d      	add	r5, r3
 8014194:	2d00      	cmp	r5, #0
 8014196:	dd70      	ble.n	801427a <_strtod_l+0x53a>
 8014198:	f015 030f 	ands.w	r3, r5, #15
 801419c:	d00a      	beq.n	80141b4 <_strtod_l+0x474>
 801419e:	494b      	ldr	r1, [pc, #300]	; (80142cc <_strtod_l+0x58c>)
 80141a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80141a4:	4642      	mov	r2, r8
 80141a6:	464b      	mov	r3, r9
 80141a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80141ac:	f7ec fa4c 	bl	8000648 <__aeabi_dmul>
 80141b0:	4680      	mov	r8, r0
 80141b2:	4689      	mov	r9, r1
 80141b4:	f035 050f 	bics.w	r5, r5, #15
 80141b8:	d04d      	beq.n	8014256 <_strtod_l+0x516>
 80141ba:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 80141be:	dd22      	ble.n	8014206 <_strtod_l+0x4c6>
 80141c0:	2500      	movs	r5, #0
 80141c2:	46ab      	mov	fp, r5
 80141c4:	9509      	str	r5, [sp, #36]	; 0x24
 80141c6:	9505      	str	r5, [sp, #20]
 80141c8:	2322      	movs	r3, #34	; 0x22
 80141ca:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80142d4 <_strtod_l+0x594>
 80141ce:	6023      	str	r3, [r4, #0]
 80141d0:	f04f 0800 	mov.w	r8, #0
 80141d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80141d6:	2b00      	cmp	r3, #0
 80141d8:	f43f aded 	beq.w	8013db6 <_strtod_l+0x76>
 80141dc:	9916      	ldr	r1, [sp, #88]	; 0x58
 80141de:	4620      	mov	r0, r4
 80141e0:	f7ff f924 	bl	801342c <_Bfree>
 80141e4:	9905      	ldr	r1, [sp, #20]
 80141e6:	4620      	mov	r0, r4
 80141e8:	f7ff f920 	bl	801342c <_Bfree>
 80141ec:	4659      	mov	r1, fp
 80141ee:	4620      	mov	r0, r4
 80141f0:	f7ff f91c 	bl	801342c <_Bfree>
 80141f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80141f6:	4620      	mov	r0, r4
 80141f8:	f7ff f918 	bl	801342c <_Bfree>
 80141fc:	4629      	mov	r1, r5
 80141fe:	4620      	mov	r0, r4
 8014200:	f7ff f914 	bl	801342c <_Bfree>
 8014204:	e5d7      	b.n	8013db6 <_strtod_l+0x76>
 8014206:	4b32      	ldr	r3, [pc, #200]	; (80142d0 <_strtod_l+0x590>)
 8014208:	9304      	str	r3, [sp, #16]
 801420a:	2300      	movs	r3, #0
 801420c:	112d      	asrs	r5, r5, #4
 801420e:	4640      	mov	r0, r8
 8014210:	4649      	mov	r1, r9
 8014212:	469a      	mov	sl, r3
 8014214:	2d01      	cmp	r5, #1
 8014216:	dc21      	bgt.n	801425c <_strtod_l+0x51c>
 8014218:	b10b      	cbz	r3, 801421e <_strtod_l+0x4de>
 801421a:	4680      	mov	r8, r0
 801421c:	4689      	mov	r9, r1
 801421e:	492c      	ldr	r1, [pc, #176]	; (80142d0 <_strtod_l+0x590>)
 8014220:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8014224:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8014228:	4642      	mov	r2, r8
 801422a:	464b      	mov	r3, r9
 801422c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014230:	f7ec fa0a 	bl	8000648 <__aeabi_dmul>
 8014234:	4b27      	ldr	r3, [pc, #156]	; (80142d4 <_strtod_l+0x594>)
 8014236:	460a      	mov	r2, r1
 8014238:	400b      	ands	r3, r1
 801423a:	4927      	ldr	r1, [pc, #156]	; (80142d8 <_strtod_l+0x598>)
 801423c:	428b      	cmp	r3, r1
 801423e:	4680      	mov	r8, r0
 8014240:	d8be      	bhi.n	80141c0 <_strtod_l+0x480>
 8014242:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8014246:	428b      	cmp	r3, r1
 8014248:	bf86      	itte	hi
 801424a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 80142dc <_strtod_l+0x59c>
 801424e:	f04f 38ff 	movhi.w	r8, #4294967295
 8014252:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8014256:	2300      	movs	r3, #0
 8014258:	9304      	str	r3, [sp, #16]
 801425a:	e07b      	b.n	8014354 <_strtod_l+0x614>
 801425c:	07ea      	lsls	r2, r5, #31
 801425e:	d505      	bpl.n	801426c <_strtod_l+0x52c>
 8014260:	9b04      	ldr	r3, [sp, #16]
 8014262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014266:	f7ec f9ef 	bl	8000648 <__aeabi_dmul>
 801426a:	2301      	movs	r3, #1
 801426c:	9a04      	ldr	r2, [sp, #16]
 801426e:	3208      	adds	r2, #8
 8014270:	f10a 0a01 	add.w	sl, sl, #1
 8014274:	106d      	asrs	r5, r5, #1
 8014276:	9204      	str	r2, [sp, #16]
 8014278:	e7cc      	b.n	8014214 <_strtod_l+0x4d4>
 801427a:	d0ec      	beq.n	8014256 <_strtod_l+0x516>
 801427c:	426d      	negs	r5, r5
 801427e:	f015 020f 	ands.w	r2, r5, #15
 8014282:	d00a      	beq.n	801429a <_strtod_l+0x55a>
 8014284:	4b11      	ldr	r3, [pc, #68]	; (80142cc <_strtod_l+0x58c>)
 8014286:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801428a:	4640      	mov	r0, r8
 801428c:	4649      	mov	r1, r9
 801428e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014292:	f7ec fb03 	bl	800089c <__aeabi_ddiv>
 8014296:	4680      	mov	r8, r0
 8014298:	4689      	mov	r9, r1
 801429a:	112d      	asrs	r5, r5, #4
 801429c:	d0db      	beq.n	8014256 <_strtod_l+0x516>
 801429e:	2d1f      	cmp	r5, #31
 80142a0:	dd1e      	ble.n	80142e0 <_strtod_l+0x5a0>
 80142a2:	2500      	movs	r5, #0
 80142a4:	46ab      	mov	fp, r5
 80142a6:	9509      	str	r5, [sp, #36]	; 0x24
 80142a8:	9505      	str	r5, [sp, #20]
 80142aa:	2322      	movs	r3, #34	; 0x22
 80142ac:	f04f 0800 	mov.w	r8, #0
 80142b0:	f04f 0900 	mov.w	r9, #0
 80142b4:	6023      	str	r3, [r4, #0]
 80142b6:	e78d      	b.n	80141d4 <_strtod_l+0x494>
 80142b8:	08018905 	.word	0x08018905
 80142bc:	08018b2c 	.word	0x08018b2c
 80142c0:	080188fd 	.word	0x080188fd
 80142c4:	08018934 	.word	0x08018934
 80142c8:	08018cbd 	.word	0x08018cbd
 80142cc:	08018a40 	.word	0x08018a40
 80142d0:	08018a18 	.word	0x08018a18
 80142d4:	7ff00000 	.word	0x7ff00000
 80142d8:	7ca00000 	.word	0x7ca00000
 80142dc:	7fefffff 	.word	0x7fefffff
 80142e0:	f015 0310 	ands.w	r3, r5, #16
 80142e4:	bf18      	it	ne
 80142e6:	236a      	movne	r3, #106	; 0x6a
 80142e8:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 801468c <_strtod_l+0x94c>
 80142ec:	9304      	str	r3, [sp, #16]
 80142ee:	4640      	mov	r0, r8
 80142f0:	4649      	mov	r1, r9
 80142f2:	2300      	movs	r3, #0
 80142f4:	07ea      	lsls	r2, r5, #31
 80142f6:	d504      	bpl.n	8014302 <_strtod_l+0x5c2>
 80142f8:	e9da 2300 	ldrd	r2, r3, [sl]
 80142fc:	f7ec f9a4 	bl	8000648 <__aeabi_dmul>
 8014300:	2301      	movs	r3, #1
 8014302:	106d      	asrs	r5, r5, #1
 8014304:	f10a 0a08 	add.w	sl, sl, #8
 8014308:	d1f4      	bne.n	80142f4 <_strtod_l+0x5b4>
 801430a:	b10b      	cbz	r3, 8014310 <_strtod_l+0x5d0>
 801430c:	4680      	mov	r8, r0
 801430e:	4689      	mov	r9, r1
 8014310:	9b04      	ldr	r3, [sp, #16]
 8014312:	b1bb      	cbz	r3, 8014344 <_strtod_l+0x604>
 8014314:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8014318:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801431c:	2b00      	cmp	r3, #0
 801431e:	4649      	mov	r1, r9
 8014320:	dd10      	ble.n	8014344 <_strtod_l+0x604>
 8014322:	2b1f      	cmp	r3, #31
 8014324:	f340 811e 	ble.w	8014564 <_strtod_l+0x824>
 8014328:	2b34      	cmp	r3, #52	; 0x34
 801432a:	bfde      	ittt	le
 801432c:	f04f 33ff 	movle.w	r3, #4294967295
 8014330:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8014334:	4093      	lslle	r3, r2
 8014336:	f04f 0800 	mov.w	r8, #0
 801433a:	bfcc      	ite	gt
 801433c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8014340:	ea03 0901 	andle.w	r9, r3, r1
 8014344:	2200      	movs	r2, #0
 8014346:	2300      	movs	r3, #0
 8014348:	4640      	mov	r0, r8
 801434a:	4649      	mov	r1, r9
 801434c:	f7ec fbe4 	bl	8000b18 <__aeabi_dcmpeq>
 8014350:	2800      	cmp	r0, #0
 8014352:	d1a6      	bne.n	80142a2 <_strtod_l+0x562>
 8014354:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014356:	9300      	str	r3, [sp, #0]
 8014358:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801435a:	4633      	mov	r3, r6
 801435c:	465a      	mov	r2, fp
 801435e:	4620      	mov	r0, r4
 8014360:	f7ff f8cc 	bl	80134fc <__s2b>
 8014364:	9009      	str	r0, [sp, #36]	; 0x24
 8014366:	2800      	cmp	r0, #0
 8014368:	f43f af2a 	beq.w	80141c0 <_strtod_l+0x480>
 801436c:	9a08      	ldr	r2, [sp, #32]
 801436e:	9b05      	ldr	r3, [sp, #20]
 8014370:	2a00      	cmp	r2, #0
 8014372:	eba3 0307 	sub.w	r3, r3, r7
 8014376:	bfa8      	it	ge
 8014378:	2300      	movge	r3, #0
 801437a:	930c      	str	r3, [sp, #48]	; 0x30
 801437c:	2500      	movs	r5, #0
 801437e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8014382:	9312      	str	r3, [sp, #72]	; 0x48
 8014384:	46ab      	mov	fp, r5
 8014386:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014388:	4620      	mov	r0, r4
 801438a:	6859      	ldr	r1, [r3, #4]
 801438c:	f7ff f80e 	bl	80133ac <_Balloc>
 8014390:	9005      	str	r0, [sp, #20]
 8014392:	2800      	cmp	r0, #0
 8014394:	f43f af18 	beq.w	80141c8 <_strtod_l+0x488>
 8014398:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801439a:	691a      	ldr	r2, [r3, #16]
 801439c:	3202      	adds	r2, #2
 801439e:	f103 010c 	add.w	r1, r3, #12
 80143a2:	0092      	lsls	r2, r2, #2
 80143a4:	300c      	adds	r0, #12
 80143a6:	f7fe f872 	bl	801248e <memcpy>
 80143aa:	ec49 8b10 	vmov	d0, r8, r9
 80143ae:	aa18      	add	r2, sp, #96	; 0x60
 80143b0:	a917      	add	r1, sp, #92	; 0x5c
 80143b2:	4620      	mov	r0, r4
 80143b4:	f7ff fbd6 	bl	8013b64 <__d2b>
 80143b8:	ec49 8b18 	vmov	d8, r8, r9
 80143bc:	9016      	str	r0, [sp, #88]	; 0x58
 80143be:	2800      	cmp	r0, #0
 80143c0:	f43f af02 	beq.w	80141c8 <_strtod_l+0x488>
 80143c4:	2101      	movs	r1, #1
 80143c6:	4620      	mov	r0, r4
 80143c8:	f7ff f930 	bl	801362c <__i2b>
 80143cc:	4683      	mov	fp, r0
 80143ce:	2800      	cmp	r0, #0
 80143d0:	f43f aefa 	beq.w	80141c8 <_strtod_l+0x488>
 80143d4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80143d6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80143d8:	2e00      	cmp	r6, #0
 80143da:	bfab      	itete	ge
 80143dc:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 80143de:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 80143e0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80143e2:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 80143e6:	bfac      	ite	ge
 80143e8:	eb06 0a03 	addge.w	sl, r6, r3
 80143ec:	1b9f      	sublt	r7, r3, r6
 80143ee:	9b04      	ldr	r3, [sp, #16]
 80143f0:	1af6      	subs	r6, r6, r3
 80143f2:	4416      	add	r6, r2
 80143f4:	4ba0      	ldr	r3, [pc, #640]	; (8014678 <_strtod_l+0x938>)
 80143f6:	3e01      	subs	r6, #1
 80143f8:	429e      	cmp	r6, r3
 80143fa:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80143fe:	f280 80c4 	bge.w	801458a <_strtod_l+0x84a>
 8014402:	1b9b      	subs	r3, r3, r6
 8014404:	2b1f      	cmp	r3, #31
 8014406:	eba2 0203 	sub.w	r2, r2, r3
 801440a:	f04f 0101 	mov.w	r1, #1
 801440e:	f300 80b0 	bgt.w	8014572 <_strtod_l+0x832>
 8014412:	fa01 f303 	lsl.w	r3, r1, r3
 8014416:	930e      	str	r3, [sp, #56]	; 0x38
 8014418:	2300      	movs	r3, #0
 801441a:	930d      	str	r3, [sp, #52]	; 0x34
 801441c:	eb0a 0602 	add.w	r6, sl, r2
 8014420:	9b04      	ldr	r3, [sp, #16]
 8014422:	45b2      	cmp	sl, r6
 8014424:	4417      	add	r7, r2
 8014426:	441f      	add	r7, r3
 8014428:	4653      	mov	r3, sl
 801442a:	bfa8      	it	ge
 801442c:	4633      	movge	r3, r6
 801442e:	42bb      	cmp	r3, r7
 8014430:	bfa8      	it	ge
 8014432:	463b      	movge	r3, r7
 8014434:	2b00      	cmp	r3, #0
 8014436:	bfc2      	ittt	gt
 8014438:	1af6      	subgt	r6, r6, r3
 801443a:	1aff      	subgt	r7, r7, r3
 801443c:	ebaa 0a03 	subgt.w	sl, sl, r3
 8014440:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014442:	2b00      	cmp	r3, #0
 8014444:	dd17      	ble.n	8014476 <_strtod_l+0x736>
 8014446:	4659      	mov	r1, fp
 8014448:	461a      	mov	r2, r3
 801444a:	4620      	mov	r0, r4
 801444c:	f7ff f9ae 	bl	80137ac <__pow5mult>
 8014450:	4683      	mov	fp, r0
 8014452:	2800      	cmp	r0, #0
 8014454:	f43f aeb8 	beq.w	80141c8 <_strtod_l+0x488>
 8014458:	4601      	mov	r1, r0
 801445a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801445c:	4620      	mov	r0, r4
 801445e:	f7ff f8fb 	bl	8013658 <__multiply>
 8014462:	900b      	str	r0, [sp, #44]	; 0x2c
 8014464:	2800      	cmp	r0, #0
 8014466:	f43f aeaf 	beq.w	80141c8 <_strtod_l+0x488>
 801446a:	9916      	ldr	r1, [sp, #88]	; 0x58
 801446c:	4620      	mov	r0, r4
 801446e:	f7fe ffdd 	bl	801342c <_Bfree>
 8014472:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014474:	9316      	str	r3, [sp, #88]	; 0x58
 8014476:	2e00      	cmp	r6, #0
 8014478:	f300 808c 	bgt.w	8014594 <_strtod_l+0x854>
 801447c:	9b08      	ldr	r3, [sp, #32]
 801447e:	2b00      	cmp	r3, #0
 8014480:	dd08      	ble.n	8014494 <_strtod_l+0x754>
 8014482:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014484:	9905      	ldr	r1, [sp, #20]
 8014486:	4620      	mov	r0, r4
 8014488:	f7ff f990 	bl	80137ac <__pow5mult>
 801448c:	9005      	str	r0, [sp, #20]
 801448e:	2800      	cmp	r0, #0
 8014490:	f43f ae9a 	beq.w	80141c8 <_strtod_l+0x488>
 8014494:	2f00      	cmp	r7, #0
 8014496:	dd08      	ble.n	80144aa <_strtod_l+0x76a>
 8014498:	9905      	ldr	r1, [sp, #20]
 801449a:	463a      	mov	r2, r7
 801449c:	4620      	mov	r0, r4
 801449e:	f7ff f9df 	bl	8013860 <__lshift>
 80144a2:	9005      	str	r0, [sp, #20]
 80144a4:	2800      	cmp	r0, #0
 80144a6:	f43f ae8f 	beq.w	80141c8 <_strtod_l+0x488>
 80144aa:	f1ba 0f00 	cmp.w	sl, #0
 80144ae:	dd08      	ble.n	80144c2 <_strtod_l+0x782>
 80144b0:	4659      	mov	r1, fp
 80144b2:	4652      	mov	r2, sl
 80144b4:	4620      	mov	r0, r4
 80144b6:	f7ff f9d3 	bl	8013860 <__lshift>
 80144ba:	4683      	mov	fp, r0
 80144bc:	2800      	cmp	r0, #0
 80144be:	f43f ae83 	beq.w	80141c8 <_strtod_l+0x488>
 80144c2:	9a05      	ldr	r2, [sp, #20]
 80144c4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80144c6:	4620      	mov	r0, r4
 80144c8:	f7ff fa52 	bl	8013970 <__mdiff>
 80144cc:	4605      	mov	r5, r0
 80144ce:	2800      	cmp	r0, #0
 80144d0:	f43f ae7a 	beq.w	80141c8 <_strtod_l+0x488>
 80144d4:	68c3      	ldr	r3, [r0, #12]
 80144d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80144d8:	2300      	movs	r3, #0
 80144da:	60c3      	str	r3, [r0, #12]
 80144dc:	4659      	mov	r1, fp
 80144de:	f7ff fa2b 	bl	8013938 <__mcmp>
 80144e2:	2800      	cmp	r0, #0
 80144e4:	da60      	bge.n	80145a8 <_strtod_l+0x868>
 80144e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80144e8:	ea53 0308 	orrs.w	r3, r3, r8
 80144ec:	f040 8084 	bne.w	80145f8 <_strtod_l+0x8b8>
 80144f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80144f4:	2b00      	cmp	r3, #0
 80144f6:	d17f      	bne.n	80145f8 <_strtod_l+0x8b8>
 80144f8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80144fc:	0d1b      	lsrs	r3, r3, #20
 80144fe:	051b      	lsls	r3, r3, #20
 8014500:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8014504:	d978      	bls.n	80145f8 <_strtod_l+0x8b8>
 8014506:	696b      	ldr	r3, [r5, #20]
 8014508:	b913      	cbnz	r3, 8014510 <_strtod_l+0x7d0>
 801450a:	692b      	ldr	r3, [r5, #16]
 801450c:	2b01      	cmp	r3, #1
 801450e:	dd73      	ble.n	80145f8 <_strtod_l+0x8b8>
 8014510:	4629      	mov	r1, r5
 8014512:	2201      	movs	r2, #1
 8014514:	4620      	mov	r0, r4
 8014516:	f7ff f9a3 	bl	8013860 <__lshift>
 801451a:	4659      	mov	r1, fp
 801451c:	4605      	mov	r5, r0
 801451e:	f7ff fa0b 	bl	8013938 <__mcmp>
 8014522:	2800      	cmp	r0, #0
 8014524:	dd68      	ble.n	80145f8 <_strtod_l+0x8b8>
 8014526:	9904      	ldr	r1, [sp, #16]
 8014528:	4a54      	ldr	r2, [pc, #336]	; (801467c <_strtod_l+0x93c>)
 801452a:	464b      	mov	r3, r9
 801452c:	2900      	cmp	r1, #0
 801452e:	f000 8084 	beq.w	801463a <_strtod_l+0x8fa>
 8014532:	ea02 0109 	and.w	r1, r2, r9
 8014536:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801453a:	dc7e      	bgt.n	801463a <_strtod_l+0x8fa>
 801453c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8014540:	f77f aeb3 	ble.w	80142aa <_strtod_l+0x56a>
 8014544:	4b4e      	ldr	r3, [pc, #312]	; (8014680 <_strtod_l+0x940>)
 8014546:	4640      	mov	r0, r8
 8014548:	4649      	mov	r1, r9
 801454a:	2200      	movs	r2, #0
 801454c:	f7ec f87c 	bl	8000648 <__aeabi_dmul>
 8014550:	4b4a      	ldr	r3, [pc, #296]	; (801467c <_strtod_l+0x93c>)
 8014552:	400b      	ands	r3, r1
 8014554:	4680      	mov	r8, r0
 8014556:	4689      	mov	r9, r1
 8014558:	2b00      	cmp	r3, #0
 801455a:	f47f ae3f 	bne.w	80141dc <_strtod_l+0x49c>
 801455e:	2322      	movs	r3, #34	; 0x22
 8014560:	6023      	str	r3, [r4, #0]
 8014562:	e63b      	b.n	80141dc <_strtod_l+0x49c>
 8014564:	f04f 32ff 	mov.w	r2, #4294967295
 8014568:	fa02 f303 	lsl.w	r3, r2, r3
 801456c:	ea03 0808 	and.w	r8, r3, r8
 8014570:	e6e8      	b.n	8014344 <_strtod_l+0x604>
 8014572:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8014576:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 801457a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 801457e:	36e2      	adds	r6, #226	; 0xe2
 8014580:	fa01 f306 	lsl.w	r3, r1, r6
 8014584:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8014588:	e748      	b.n	801441c <_strtod_l+0x6dc>
 801458a:	2100      	movs	r1, #0
 801458c:	2301      	movs	r3, #1
 801458e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8014592:	e743      	b.n	801441c <_strtod_l+0x6dc>
 8014594:	9916      	ldr	r1, [sp, #88]	; 0x58
 8014596:	4632      	mov	r2, r6
 8014598:	4620      	mov	r0, r4
 801459a:	f7ff f961 	bl	8013860 <__lshift>
 801459e:	9016      	str	r0, [sp, #88]	; 0x58
 80145a0:	2800      	cmp	r0, #0
 80145a2:	f47f af6b 	bne.w	801447c <_strtod_l+0x73c>
 80145a6:	e60f      	b.n	80141c8 <_strtod_l+0x488>
 80145a8:	46ca      	mov	sl, r9
 80145aa:	d171      	bne.n	8014690 <_strtod_l+0x950>
 80145ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80145ae:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80145b2:	b352      	cbz	r2, 801460a <_strtod_l+0x8ca>
 80145b4:	4a33      	ldr	r2, [pc, #204]	; (8014684 <_strtod_l+0x944>)
 80145b6:	4293      	cmp	r3, r2
 80145b8:	d12a      	bne.n	8014610 <_strtod_l+0x8d0>
 80145ba:	9b04      	ldr	r3, [sp, #16]
 80145bc:	4641      	mov	r1, r8
 80145be:	b1fb      	cbz	r3, 8014600 <_strtod_l+0x8c0>
 80145c0:	4b2e      	ldr	r3, [pc, #184]	; (801467c <_strtod_l+0x93c>)
 80145c2:	ea09 0303 	and.w	r3, r9, r3
 80145c6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80145ca:	f04f 32ff 	mov.w	r2, #4294967295
 80145ce:	d81a      	bhi.n	8014606 <_strtod_l+0x8c6>
 80145d0:	0d1b      	lsrs	r3, r3, #20
 80145d2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80145d6:	fa02 f303 	lsl.w	r3, r2, r3
 80145da:	4299      	cmp	r1, r3
 80145dc:	d118      	bne.n	8014610 <_strtod_l+0x8d0>
 80145de:	4b2a      	ldr	r3, [pc, #168]	; (8014688 <_strtod_l+0x948>)
 80145e0:	459a      	cmp	sl, r3
 80145e2:	d102      	bne.n	80145ea <_strtod_l+0x8aa>
 80145e4:	3101      	adds	r1, #1
 80145e6:	f43f adef 	beq.w	80141c8 <_strtod_l+0x488>
 80145ea:	4b24      	ldr	r3, [pc, #144]	; (801467c <_strtod_l+0x93c>)
 80145ec:	ea0a 0303 	and.w	r3, sl, r3
 80145f0:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80145f4:	f04f 0800 	mov.w	r8, #0
 80145f8:	9b04      	ldr	r3, [sp, #16]
 80145fa:	2b00      	cmp	r3, #0
 80145fc:	d1a2      	bne.n	8014544 <_strtod_l+0x804>
 80145fe:	e5ed      	b.n	80141dc <_strtod_l+0x49c>
 8014600:	f04f 33ff 	mov.w	r3, #4294967295
 8014604:	e7e9      	b.n	80145da <_strtod_l+0x89a>
 8014606:	4613      	mov	r3, r2
 8014608:	e7e7      	b.n	80145da <_strtod_l+0x89a>
 801460a:	ea53 0308 	orrs.w	r3, r3, r8
 801460e:	d08a      	beq.n	8014526 <_strtod_l+0x7e6>
 8014610:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014612:	b1e3      	cbz	r3, 801464e <_strtod_l+0x90e>
 8014614:	ea13 0f0a 	tst.w	r3, sl
 8014618:	d0ee      	beq.n	80145f8 <_strtod_l+0x8b8>
 801461a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801461c:	9a04      	ldr	r2, [sp, #16]
 801461e:	4640      	mov	r0, r8
 8014620:	4649      	mov	r1, r9
 8014622:	b1c3      	cbz	r3, 8014656 <_strtod_l+0x916>
 8014624:	f7ff fb6f 	bl	8013d06 <sulp>
 8014628:	4602      	mov	r2, r0
 801462a:	460b      	mov	r3, r1
 801462c:	ec51 0b18 	vmov	r0, r1, d8
 8014630:	f7eb fe54 	bl	80002dc <__adddf3>
 8014634:	4680      	mov	r8, r0
 8014636:	4689      	mov	r9, r1
 8014638:	e7de      	b.n	80145f8 <_strtod_l+0x8b8>
 801463a:	4013      	ands	r3, r2
 801463c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8014640:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8014644:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8014648:	f04f 38ff 	mov.w	r8, #4294967295
 801464c:	e7d4      	b.n	80145f8 <_strtod_l+0x8b8>
 801464e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014650:	ea13 0f08 	tst.w	r3, r8
 8014654:	e7e0      	b.n	8014618 <_strtod_l+0x8d8>
 8014656:	f7ff fb56 	bl	8013d06 <sulp>
 801465a:	4602      	mov	r2, r0
 801465c:	460b      	mov	r3, r1
 801465e:	ec51 0b18 	vmov	r0, r1, d8
 8014662:	f7eb fe39 	bl	80002d8 <__aeabi_dsub>
 8014666:	2200      	movs	r2, #0
 8014668:	2300      	movs	r3, #0
 801466a:	4680      	mov	r8, r0
 801466c:	4689      	mov	r9, r1
 801466e:	f7ec fa53 	bl	8000b18 <__aeabi_dcmpeq>
 8014672:	2800      	cmp	r0, #0
 8014674:	d0c0      	beq.n	80145f8 <_strtod_l+0x8b8>
 8014676:	e618      	b.n	80142aa <_strtod_l+0x56a>
 8014678:	fffffc02 	.word	0xfffffc02
 801467c:	7ff00000 	.word	0x7ff00000
 8014680:	39500000 	.word	0x39500000
 8014684:	000fffff 	.word	0x000fffff
 8014688:	7fefffff 	.word	0x7fefffff
 801468c:	08018b40 	.word	0x08018b40
 8014690:	4659      	mov	r1, fp
 8014692:	4628      	mov	r0, r5
 8014694:	f7ff fac0 	bl	8013c18 <__ratio>
 8014698:	ec57 6b10 	vmov	r6, r7, d0
 801469c:	ee10 0a10 	vmov	r0, s0
 80146a0:	2200      	movs	r2, #0
 80146a2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80146a6:	4639      	mov	r1, r7
 80146a8:	f7ec fa4a 	bl	8000b40 <__aeabi_dcmple>
 80146ac:	2800      	cmp	r0, #0
 80146ae:	d071      	beq.n	8014794 <_strtod_l+0xa54>
 80146b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80146b2:	2b00      	cmp	r3, #0
 80146b4:	d17c      	bne.n	80147b0 <_strtod_l+0xa70>
 80146b6:	f1b8 0f00 	cmp.w	r8, #0
 80146ba:	d15a      	bne.n	8014772 <_strtod_l+0xa32>
 80146bc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80146c0:	2b00      	cmp	r3, #0
 80146c2:	d15d      	bne.n	8014780 <_strtod_l+0xa40>
 80146c4:	4b90      	ldr	r3, [pc, #576]	; (8014908 <_strtod_l+0xbc8>)
 80146c6:	2200      	movs	r2, #0
 80146c8:	4630      	mov	r0, r6
 80146ca:	4639      	mov	r1, r7
 80146cc:	f7ec fa2e 	bl	8000b2c <__aeabi_dcmplt>
 80146d0:	2800      	cmp	r0, #0
 80146d2:	d15c      	bne.n	801478e <_strtod_l+0xa4e>
 80146d4:	4630      	mov	r0, r6
 80146d6:	4639      	mov	r1, r7
 80146d8:	4b8c      	ldr	r3, [pc, #560]	; (801490c <_strtod_l+0xbcc>)
 80146da:	2200      	movs	r2, #0
 80146dc:	f7eb ffb4 	bl	8000648 <__aeabi_dmul>
 80146e0:	4606      	mov	r6, r0
 80146e2:	460f      	mov	r7, r1
 80146e4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80146e8:	9606      	str	r6, [sp, #24]
 80146ea:	9307      	str	r3, [sp, #28]
 80146ec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80146f0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80146f4:	4b86      	ldr	r3, [pc, #536]	; (8014910 <_strtod_l+0xbd0>)
 80146f6:	ea0a 0303 	and.w	r3, sl, r3
 80146fa:	930d      	str	r3, [sp, #52]	; 0x34
 80146fc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80146fe:	4b85      	ldr	r3, [pc, #532]	; (8014914 <_strtod_l+0xbd4>)
 8014700:	429a      	cmp	r2, r3
 8014702:	f040 8090 	bne.w	8014826 <_strtod_l+0xae6>
 8014706:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 801470a:	ec49 8b10 	vmov	d0, r8, r9
 801470e:	f7ff f9b9 	bl	8013a84 <__ulp>
 8014712:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014716:	ec51 0b10 	vmov	r0, r1, d0
 801471a:	f7eb ff95 	bl	8000648 <__aeabi_dmul>
 801471e:	4642      	mov	r2, r8
 8014720:	464b      	mov	r3, r9
 8014722:	f7eb fddb 	bl	80002dc <__adddf3>
 8014726:	460b      	mov	r3, r1
 8014728:	4979      	ldr	r1, [pc, #484]	; (8014910 <_strtod_l+0xbd0>)
 801472a:	4a7b      	ldr	r2, [pc, #492]	; (8014918 <_strtod_l+0xbd8>)
 801472c:	4019      	ands	r1, r3
 801472e:	4291      	cmp	r1, r2
 8014730:	4680      	mov	r8, r0
 8014732:	d944      	bls.n	80147be <_strtod_l+0xa7e>
 8014734:	ee18 2a90 	vmov	r2, s17
 8014738:	4b78      	ldr	r3, [pc, #480]	; (801491c <_strtod_l+0xbdc>)
 801473a:	429a      	cmp	r2, r3
 801473c:	d104      	bne.n	8014748 <_strtod_l+0xa08>
 801473e:	ee18 3a10 	vmov	r3, s16
 8014742:	3301      	adds	r3, #1
 8014744:	f43f ad40 	beq.w	80141c8 <_strtod_l+0x488>
 8014748:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 801491c <_strtod_l+0xbdc>
 801474c:	f04f 38ff 	mov.w	r8, #4294967295
 8014750:	9916      	ldr	r1, [sp, #88]	; 0x58
 8014752:	4620      	mov	r0, r4
 8014754:	f7fe fe6a 	bl	801342c <_Bfree>
 8014758:	9905      	ldr	r1, [sp, #20]
 801475a:	4620      	mov	r0, r4
 801475c:	f7fe fe66 	bl	801342c <_Bfree>
 8014760:	4659      	mov	r1, fp
 8014762:	4620      	mov	r0, r4
 8014764:	f7fe fe62 	bl	801342c <_Bfree>
 8014768:	4629      	mov	r1, r5
 801476a:	4620      	mov	r0, r4
 801476c:	f7fe fe5e 	bl	801342c <_Bfree>
 8014770:	e609      	b.n	8014386 <_strtod_l+0x646>
 8014772:	f1b8 0f01 	cmp.w	r8, #1
 8014776:	d103      	bne.n	8014780 <_strtod_l+0xa40>
 8014778:	f1b9 0f00 	cmp.w	r9, #0
 801477c:	f43f ad95 	beq.w	80142aa <_strtod_l+0x56a>
 8014780:	ed9f 7b55 	vldr	d7, [pc, #340]	; 80148d8 <_strtod_l+0xb98>
 8014784:	4f60      	ldr	r7, [pc, #384]	; (8014908 <_strtod_l+0xbc8>)
 8014786:	ed8d 7b06 	vstr	d7, [sp, #24]
 801478a:	2600      	movs	r6, #0
 801478c:	e7ae      	b.n	80146ec <_strtod_l+0x9ac>
 801478e:	4f5f      	ldr	r7, [pc, #380]	; (801490c <_strtod_l+0xbcc>)
 8014790:	2600      	movs	r6, #0
 8014792:	e7a7      	b.n	80146e4 <_strtod_l+0x9a4>
 8014794:	4b5d      	ldr	r3, [pc, #372]	; (801490c <_strtod_l+0xbcc>)
 8014796:	4630      	mov	r0, r6
 8014798:	4639      	mov	r1, r7
 801479a:	2200      	movs	r2, #0
 801479c:	f7eb ff54 	bl	8000648 <__aeabi_dmul>
 80147a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80147a2:	4606      	mov	r6, r0
 80147a4:	460f      	mov	r7, r1
 80147a6:	2b00      	cmp	r3, #0
 80147a8:	d09c      	beq.n	80146e4 <_strtod_l+0x9a4>
 80147aa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80147ae:	e79d      	b.n	80146ec <_strtod_l+0x9ac>
 80147b0:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 80148e0 <_strtod_l+0xba0>
 80147b4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80147b8:	ec57 6b17 	vmov	r6, r7, d7
 80147bc:	e796      	b.n	80146ec <_strtod_l+0x9ac>
 80147be:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80147c2:	9b04      	ldr	r3, [sp, #16]
 80147c4:	46ca      	mov	sl, r9
 80147c6:	2b00      	cmp	r3, #0
 80147c8:	d1c2      	bne.n	8014750 <_strtod_l+0xa10>
 80147ca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80147ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80147d0:	0d1b      	lsrs	r3, r3, #20
 80147d2:	051b      	lsls	r3, r3, #20
 80147d4:	429a      	cmp	r2, r3
 80147d6:	d1bb      	bne.n	8014750 <_strtod_l+0xa10>
 80147d8:	4630      	mov	r0, r6
 80147da:	4639      	mov	r1, r7
 80147dc:	f7ec fa94 	bl	8000d08 <__aeabi_d2lz>
 80147e0:	f7eb ff04 	bl	80005ec <__aeabi_l2d>
 80147e4:	4602      	mov	r2, r0
 80147e6:	460b      	mov	r3, r1
 80147e8:	4630      	mov	r0, r6
 80147ea:	4639      	mov	r1, r7
 80147ec:	f7eb fd74 	bl	80002d8 <__aeabi_dsub>
 80147f0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80147f2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80147f6:	ea43 0308 	orr.w	r3, r3, r8
 80147fa:	4313      	orrs	r3, r2
 80147fc:	4606      	mov	r6, r0
 80147fe:	460f      	mov	r7, r1
 8014800:	d054      	beq.n	80148ac <_strtod_l+0xb6c>
 8014802:	a339      	add	r3, pc, #228	; (adr r3, 80148e8 <_strtod_l+0xba8>)
 8014804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014808:	f7ec f990 	bl	8000b2c <__aeabi_dcmplt>
 801480c:	2800      	cmp	r0, #0
 801480e:	f47f ace5 	bne.w	80141dc <_strtod_l+0x49c>
 8014812:	a337      	add	r3, pc, #220	; (adr r3, 80148f0 <_strtod_l+0xbb0>)
 8014814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014818:	4630      	mov	r0, r6
 801481a:	4639      	mov	r1, r7
 801481c:	f7ec f9a4 	bl	8000b68 <__aeabi_dcmpgt>
 8014820:	2800      	cmp	r0, #0
 8014822:	d095      	beq.n	8014750 <_strtod_l+0xa10>
 8014824:	e4da      	b.n	80141dc <_strtod_l+0x49c>
 8014826:	9b04      	ldr	r3, [sp, #16]
 8014828:	b333      	cbz	r3, 8014878 <_strtod_l+0xb38>
 801482a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801482c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8014830:	d822      	bhi.n	8014878 <_strtod_l+0xb38>
 8014832:	a331      	add	r3, pc, #196	; (adr r3, 80148f8 <_strtod_l+0xbb8>)
 8014834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014838:	4630      	mov	r0, r6
 801483a:	4639      	mov	r1, r7
 801483c:	f7ec f980 	bl	8000b40 <__aeabi_dcmple>
 8014840:	b1a0      	cbz	r0, 801486c <_strtod_l+0xb2c>
 8014842:	4639      	mov	r1, r7
 8014844:	4630      	mov	r0, r6
 8014846:	f7ec f9d7 	bl	8000bf8 <__aeabi_d2uiz>
 801484a:	2801      	cmp	r0, #1
 801484c:	bf38      	it	cc
 801484e:	2001      	movcc	r0, #1
 8014850:	f7eb fe80 	bl	8000554 <__aeabi_ui2d>
 8014854:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014856:	4606      	mov	r6, r0
 8014858:	460f      	mov	r7, r1
 801485a:	bb23      	cbnz	r3, 80148a6 <_strtod_l+0xb66>
 801485c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014860:	9010      	str	r0, [sp, #64]	; 0x40
 8014862:	9311      	str	r3, [sp, #68]	; 0x44
 8014864:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8014868:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 801486c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801486e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8014870:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8014874:	1a9b      	subs	r3, r3, r2
 8014876:	930f      	str	r3, [sp, #60]	; 0x3c
 8014878:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 801487c:	eeb0 0a48 	vmov.f32	s0, s16
 8014880:	eef0 0a68 	vmov.f32	s1, s17
 8014884:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8014888:	f7ff f8fc 	bl	8013a84 <__ulp>
 801488c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8014890:	ec53 2b10 	vmov	r2, r3, d0
 8014894:	f7eb fed8 	bl	8000648 <__aeabi_dmul>
 8014898:	ec53 2b18 	vmov	r2, r3, d8
 801489c:	f7eb fd1e 	bl	80002dc <__adddf3>
 80148a0:	4680      	mov	r8, r0
 80148a2:	4689      	mov	r9, r1
 80148a4:	e78d      	b.n	80147c2 <_strtod_l+0xa82>
 80148a6:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80148aa:	e7db      	b.n	8014864 <_strtod_l+0xb24>
 80148ac:	a314      	add	r3, pc, #80	; (adr r3, 8014900 <_strtod_l+0xbc0>)
 80148ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148b2:	f7ec f93b 	bl	8000b2c <__aeabi_dcmplt>
 80148b6:	e7b3      	b.n	8014820 <_strtod_l+0xae0>
 80148b8:	2300      	movs	r3, #0
 80148ba:	930a      	str	r3, [sp, #40]	; 0x28
 80148bc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80148be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80148c0:	6013      	str	r3, [r2, #0]
 80148c2:	f7ff ba7c 	b.w	8013dbe <_strtod_l+0x7e>
 80148c6:	2a65      	cmp	r2, #101	; 0x65
 80148c8:	f43f ab75 	beq.w	8013fb6 <_strtod_l+0x276>
 80148cc:	2a45      	cmp	r2, #69	; 0x45
 80148ce:	f43f ab72 	beq.w	8013fb6 <_strtod_l+0x276>
 80148d2:	2301      	movs	r3, #1
 80148d4:	f7ff bbaa 	b.w	801402c <_strtod_l+0x2ec>
 80148d8:	00000000 	.word	0x00000000
 80148dc:	bff00000 	.word	0xbff00000
 80148e0:	00000000 	.word	0x00000000
 80148e4:	3ff00000 	.word	0x3ff00000
 80148e8:	94a03595 	.word	0x94a03595
 80148ec:	3fdfffff 	.word	0x3fdfffff
 80148f0:	35afe535 	.word	0x35afe535
 80148f4:	3fe00000 	.word	0x3fe00000
 80148f8:	ffc00000 	.word	0xffc00000
 80148fc:	41dfffff 	.word	0x41dfffff
 8014900:	94a03595 	.word	0x94a03595
 8014904:	3fcfffff 	.word	0x3fcfffff
 8014908:	3ff00000 	.word	0x3ff00000
 801490c:	3fe00000 	.word	0x3fe00000
 8014910:	7ff00000 	.word	0x7ff00000
 8014914:	7fe00000 	.word	0x7fe00000
 8014918:	7c9fffff 	.word	0x7c9fffff
 801491c:	7fefffff 	.word	0x7fefffff

08014920 <_strtod_r>:
 8014920:	4b01      	ldr	r3, [pc, #4]	; (8014928 <_strtod_r+0x8>)
 8014922:	f7ff ba0d 	b.w	8013d40 <_strtod_l>
 8014926:	bf00      	nop
 8014928:	200002b8 	.word	0x200002b8

0801492c <_strtol_l.constprop.0>:
 801492c:	2b01      	cmp	r3, #1
 801492e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014932:	d001      	beq.n	8014938 <_strtol_l.constprop.0+0xc>
 8014934:	2b24      	cmp	r3, #36	; 0x24
 8014936:	d906      	bls.n	8014946 <_strtol_l.constprop.0+0x1a>
 8014938:	f7fd fd7c 	bl	8012434 <__errno>
 801493c:	2316      	movs	r3, #22
 801493e:	6003      	str	r3, [r0, #0]
 8014940:	2000      	movs	r0, #0
 8014942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014946:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8014a2c <_strtol_l.constprop.0+0x100>
 801494a:	460d      	mov	r5, r1
 801494c:	462e      	mov	r6, r5
 801494e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014952:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8014956:	f017 0708 	ands.w	r7, r7, #8
 801495a:	d1f7      	bne.n	801494c <_strtol_l.constprop.0+0x20>
 801495c:	2c2d      	cmp	r4, #45	; 0x2d
 801495e:	d132      	bne.n	80149c6 <_strtol_l.constprop.0+0x9a>
 8014960:	782c      	ldrb	r4, [r5, #0]
 8014962:	2701      	movs	r7, #1
 8014964:	1cb5      	adds	r5, r6, #2
 8014966:	2b00      	cmp	r3, #0
 8014968:	d05b      	beq.n	8014a22 <_strtol_l.constprop.0+0xf6>
 801496a:	2b10      	cmp	r3, #16
 801496c:	d109      	bne.n	8014982 <_strtol_l.constprop.0+0x56>
 801496e:	2c30      	cmp	r4, #48	; 0x30
 8014970:	d107      	bne.n	8014982 <_strtol_l.constprop.0+0x56>
 8014972:	782c      	ldrb	r4, [r5, #0]
 8014974:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8014978:	2c58      	cmp	r4, #88	; 0x58
 801497a:	d14d      	bne.n	8014a18 <_strtol_l.constprop.0+0xec>
 801497c:	786c      	ldrb	r4, [r5, #1]
 801497e:	2310      	movs	r3, #16
 8014980:	3502      	adds	r5, #2
 8014982:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8014986:	f108 38ff 	add.w	r8, r8, #4294967295
 801498a:	f04f 0e00 	mov.w	lr, #0
 801498e:	fbb8 f9f3 	udiv	r9, r8, r3
 8014992:	4676      	mov	r6, lr
 8014994:	fb03 8a19 	mls	sl, r3, r9, r8
 8014998:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801499c:	f1bc 0f09 	cmp.w	ip, #9
 80149a0:	d816      	bhi.n	80149d0 <_strtol_l.constprop.0+0xa4>
 80149a2:	4664      	mov	r4, ip
 80149a4:	42a3      	cmp	r3, r4
 80149a6:	dd24      	ble.n	80149f2 <_strtol_l.constprop.0+0xc6>
 80149a8:	f1be 3fff 	cmp.w	lr, #4294967295
 80149ac:	d008      	beq.n	80149c0 <_strtol_l.constprop.0+0x94>
 80149ae:	45b1      	cmp	r9, r6
 80149b0:	d31c      	bcc.n	80149ec <_strtol_l.constprop.0+0xc0>
 80149b2:	d101      	bne.n	80149b8 <_strtol_l.constprop.0+0x8c>
 80149b4:	45a2      	cmp	sl, r4
 80149b6:	db19      	blt.n	80149ec <_strtol_l.constprop.0+0xc0>
 80149b8:	fb06 4603 	mla	r6, r6, r3, r4
 80149bc:	f04f 0e01 	mov.w	lr, #1
 80149c0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80149c4:	e7e8      	b.n	8014998 <_strtol_l.constprop.0+0x6c>
 80149c6:	2c2b      	cmp	r4, #43	; 0x2b
 80149c8:	bf04      	itt	eq
 80149ca:	782c      	ldrbeq	r4, [r5, #0]
 80149cc:	1cb5      	addeq	r5, r6, #2
 80149ce:	e7ca      	b.n	8014966 <_strtol_l.constprop.0+0x3a>
 80149d0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80149d4:	f1bc 0f19 	cmp.w	ip, #25
 80149d8:	d801      	bhi.n	80149de <_strtol_l.constprop.0+0xb2>
 80149da:	3c37      	subs	r4, #55	; 0x37
 80149dc:	e7e2      	b.n	80149a4 <_strtol_l.constprop.0+0x78>
 80149de:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80149e2:	f1bc 0f19 	cmp.w	ip, #25
 80149e6:	d804      	bhi.n	80149f2 <_strtol_l.constprop.0+0xc6>
 80149e8:	3c57      	subs	r4, #87	; 0x57
 80149ea:	e7db      	b.n	80149a4 <_strtol_l.constprop.0+0x78>
 80149ec:	f04f 3eff 	mov.w	lr, #4294967295
 80149f0:	e7e6      	b.n	80149c0 <_strtol_l.constprop.0+0x94>
 80149f2:	f1be 3fff 	cmp.w	lr, #4294967295
 80149f6:	d105      	bne.n	8014a04 <_strtol_l.constprop.0+0xd8>
 80149f8:	2322      	movs	r3, #34	; 0x22
 80149fa:	6003      	str	r3, [r0, #0]
 80149fc:	4646      	mov	r6, r8
 80149fe:	b942      	cbnz	r2, 8014a12 <_strtol_l.constprop.0+0xe6>
 8014a00:	4630      	mov	r0, r6
 8014a02:	e79e      	b.n	8014942 <_strtol_l.constprop.0+0x16>
 8014a04:	b107      	cbz	r7, 8014a08 <_strtol_l.constprop.0+0xdc>
 8014a06:	4276      	negs	r6, r6
 8014a08:	2a00      	cmp	r2, #0
 8014a0a:	d0f9      	beq.n	8014a00 <_strtol_l.constprop.0+0xd4>
 8014a0c:	f1be 0f00 	cmp.w	lr, #0
 8014a10:	d000      	beq.n	8014a14 <_strtol_l.constprop.0+0xe8>
 8014a12:	1e69      	subs	r1, r5, #1
 8014a14:	6011      	str	r1, [r2, #0]
 8014a16:	e7f3      	b.n	8014a00 <_strtol_l.constprop.0+0xd4>
 8014a18:	2430      	movs	r4, #48	; 0x30
 8014a1a:	2b00      	cmp	r3, #0
 8014a1c:	d1b1      	bne.n	8014982 <_strtol_l.constprop.0+0x56>
 8014a1e:	2308      	movs	r3, #8
 8014a20:	e7af      	b.n	8014982 <_strtol_l.constprop.0+0x56>
 8014a22:	2c30      	cmp	r4, #48	; 0x30
 8014a24:	d0a5      	beq.n	8014972 <_strtol_l.constprop.0+0x46>
 8014a26:	230a      	movs	r3, #10
 8014a28:	e7ab      	b.n	8014982 <_strtol_l.constprop.0+0x56>
 8014a2a:	bf00      	nop
 8014a2c:	08018b69 	.word	0x08018b69

08014a30 <_strtol_r>:
 8014a30:	f7ff bf7c 	b.w	801492c <_strtol_l.constprop.0>

08014a34 <__ssputs_r>:
 8014a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014a38:	688e      	ldr	r6, [r1, #8]
 8014a3a:	461f      	mov	r7, r3
 8014a3c:	42be      	cmp	r6, r7
 8014a3e:	680b      	ldr	r3, [r1, #0]
 8014a40:	4682      	mov	sl, r0
 8014a42:	460c      	mov	r4, r1
 8014a44:	4690      	mov	r8, r2
 8014a46:	d82c      	bhi.n	8014aa2 <__ssputs_r+0x6e>
 8014a48:	898a      	ldrh	r2, [r1, #12]
 8014a4a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8014a4e:	d026      	beq.n	8014a9e <__ssputs_r+0x6a>
 8014a50:	6965      	ldr	r5, [r4, #20]
 8014a52:	6909      	ldr	r1, [r1, #16]
 8014a54:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014a58:	eba3 0901 	sub.w	r9, r3, r1
 8014a5c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014a60:	1c7b      	adds	r3, r7, #1
 8014a62:	444b      	add	r3, r9
 8014a64:	106d      	asrs	r5, r5, #1
 8014a66:	429d      	cmp	r5, r3
 8014a68:	bf38      	it	cc
 8014a6a:	461d      	movcc	r5, r3
 8014a6c:	0553      	lsls	r3, r2, #21
 8014a6e:	d527      	bpl.n	8014ac0 <__ssputs_r+0x8c>
 8014a70:	4629      	mov	r1, r5
 8014a72:	f7fe fc0f 	bl	8013294 <_malloc_r>
 8014a76:	4606      	mov	r6, r0
 8014a78:	b360      	cbz	r0, 8014ad4 <__ssputs_r+0xa0>
 8014a7a:	6921      	ldr	r1, [r4, #16]
 8014a7c:	464a      	mov	r2, r9
 8014a7e:	f7fd fd06 	bl	801248e <memcpy>
 8014a82:	89a3      	ldrh	r3, [r4, #12]
 8014a84:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8014a88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014a8c:	81a3      	strh	r3, [r4, #12]
 8014a8e:	6126      	str	r6, [r4, #16]
 8014a90:	6165      	str	r5, [r4, #20]
 8014a92:	444e      	add	r6, r9
 8014a94:	eba5 0509 	sub.w	r5, r5, r9
 8014a98:	6026      	str	r6, [r4, #0]
 8014a9a:	60a5      	str	r5, [r4, #8]
 8014a9c:	463e      	mov	r6, r7
 8014a9e:	42be      	cmp	r6, r7
 8014aa0:	d900      	bls.n	8014aa4 <__ssputs_r+0x70>
 8014aa2:	463e      	mov	r6, r7
 8014aa4:	6820      	ldr	r0, [r4, #0]
 8014aa6:	4632      	mov	r2, r6
 8014aa8:	4641      	mov	r1, r8
 8014aaa:	f000 f9c9 	bl	8014e40 <memmove>
 8014aae:	68a3      	ldr	r3, [r4, #8]
 8014ab0:	1b9b      	subs	r3, r3, r6
 8014ab2:	60a3      	str	r3, [r4, #8]
 8014ab4:	6823      	ldr	r3, [r4, #0]
 8014ab6:	4433      	add	r3, r6
 8014ab8:	6023      	str	r3, [r4, #0]
 8014aba:	2000      	movs	r0, #0
 8014abc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014ac0:	462a      	mov	r2, r5
 8014ac2:	f000 fd9e 	bl	8015602 <_realloc_r>
 8014ac6:	4606      	mov	r6, r0
 8014ac8:	2800      	cmp	r0, #0
 8014aca:	d1e0      	bne.n	8014a8e <__ssputs_r+0x5a>
 8014acc:	6921      	ldr	r1, [r4, #16]
 8014ace:	4650      	mov	r0, sl
 8014ad0:	f7fe fb6c 	bl	80131ac <_free_r>
 8014ad4:	230c      	movs	r3, #12
 8014ad6:	f8ca 3000 	str.w	r3, [sl]
 8014ada:	89a3      	ldrh	r3, [r4, #12]
 8014adc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014ae0:	81a3      	strh	r3, [r4, #12]
 8014ae2:	f04f 30ff 	mov.w	r0, #4294967295
 8014ae6:	e7e9      	b.n	8014abc <__ssputs_r+0x88>

08014ae8 <_svfiprintf_r>:
 8014ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014aec:	4698      	mov	r8, r3
 8014aee:	898b      	ldrh	r3, [r1, #12]
 8014af0:	061b      	lsls	r3, r3, #24
 8014af2:	b09d      	sub	sp, #116	; 0x74
 8014af4:	4607      	mov	r7, r0
 8014af6:	460d      	mov	r5, r1
 8014af8:	4614      	mov	r4, r2
 8014afa:	d50e      	bpl.n	8014b1a <_svfiprintf_r+0x32>
 8014afc:	690b      	ldr	r3, [r1, #16]
 8014afe:	b963      	cbnz	r3, 8014b1a <_svfiprintf_r+0x32>
 8014b00:	2140      	movs	r1, #64	; 0x40
 8014b02:	f7fe fbc7 	bl	8013294 <_malloc_r>
 8014b06:	6028      	str	r0, [r5, #0]
 8014b08:	6128      	str	r0, [r5, #16]
 8014b0a:	b920      	cbnz	r0, 8014b16 <_svfiprintf_r+0x2e>
 8014b0c:	230c      	movs	r3, #12
 8014b0e:	603b      	str	r3, [r7, #0]
 8014b10:	f04f 30ff 	mov.w	r0, #4294967295
 8014b14:	e0d0      	b.n	8014cb8 <_svfiprintf_r+0x1d0>
 8014b16:	2340      	movs	r3, #64	; 0x40
 8014b18:	616b      	str	r3, [r5, #20]
 8014b1a:	2300      	movs	r3, #0
 8014b1c:	9309      	str	r3, [sp, #36]	; 0x24
 8014b1e:	2320      	movs	r3, #32
 8014b20:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014b24:	f8cd 800c 	str.w	r8, [sp, #12]
 8014b28:	2330      	movs	r3, #48	; 0x30
 8014b2a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8014cd0 <_svfiprintf_r+0x1e8>
 8014b2e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014b32:	f04f 0901 	mov.w	r9, #1
 8014b36:	4623      	mov	r3, r4
 8014b38:	469a      	mov	sl, r3
 8014b3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014b3e:	b10a      	cbz	r2, 8014b44 <_svfiprintf_r+0x5c>
 8014b40:	2a25      	cmp	r2, #37	; 0x25
 8014b42:	d1f9      	bne.n	8014b38 <_svfiprintf_r+0x50>
 8014b44:	ebba 0b04 	subs.w	fp, sl, r4
 8014b48:	d00b      	beq.n	8014b62 <_svfiprintf_r+0x7a>
 8014b4a:	465b      	mov	r3, fp
 8014b4c:	4622      	mov	r2, r4
 8014b4e:	4629      	mov	r1, r5
 8014b50:	4638      	mov	r0, r7
 8014b52:	f7ff ff6f 	bl	8014a34 <__ssputs_r>
 8014b56:	3001      	adds	r0, #1
 8014b58:	f000 80a9 	beq.w	8014cae <_svfiprintf_r+0x1c6>
 8014b5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014b5e:	445a      	add	r2, fp
 8014b60:	9209      	str	r2, [sp, #36]	; 0x24
 8014b62:	f89a 3000 	ldrb.w	r3, [sl]
 8014b66:	2b00      	cmp	r3, #0
 8014b68:	f000 80a1 	beq.w	8014cae <_svfiprintf_r+0x1c6>
 8014b6c:	2300      	movs	r3, #0
 8014b6e:	f04f 32ff 	mov.w	r2, #4294967295
 8014b72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014b76:	f10a 0a01 	add.w	sl, sl, #1
 8014b7a:	9304      	str	r3, [sp, #16]
 8014b7c:	9307      	str	r3, [sp, #28]
 8014b7e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014b82:	931a      	str	r3, [sp, #104]	; 0x68
 8014b84:	4654      	mov	r4, sl
 8014b86:	2205      	movs	r2, #5
 8014b88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014b8c:	4850      	ldr	r0, [pc, #320]	; (8014cd0 <_svfiprintf_r+0x1e8>)
 8014b8e:	f7eb fb47 	bl	8000220 <memchr>
 8014b92:	9a04      	ldr	r2, [sp, #16]
 8014b94:	b9d8      	cbnz	r0, 8014bce <_svfiprintf_r+0xe6>
 8014b96:	06d0      	lsls	r0, r2, #27
 8014b98:	bf44      	itt	mi
 8014b9a:	2320      	movmi	r3, #32
 8014b9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014ba0:	0711      	lsls	r1, r2, #28
 8014ba2:	bf44      	itt	mi
 8014ba4:	232b      	movmi	r3, #43	; 0x2b
 8014ba6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014baa:	f89a 3000 	ldrb.w	r3, [sl]
 8014bae:	2b2a      	cmp	r3, #42	; 0x2a
 8014bb0:	d015      	beq.n	8014bde <_svfiprintf_r+0xf6>
 8014bb2:	9a07      	ldr	r2, [sp, #28]
 8014bb4:	4654      	mov	r4, sl
 8014bb6:	2000      	movs	r0, #0
 8014bb8:	f04f 0c0a 	mov.w	ip, #10
 8014bbc:	4621      	mov	r1, r4
 8014bbe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014bc2:	3b30      	subs	r3, #48	; 0x30
 8014bc4:	2b09      	cmp	r3, #9
 8014bc6:	d94d      	bls.n	8014c64 <_svfiprintf_r+0x17c>
 8014bc8:	b1b0      	cbz	r0, 8014bf8 <_svfiprintf_r+0x110>
 8014bca:	9207      	str	r2, [sp, #28]
 8014bcc:	e014      	b.n	8014bf8 <_svfiprintf_r+0x110>
 8014bce:	eba0 0308 	sub.w	r3, r0, r8
 8014bd2:	fa09 f303 	lsl.w	r3, r9, r3
 8014bd6:	4313      	orrs	r3, r2
 8014bd8:	9304      	str	r3, [sp, #16]
 8014bda:	46a2      	mov	sl, r4
 8014bdc:	e7d2      	b.n	8014b84 <_svfiprintf_r+0x9c>
 8014bde:	9b03      	ldr	r3, [sp, #12]
 8014be0:	1d19      	adds	r1, r3, #4
 8014be2:	681b      	ldr	r3, [r3, #0]
 8014be4:	9103      	str	r1, [sp, #12]
 8014be6:	2b00      	cmp	r3, #0
 8014be8:	bfbb      	ittet	lt
 8014bea:	425b      	neglt	r3, r3
 8014bec:	f042 0202 	orrlt.w	r2, r2, #2
 8014bf0:	9307      	strge	r3, [sp, #28]
 8014bf2:	9307      	strlt	r3, [sp, #28]
 8014bf4:	bfb8      	it	lt
 8014bf6:	9204      	strlt	r2, [sp, #16]
 8014bf8:	7823      	ldrb	r3, [r4, #0]
 8014bfa:	2b2e      	cmp	r3, #46	; 0x2e
 8014bfc:	d10c      	bne.n	8014c18 <_svfiprintf_r+0x130>
 8014bfe:	7863      	ldrb	r3, [r4, #1]
 8014c00:	2b2a      	cmp	r3, #42	; 0x2a
 8014c02:	d134      	bne.n	8014c6e <_svfiprintf_r+0x186>
 8014c04:	9b03      	ldr	r3, [sp, #12]
 8014c06:	1d1a      	adds	r2, r3, #4
 8014c08:	681b      	ldr	r3, [r3, #0]
 8014c0a:	9203      	str	r2, [sp, #12]
 8014c0c:	2b00      	cmp	r3, #0
 8014c0e:	bfb8      	it	lt
 8014c10:	f04f 33ff 	movlt.w	r3, #4294967295
 8014c14:	3402      	adds	r4, #2
 8014c16:	9305      	str	r3, [sp, #20]
 8014c18:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8014ce0 <_svfiprintf_r+0x1f8>
 8014c1c:	7821      	ldrb	r1, [r4, #0]
 8014c1e:	2203      	movs	r2, #3
 8014c20:	4650      	mov	r0, sl
 8014c22:	f7eb fafd 	bl	8000220 <memchr>
 8014c26:	b138      	cbz	r0, 8014c38 <_svfiprintf_r+0x150>
 8014c28:	9b04      	ldr	r3, [sp, #16]
 8014c2a:	eba0 000a 	sub.w	r0, r0, sl
 8014c2e:	2240      	movs	r2, #64	; 0x40
 8014c30:	4082      	lsls	r2, r0
 8014c32:	4313      	orrs	r3, r2
 8014c34:	3401      	adds	r4, #1
 8014c36:	9304      	str	r3, [sp, #16]
 8014c38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014c3c:	4825      	ldr	r0, [pc, #148]	; (8014cd4 <_svfiprintf_r+0x1ec>)
 8014c3e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014c42:	2206      	movs	r2, #6
 8014c44:	f7eb faec 	bl	8000220 <memchr>
 8014c48:	2800      	cmp	r0, #0
 8014c4a:	d038      	beq.n	8014cbe <_svfiprintf_r+0x1d6>
 8014c4c:	4b22      	ldr	r3, [pc, #136]	; (8014cd8 <_svfiprintf_r+0x1f0>)
 8014c4e:	bb1b      	cbnz	r3, 8014c98 <_svfiprintf_r+0x1b0>
 8014c50:	9b03      	ldr	r3, [sp, #12]
 8014c52:	3307      	adds	r3, #7
 8014c54:	f023 0307 	bic.w	r3, r3, #7
 8014c58:	3308      	adds	r3, #8
 8014c5a:	9303      	str	r3, [sp, #12]
 8014c5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014c5e:	4433      	add	r3, r6
 8014c60:	9309      	str	r3, [sp, #36]	; 0x24
 8014c62:	e768      	b.n	8014b36 <_svfiprintf_r+0x4e>
 8014c64:	fb0c 3202 	mla	r2, ip, r2, r3
 8014c68:	460c      	mov	r4, r1
 8014c6a:	2001      	movs	r0, #1
 8014c6c:	e7a6      	b.n	8014bbc <_svfiprintf_r+0xd4>
 8014c6e:	2300      	movs	r3, #0
 8014c70:	3401      	adds	r4, #1
 8014c72:	9305      	str	r3, [sp, #20]
 8014c74:	4619      	mov	r1, r3
 8014c76:	f04f 0c0a 	mov.w	ip, #10
 8014c7a:	4620      	mov	r0, r4
 8014c7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014c80:	3a30      	subs	r2, #48	; 0x30
 8014c82:	2a09      	cmp	r2, #9
 8014c84:	d903      	bls.n	8014c8e <_svfiprintf_r+0x1a6>
 8014c86:	2b00      	cmp	r3, #0
 8014c88:	d0c6      	beq.n	8014c18 <_svfiprintf_r+0x130>
 8014c8a:	9105      	str	r1, [sp, #20]
 8014c8c:	e7c4      	b.n	8014c18 <_svfiprintf_r+0x130>
 8014c8e:	fb0c 2101 	mla	r1, ip, r1, r2
 8014c92:	4604      	mov	r4, r0
 8014c94:	2301      	movs	r3, #1
 8014c96:	e7f0      	b.n	8014c7a <_svfiprintf_r+0x192>
 8014c98:	ab03      	add	r3, sp, #12
 8014c9a:	9300      	str	r3, [sp, #0]
 8014c9c:	462a      	mov	r2, r5
 8014c9e:	4b0f      	ldr	r3, [pc, #60]	; (8014cdc <_svfiprintf_r+0x1f4>)
 8014ca0:	a904      	add	r1, sp, #16
 8014ca2:	4638      	mov	r0, r7
 8014ca4:	f7fc fc78 	bl	8011598 <_printf_float>
 8014ca8:	1c42      	adds	r2, r0, #1
 8014caa:	4606      	mov	r6, r0
 8014cac:	d1d6      	bne.n	8014c5c <_svfiprintf_r+0x174>
 8014cae:	89ab      	ldrh	r3, [r5, #12]
 8014cb0:	065b      	lsls	r3, r3, #25
 8014cb2:	f53f af2d 	bmi.w	8014b10 <_svfiprintf_r+0x28>
 8014cb6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014cb8:	b01d      	add	sp, #116	; 0x74
 8014cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014cbe:	ab03      	add	r3, sp, #12
 8014cc0:	9300      	str	r3, [sp, #0]
 8014cc2:	462a      	mov	r2, r5
 8014cc4:	4b05      	ldr	r3, [pc, #20]	; (8014cdc <_svfiprintf_r+0x1f4>)
 8014cc6:	a904      	add	r1, sp, #16
 8014cc8:	4638      	mov	r0, r7
 8014cca:	f7fc ff09 	bl	8011ae0 <_printf_i>
 8014cce:	e7eb      	b.n	8014ca8 <_svfiprintf_r+0x1c0>
 8014cd0:	08018c69 	.word	0x08018c69
 8014cd4:	08018c73 	.word	0x08018c73
 8014cd8:	08011599 	.word	0x08011599
 8014cdc:	08014a35 	.word	0x08014a35
 8014ce0:	08018c6f 	.word	0x08018c6f

08014ce4 <__sflush_r>:
 8014ce4:	898a      	ldrh	r2, [r1, #12]
 8014ce6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014cea:	4605      	mov	r5, r0
 8014cec:	0710      	lsls	r0, r2, #28
 8014cee:	460c      	mov	r4, r1
 8014cf0:	d458      	bmi.n	8014da4 <__sflush_r+0xc0>
 8014cf2:	684b      	ldr	r3, [r1, #4]
 8014cf4:	2b00      	cmp	r3, #0
 8014cf6:	dc05      	bgt.n	8014d04 <__sflush_r+0x20>
 8014cf8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8014cfa:	2b00      	cmp	r3, #0
 8014cfc:	dc02      	bgt.n	8014d04 <__sflush_r+0x20>
 8014cfe:	2000      	movs	r0, #0
 8014d00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014d04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014d06:	2e00      	cmp	r6, #0
 8014d08:	d0f9      	beq.n	8014cfe <__sflush_r+0x1a>
 8014d0a:	2300      	movs	r3, #0
 8014d0c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8014d10:	682f      	ldr	r7, [r5, #0]
 8014d12:	6a21      	ldr	r1, [r4, #32]
 8014d14:	602b      	str	r3, [r5, #0]
 8014d16:	d032      	beq.n	8014d7e <__sflush_r+0x9a>
 8014d18:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8014d1a:	89a3      	ldrh	r3, [r4, #12]
 8014d1c:	075a      	lsls	r2, r3, #29
 8014d1e:	d505      	bpl.n	8014d2c <__sflush_r+0x48>
 8014d20:	6863      	ldr	r3, [r4, #4]
 8014d22:	1ac0      	subs	r0, r0, r3
 8014d24:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8014d26:	b10b      	cbz	r3, 8014d2c <__sflush_r+0x48>
 8014d28:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8014d2a:	1ac0      	subs	r0, r0, r3
 8014d2c:	2300      	movs	r3, #0
 8014d2e:	4602      	mov	r2, r0
 8014d30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014d32:	6a21      	ldr	r1, [r4, #32]
 8014d34:	4628      	mov	r0, r5
 8014d36:	47b0      	blx	r6
 8014d38:	1c43      	adds	r3, r0, #1
 8014d3a:	89a3      	ldrh	r3, [r4, #12]
 8014d3c:	d106      	bne.n	8014d4c <__sflush_r+0x68>
 8014d3e:	6829      	ldr	r1, [r5, #0]
 8014d40:	291d      	cmp	r1, #29
 8014d42:	d82b      	bhi.n	8014d9c <__sflush_r+0xb8>
 8014d44:	4a29      	ldr	r2, [pc, #164]	; (8014dec <__sflush_r+0x108>)
 8014d46:	410a      	asrs	r2, r1
 8014d48:	07d6      	lsls	r6, r2, #31
 8014d4a:	d427      	bmi.n	8014d9c <__sflush_r+0xb8>
 8014d4c:	2200      	movs	r2, #0
 8014d4e:	6062      	str	r2, [r4, #4]
 8014d50:	04d9      	lsls	r1, r3, #19
 8014d52:	6922      	ldr	r2, [r4, #16]
 8014d54:	6022      	str	r2, [r4, #0]
 8014d56:	d504      	bpl.n	8014d62 <__sflush_r+0x7e>
 8014d58:	1c42      	adds	r2, r0, #1
 8014d5a:	d101      	bne.n	8014d60 <__sflush_r+0x7c>
 8014d5c:	682b      	ldr	r3, [r5, #0]
 8014d5e:	b903      	cbnz	r3, 8014d62 <__sflush_r+0x7e>
 8014d60:	6560      	str	r0, [r4, #84]	; 0x54
 8014d62:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014d64:	602f      	str	r7, [r5, #0]
 8014d66:	2900      	cmp	r1, #0
 8014d68:	d0c9      	beq.n	8014cfe <__sflush_r+0x1a>
 8014d6a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014d6e:	4299      	cmp	r1, r3
 8014d70:	d002      	beq.n	8014d78 <__sflush_r+0x94>
 8014d72:	4628      	mov	r0, r5
 8014d74:	f7fe fa1a 	bl	80131ac <_free_r>
 8014d78:	2000      	movs	r0, #0
 8014d7a:	6360      	str	r0, [r4, #52]	; 0x34
 8014d7c:	e7c0      	b.n	8014d00 <__sflush_r+0x1c>
 8014d7e:	2301      	movs	r3, #1
 8014d80:	4628      	mov	r0, r5
 8014d82:	47b0      	blx	r6
 8014d84:	1c41      	adds	r1, r0, #1
 8014d86:	d1c8      	bne.n	8014d1a <__sflush_r+0x36>
 8014d88:	682b      	ldr	r3, [r5, #0]
 8014d8a:	2b00      	cmp	r3, #0
 8014d8c:	d0c5      	beq.n	8014d1a <__sflush_r+0x36>
 8014d8e:	2b1d      	cmp	r3, #29
 8014d90:	d001      	beq.n	8014d96 <__sflush_r+0xb2>
 8014d92:	2b16      	cmp	r3, #22
 8014d94:	d101      	bne.n	8014d9a <__sflush_r+0xb6>
 8014d96:	602f      	str	r7, [r5, #0]
 8014d98:	e7b1      	b.n	8014cfe <__sflush_r+0x1a>
 8014d9a:	89a3      	ldrh	r3, [r4, #12]
 8014d9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014da0:	81a3      	strh	r3, [r4, #12]
 8014da2:	e7ad      	b.n	8014d00 <__sflush_r+0x1c>
 8014da4:	690f      	ldr	r7, [r1, #16]
 8014da6:	2f00      	cmp	r7, #0
 8014da8:	d0a9      	beq.n	8014cfe <__sflush_r+0x1a>
 8014daa:	0793      	lsls	r3, r2, #30
 8014dac:	680e      	ldr	r6, [r1, #0]
 8014dae:	bf08      	it	eq
 8014db0:	694b      	ldreq	r3, [r1, #20]
 8014db2:	600f      	str	r7, [r1, #0]
 8014db4:	bf18      	it	ne
 8014db6:	2300      	movne	r3, #0
 8014db8:	eba6 0807 	sub.w	r8, r6, r7
 8014dbc:	608b      	str	r3, [r1, #8]
 8014dbe:	f1b8 0f00 	cmp.w	r8, #0
 8014dc2:	dd9c      	ble.n	8014cfe <__sflush_r+0x1a>
 8014dc4:	6a21      	ldr	r1, [r4, #32]
 8014dc6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8014dc8:	4643      	mov	r3, r8
 8014dca:	463a      	mov	r2, r7
 8014dcc:	4628      	mov	r0, r5
 8014dce:	47b0      	blx	r6
 8014dd0:	2800      	cmp	r0, #0
 8014dd2:	dc06      	bgt.n	8014de2 <__sflush_r+0xfe>
 8014dd4:	89a3      	ldrh	r3, [r4, #12]
 8014dd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014dda:	81a3      	strh	r3, [r4, #12]
 8014ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8014de0:	e78e      	b.n	8014d00 <__sflush_r+0x1c>
 8014de2:	4407      	add	r7, r0
 8014de4:	eba8 0800 	sub.w	r8, r8, r0
 8014de8:	e7e9      	b.n	8014dbe <__sflush_r+0xda>
 8014dea:	bf00      	nop
 8014dec:	dfbffffe 	.word	0xdfbffffe

08014df0 <_fflush_r>:
 8014df0:	b538      	push	{r3, r4, r5, lr}
 8014df2:	690b      	ldr	r3, [r1, #16]
 8014df4:	4605      	mov	r5, r0
 8014df6:	460c      	mov	r4, r1
 8014df8:	b913      	cbnz	r3, 8014e00 <_fflush_r+0x10>
 8014dfa:	2500      	movs	r5, #0
 8014dfc:	4628      	mov	r0, r5
 8014dfe:	bd38      	pop	{r3, r4, r5, pc}
 8014e00:	b118      	cbz	r0, 8014e0a <_fflush_r+0x1a>
 8014e02:	6a03      	ldr	r3, [r0, #32]
 8014e04:	b90b      	cbnz	r3, 8014e0a <_fflush_r+0x1a>
 8014e06:	f7fd fa29 	bl	801225c <__sinit>
 8014e0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014e0e:	2b00      	cmp	r3, #0
 8014e10:	d0f3      	beq.n	8014dfa <_fflush_r+0xa>
 8014e12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8014e14:	07d0      	lsls	r0, r2, #31
 8014e16:	d404      	bmi.n	8014e22 <_fflush_r+0x32>
 8014e18:	0599      	lsls	r1, r3, #22
 8014e1a:	d402      	bmi.n	8014e22 <_fflush_r+0x32>
 8014e1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014e1e:	f7fd fb34 	bl	801248a <__retarget_lock_acquire_recursive>
 8014e22:	4628      	mov	r0, r5
 8014e24:	4621      	mov	r1, r4
 8014e26:	f7ff ff5d 	bl	8014ce4 <__sflush_r>
 8014e2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014e2c:	07da      	lsls	r2, r3, #31
 8014e2e:	4605      	mov	r5, r0
 8014e30:	d4e4      	bmi.n	8014dfc <_fflush_r+0xc>
 8014e32:	89a3      	ldrh	r3, [r4, #12]
 8014e34:	059b      	lsls	r3, r3, #22
 8014e36:	d4e1      	bmi.n	8014dfc <_fflush_r+0xc>
 8014e38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014e3a:	f7fd fb27 	bl	801248c <__retarget_lock_release_recursive>
 8014e3e:	e7dd      	b.n	8014dfc <_fflush_r+0xc>

08014e40 <memmove>:
 8014e40:	4288      	cmp	r0, r1
 8014e42:	b510      	push	{r4, lr}
 8014e44:	eb01 0402 	add.w	r4, r1, r2
 8014e48:	d902      	bls.n	8014e50 <memmove+0x10>
 8014e4a:	4284      	cmp	r4, r0
 8014e4c:	4623      	mov	r3, r4
 8014e4e:	d807      	bhi.n	8014e60 <memmove+0x20>
 8014e50:	1e43      	subs	r3, r0, #1
 8014e52:	42a1      	cmp	r1, r4
 8014e54:	d008      	beq.n	8014e68 <memmove+0x28>
 8014e56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014e5a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8014e5e:	e7f8      	b.n	8014e52 <memmove+0x12>
 8014e60:	4402      	add	r2, r0
 8014e62:	4601      	mov	r1, r0
 8014e64:	428a      	cmp	r2, r1
 8014e66:	d100      	bne.n	8014e6a <memmove+0x2a>
 8014e68:	bd10      	pop	{r4, pc}
 8014e6a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014e6e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014e72:	e7f7      	b.n	8014e64 <memmove+0x24>

08014e74 <strncmp>:
 8014e74:	b510      	push	{r4, lr}
 8014e76:	b16a      	cbz	r2, 8014e94 <strncmp+0x20>
 8014e78:	3901      	subs	r1, #1
 8014e7a:	1884      	adds	r4, r0, r2
 8014e7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014e80:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8014e84:	429a      	cmp	r2, r3
 8014e86:	d103      	bne.n	8014e90 <strncmp+0x1c>
 8014e88:	42a0      	cmp	r0, r4
 8014e8a:	d001      	beq.n	8014e90 <strncmp+0x1c>
 8014e8c:	2a00      	cmp	r2, #0
 8014e8e:	d1f5      	bne.n	8014e7c <strncmp+0x8>
 8014e90:	1ad0      	subs	r0, r2, r3
 8014e92:	bd10      	pop	{r4, pc}
 8014e94:	4610      	mov	r0, r2
 8014e96:	e7fc      	b.n	8014e92 <strncmp+0x1e>

08014e98 <_sbrk_r>:
 8014e98:	b538      	push	{r3, r4, r5, lr}
 8014e9a:	4d06      	ldr	r5, [pc, #24]	; (8014eb4 <_sbrk_r+0x1c>)
 8014e9c:	2300      	movs	r3, #0
 8014e9e:	4604      	mov	r4, r0
 8014ea0:	4608      	mov	r0, r1
 8014ea2:	602b      	str	r3, [r5, #0]
 8014ea4:	f7f1 f900 	bl	80060a8 <_sbrk>
 8014ea8:	1c43      	adds	r3, r0, #1
 8014eaa:	d102      	bne.n	8014eb2 <_sbrk_r+0x1a>
 8014eac:	682b      	ldr	r3, [r5, #0]
 8014eae:	b103      	cbz	r3, 8014eb2 <_sbrk_r+0x1a>
 8014eb0:	6023      	str	r3, [r4, #0]
 8014eb2:	bd38      	pop	{r3, r4, r5, pc}
 8014eb4:	20002750 	.word	0x20002750

08014eb8 <nan>:
 8014eb8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8014ec0 <nan+0x8>
 8014ebc:	4770      	bx	lr
 8014ebe:	bf00      	nop
 8014ec0:	00000000 	.word	0x00000000
 8014ec4:	7ff80000 	.word	0x7ff80000

08014ec8 <__assert_func>:
 8014ec8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014eca:	4614      	mov	r4, r2
 8014ecc:	461a      	mov	r2, r3
 8014ece:	4b09      	ldr	r3, [pc, #36]	; (8014ef4 <__assert_func+0x2c>)
 8014ed0:	681b      	ldr	r3, [r3, #0]
 8014ed2:	4605      	mov	r5, r0
 8014ed4:	68d8      	ldr	r0, [r3, #12]
 8014ed6:	b14c      	cbz	r4, 8014eec <__assert_func+0x24>
 8014ed8:	4b07      	ldr	r3, [pc, #28]	; (8014ef8 <__assert_func+0x30>)
 8014eda:	9100      	str	r1, [sp, #0]
 8014edc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014ee0:	4906      	ldr	r1, [pc, #24]	; (8014efc <__assert_func+0x34>)
 8014ee2:	462b      	mov	r3, r5
 8014ee4:	f000 fbca 	bl	801567c <fiprintf>
 8014ee8:	f000 fbda 	bl	80156a0 <abort>
 8014eec:	4b04      	ldr	r3, [pc, #16]	; (8014f00 <__assert_func+0x38>)
 8014eee:	461c      	mov	r4, r3
 8014ef0:	e7f3      	b.n	8014eda <__assert_func+0x12>
 8014ef2:	bf00      	nop
 8014ef4:	200002b4 	.word	0x200002b4
 8014ef8:	08018c82 	.word	0x08018c82
 8014efc:	08018c8f 	.word	0x08018c8f
 8014f00:	08018cbd 	.word	0x08018cbd

08014f04 <_calloc_r>:
 8014f04:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014f06:	fba1 2402 	umull	r2, r4, r1, r2
 8014f0a:	b94c      	cbnz	r4, 8014f20 <_calloc_r+0x1c>
 8014f0c:	4611      	mov	r1, r2
 8014f0e:	9201      	str	r2, [sp, #4]
 8014f10:	f7fe f9c0 	bl	8013294 <_malloc_r>
 8014f14:	9a01      	ldr	r2, [sp, #4]
 8014f16:	4605      	mov	r5, r0
 8014f18:	b930      	cbnz	r0, 8014f28 <_calloc_r+0x24>
 8014f1a:	4628      	mov	r0, r5
 8014f1c:	b003      	add	sp, #12
 8014f1e:	bd30      	pop	{r4, r5, pc}
 8014f20:	220c      	movs	r2, #12
 8014f22:	6002      	str	r2, [r0, #0]
 8014f24:	2500      	movs	r5, #0
 8014f26:	e7f8      	b.n	8014f1a <_calloc_r+0x16>
 8014f28:	4621      	mov	r1, r4
 8014f2a:	f7fd fa30 	bl	801238e <memset>
 8014f2e:	e7f4      	b.n	8014f1a <_calloc_r+0x16>

08014f30 <rshift>:
 8014f30:	6903      	ldr	r3, [r0, #16]
 8014f32:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8014f36:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014f3a:	ea4f 1261 	mov.w	r2, r1, asr #5
 8014f3e:	f100 0414 	add.w	r4, r0, #20
 8014f42:	dd45      	ble.n	8014fd0 <rshift+0xa0>
 8014f44:	f011 011f 	ands.w	r1, r1, #31
 8014f48:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8014f4c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8014f50:	d10c      	bne.n	8014f6c <rshift+0x3c>
 8014f52:	f100 0710 	add.w	r7, r0, #16
 8014f56:	4629      	mov	r1, r5
 8014f58:	42b1      	cmp	r1, r6
 8014f5a:	d334      	bcc.n	8014fc6 <rshift+0x96>
 8014f5c:	1a9b      	subs	r3, r3, r2
 8014f5e:	009b      	lsls	r3, r3, #2
 8014f60:	1eea      	subs	r2, r5, #3
 8014f62:	4296      	cmp	r6, r2
 8014f64:	bf38      	it	cc
 8014f66:	2300      	movcc	r3, #0
 8014f68:	4423      	add	r3, r4
 8014f6a:	e015      	b.n	8014f98 <rshift+0x68>
 8014f6c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8014f70:	f1c1 0820 	rsb	r8, r1, #32
 8014f74:	40cf      	lsrs	r7, r1
 8014f76:	f105 0e04 	add.w	lr, r5, #4
 8014f7a:	46a1      	mov	r9, r4
 8014f7c:	4576      	cmp	r6, lr
 8014f7e:	46f4      	mov	ip, lr
 8014f80:	d815      	bhi.n	8014fae <rshift+0x7e>
 8014f82:	1a9a      	subs	r2, r3, r2
 8014f84:	0092      	lsls	r2, r2, #2
 8014f86:	3a04      	subs	r2, #4
 8014f88:	3501      	adds	r5, #1
 8014f8a:	42ae      	cmp	r6, r5
 8014f8c:	bf38      	it	cc
 8014f8e:	2200      	movcc	r2, #0
 8014f90:	18a3      	adds	r3, r4, r2
 8014f92:	50a7      	str	r7, [r4, r2]
 8014f94:	b107      	cbz	r7, 8014f98 <rshift+0x68>
 8014f96:	3304      	adds	r3, #4
 8014f98:	1b1a      	subs	r2, r3, r4
 8014f9a:	42a3      	cmp	r3, r4
 8014f9c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8014fa0:	bf08      	it	eq
 8014fa2:	2300      	moveq	r3, #0
 8014fa4:	6102      	str	r2, [r0, #16]
 8014fa6:	bf08      	it	eq
 8014fa8:	6143      	streq	r3, [r0, #20]
 8014faa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014fae:	f8dc c000 	ldr.w	ip, [ip]
 8014fb2:	fa0c fc08 	lsl.w	ip, ip, r8
 8014fb6:	ea4c 0707 	orr.w	r7, ip, r7
 8014fba:	f849 7b04 	str.w	r7, [r9], #4
 8014fbe:	f85e 7b04 	ldr.w	r7, [lr], #4
 8014fc2:	40cf      	lsrs	r7, r1
 8014fc4:	e7da      	b.n	8014f7c <rshift+0x4c>
 8014fc6:	f851 cb04 	ldr.w	ip, [r1], #4
 8014fca:	f847 cf04 	str.w	ip, [r7, #4]!
 8014fce:	e7c3      	b.n	8014f58 <rshift+0x28>
 8014fd0:	4623      	mov	r3, r4
 8014fd2:	e7e1      	b.n	8014f98 <rshift+0x68>

08014fd4 <__hexdig_fun>:
 8014fd4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8014fd8:	2b09      	cmp	r3, #9
 8014fda:	d802      	bhi.n	8014fe2 <__hexdig_fun+0xe>
 8014fdc:	3820      	subs	r0, #32
 8014fde:	b2c0      	uxtb	r0, r0
 8014fe0:	4770      	bx	lr
 8014fe2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8014fe6:	2b05      	cmp	r3, #5
 8014fe8:	d801      	bhi.n	8014fee <__hexdig_fun+0x1a>
 8014fea:	3847      	subs	r0, #71	; 0x47
 8014fec:	e7f7      	b.n	8014fde <__hexdig_fun+0xa>
 8014fee:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8014ff2:	2b05      	cmp	r3, #5
 8014ff4:	d801      	bhi.n	8014ffa <__hexdig_fun+0x26>
 8014ff6:	3827      	subs	r0, #39	; 0x27
 8014ff8:	e7f1      	b.n	8014fde <__hexdig_fun+0xa>
 8014ffa:	2000      	movs	r0, #0
 8014ffc:	4770      	bx	lr
	...

08015000 <__gethex>:
 8015000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015004:	4617      	mov	r7, r2
 8015006:	680a      	ldr	r2, [r1, #0]
 8015008:	b085      	sub	sp, #20
 801500a:	f102 0b02 	add.w	fp, r2, #2
 801500e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8015012:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8015016:	4681      	mov	r9, r0
 8015018:	468a      	mov	sl, r1
 801501a:	9302      	str	r3, [sp, #8]
 801501c:	32fe      	adds	r2, #254	; 0xfe
 801501e:	eb02 030b 	add.w	r3, r2, fp
 8015022:	46d8      	mov	r8, fp
 8015024:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8015028:	9301      	str	r3, [sp, #4]
 801502a:	2830      	cmp	r0, #48	; 0x30
 801502c:	d0f7      	beq.n	801501e <__gethex+0x1e>
 801502e:	f7ff ffd1 	bl	8014fd4 <__hexdig_fun>
 8015032:	4604      	mov	r4, r0
 8015034:	2800      	cmp	r0, #0
 8015036:	d138      	bne.n	80150aa <__gethex+0xaa>
 8015038:	49a7      	ldr	r1, [pc, #668]	; (80152d8 <__gethex+0x2d8>)
 801503a:	2201      	movs	r2, #1
 801503c:	4640      	mov	r0, r8
 801503e:	f7ff ff19 	bl	8014e74 <strncmp>
 8015042:	4606      	mov	r6, r0
 8015044:	2800      	cmp	r0, #0
 8015046:	d169      	bne.n	801511c <__gethex+0x11c>
 8015048:	f898 0001 	ldrb.w	r0, [r8, #1]
 801504c:	465d      	mov	r5, fp
 801504e:	f7ff ffc1 	bl	8014fd4 <__hexdig_fun>
 8015052:	2800      	cmp	r0, #0
 8015054:	d064      	beq.n	8015120 <__gethex+0x120>
 8015056:	465a      	mov	r2, fp
 8015058:	7810      	ldrb	r0, [r2, #0]
 801505a:	2830      	cmp	r0, #48	; 0x30
 801505c:	4690      	mov	r8, r2
 801505e:	f102 0201 	add.w	r2, r2, #1
 8015062:	d0f9      	beq.n	8015058 <__gethex+0x58>
 8015064:	f7ff ffb6 	bl	8014fd4 <__hexdig_fun>
 8015068:	2301      	movs	r3, #1
 801506a:	fab0 f480 	clz	r4, r0
 801506e:	0964      	lsrs	r4, r4, #5
 8015070:	465e      	mov	r6, fp
 8015072:	9301      	str	r3, [sp, #4]
 8015074:	4642      	mov	r2, r8
 8015076:	4615      	mov	r5, r2
 8015078:	3201      	adds	r2, #1
 801507a:	7828      	ldrb	r0, [r5, #0]
 801507c:	f7ff ffaa 	bl	8014fd4 <__hexdig_fun>
 8015080:	2800      	cmp	r0, #0
 8015082:	d1f8      	bne.n	8015076 <__gethex+0x76>
 8015084:	4994      	ldr	r1, [pc, #592]	; (80152d8 <__gethex+0x2d8>)
 8015086:	2201      	movs	r2, #1
 8015088:	4628      	mov	r0, r5
 801508a:	f7ff fef3 	bl	8014e74 <strncmp>
 801508e:	b978      	cbnz	r0, 80150b0 <__gethex+0xb0>
 8015090:	b946      	cbnz	r6, 80150a4 <__gethex+0xa4>
 8015092:	1c6e      	adds	r6, r5, #1
 8015094:	4632      	mov	r2, r6
 8015096:	4615      	mov	r5, r2
 8015098:	3201      	adds	r2, #1
 801509a:	7828      	ldrb	r0, [r5, #0]
 801509c:	f7ff ff9a 	bl	8014fd4 <__hexdig_fun>
 80150a0:	2800      	cmp	r0, #0
 80150a2:	d1f8      	bne.n	8015096 <__gethex+0x96>
 80150a4:	1b73      	subs	r3, r6, r5
 80150a6:	009e      	lsls	r6, r3, #2
 80150a8:	e004      	b.n	80150b4 <__gethex+0xb4>
 80150aa:	2400      	movs	r4, #0
 80150ac:	4626      	mov	r6, r4
 80150ae:	e7e1      	b.n	8015074 <__gethex+0x74>
 80150b0:	2e00      	cmp	r6, #0
 80150b2:	d1f7      	bne.n	80150a4 <__gethex+0xa4>
 80150b4:	782b      	ldrb	r3, [r5, #0]
 80150b6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80150ba:	2b50      	cmp	r3, #80	; 0x50
 80150bc:	d13d      	bne.n	801513a <__gethex+0x13a>
 80150be:	786b      	ldrb	r3, [r5, #1]
 80150c0:	2b2b      	cmp	r3, #43	; 0x2b
 80150c2:	d02f      	beq.n	8015124 <__gethex+0x124>
 80150c4:	2b2d      	cmp	r3, #45	; 0x2d
 80150c6:	d031      	beq.n	801512c <__gethex+0x12c>
 80150c8:	1c69      	adds	r1, r5, #1
 80150ca:	f04f 0b00 	mov.w	fp, #0
 80150ce:	7808      	ldrb	r0, [r1, #0]
 80150d0:	f7ff ff80 	bl	8014fd4 <__hexdig_fun>
 80150d4:	1e42      	subs	r2, r0, #1
 80150d6:	b2d2      	uxtb	r2, r2
 80150d8:	2a18      	cmp	r2, #24
 80150da:	d82e      	bhi.n	801513a <__gethex+0x13a>
 80150dc:	f1a0 0210 	sub.w	r2, r0, #16
 80150e0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80150e4:	f7ff ff76 	bl	8014fd4 <__hexdig_fun>
 80150e8:	f100 3cff 	add.w	ip, r0, #4294967295
 80150ec:	fa5f fc8c 	uxtb.w	ip, ip
 80150f0:	f1bc 0f18 	cmp.w	ip, #24
 80150f4:	d91d      	bls.n	8015132 <__gethex+0x132>
 80150f6:	f1bb 0f00 	cmp.w	fp, #0
 80150fa:	d000      	beq.n	80150fe <__gethex+0xfe>
 80150fc:	4252      	negs	r2, r2
 80150fe:	4416      	add	r6, r2
 8015100:	f8ca 1000 	str.w	r1, [sl]
 8015104:	b1dc      	cbz	r4, 801513e <__gethex+0x13e>
 8015106:	9b01      	ldr	r3, [sp, #4]
 8015108:	2b00      	cmp	r3, #0
 801510a:	bf14      	ite	ne
 801510c:	f04f 0800 	movne.w	r8, #0
 8015110:	f04f 0806 	moveq.w	r8, #6
 8015114:	4640      	mov	r0, r8
 8015116:	b005      	add	sp, #20
 8015118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801511c:	4645      	mov	r5, r8
 801511e:	4626      	mov	r6, r4
 8015120:	2401      	movs	r4, #1
 8015122:	e7c7      	b.n	80150b4 <__gethex+0xb4>
 8015124:	f04f 0b00 	mov.w	fp, #0
 8015128:	1ca9      	adds	r1, r5, #2
 801512a:	e7d0      	b.n	80150ce <__gethex+0xce>
 801512c:	f04f 0b01 	mov.w	fp, #1
 8015130:	e7fa      	b.n	8015128 <__gethex+0x128>
 8015132:	230a      	movs	r3, #10
 8015134:	fb03 0002 	mla	r0, r3, r2, r0
 8015138:	e7d0      	b.n	80150dc <__gethex+0xdc>
 801513a:	4629      	mov	r1, r5
 801513c:	e7e0      	b.n	8015100 <__gethex+0x100>
 801513e:	eba5 0308 	sub.w	r3, r5, r8
 8015142:	3b01      	subs	r3, #1
 8015144:	4621      	mov	r1, r4
 8015146:	2b07      	cmp	r3, #7
 8015148:	dc0a      	bgt.n	8015160 <__gethex+0x160>
 801514a:	4648      	mov	r0, r9
 801514c:	f7fe f92e 	bl	80133ac <_Balloc>
 8015150:	4604      	mov	r4, r0
 8015152:	b940      	cbnz	r0, 8015166 <__gethex+0x166>
 8015154:	4b61      	ldr	r3, [pc, #388]	; (80152dc <__gethex+0x2dc>)
 8015156:	4602      	mov	r2, r0
 8015158:	21e4      	movs	r1, #228	; 0xe4
 801515a:	4861      	ldr	r0, [pc, #388]	; (80152e0 <__gethex+0x2e0>)
 801515c:	f7ff feb4 	bl	8014ec8 <__assert_func>
 8015160:	3101      	adds	r1, #1
 8015162:	105b      	asrs	r3, r3, #1
 8015164:	e7ef      	b.n	8015146 <__gethex+0x146>
 8015166:	f100 0a14 	add.w	sl, r0, #20
 801516a:	2300      	movs	r3, #0
 801516c:	495a      	ldr	r1, [pc, #360]	; (80152d8 <__gethex+0x2d8>)
 801516e:	f8cd a004 	str.w	sl, [sp, #4]
 8015172:	469b      	mov	fp, r3
 8015174:	45a8      	cmp	r8, r5
 8015176:	d342      	bcc.n	80151fe <__gethex+0x1fe>
 8015178:	9801      	ldr	r0, [sp, #4]
 801517a:	f840 bb04 	str.w	fp, [r0], #4
 801517e:	eba0 000a 	sub.w	r0, r0, sl
 8015182:	1080      	asrs	r0, r0, #2
 8015184:	6120      	str	r0, [r4, #16]
 8015186:	ea4f 1840 	mov.w	r8, r0, lsl #5
 801518a:	4658      	mov	r0, fp
 801518c:	f7fe fa00 	bl	8013590 <__hi0bits>
 8015190:	683d      	ldr	r5, [r7, #0]
 8015192:	eba8 0000 	sub.w	r0, r8, r0
 8015196:	42a8      	cmp	r0, r5
 8015198:	dd59      	ble.n	801524e <__gethex+0x24e>
 801519a:	eba0 0805 	sub.w	r8, r0, r5
 801519e:	4641      	mov	r1, r8
 80151a0:	4620      	mov	r0, r4
 80151a2:	f7fe fd8f 	bl	8013cc4 <__any_on>
 80151a6:	4683      	mov	fp, r0
 80151a8:	b1b8      	cbz	r0, 80151da <__gethex+0x1da>
 80151aa:	f108 33ff 	add.w	r3, r8, #4294967295
 80151ae:	1159      	asrs	r1, r3, #5
 80151b0:	f003 021f 	and.w	r2, r3, #31
 80151b4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80151b8:	f04f 0b01 	mov.w	fp, #1
 80151bc:	fa0b f202 	lsl.w	r2, fp, r2
 80151c0:	420a      	tst	r2, r1
 80151c2:	d00a      	beq.n	80151da <__gethex+0x1da>
 80151c4:	455b      	cmp	r3, fp
 80151c6:	dd06      	ble.n	80151d6 <__gethex+0x1d6>
 80151c8:	f1a8 0102 	sub.w	r1, r8, #2
 80151cc:	4620      	mov	r0, r4
 80151ce:	f7fe fd79 	bl	8013cc4 <__any_on>
 80151d2:	2800      	cmp	r0, #0
 80151d4:	d138      	bne.n	8015248 <__gethex+0x248>
 80151d6:	f04f 0b02 	mov.w	fp, #2
 80151da:	4641      	mov	r1, r8
 80151dc:	4620      	mov	r0, r4
 80151de:	f7ff fea7 	bl	8014f30 <rshift>
 80151e2:	4446      	add	r6, r8
 80151e4:	68bb      	ldr	r3, [r7, #8]
 80151e6:	42b3      	cmp	r3, r6
 80151e8:	da41      	bge.n	801526e <__gethex+0x26e>
 80151ea:	4621      	mov	r1, r4
 80151ec:	4648      	mov	r0, r9
 80151ee:	f7fe f91d 	bl	801342c <_Bfree>
 80151f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80151f4:	2300      	movs	r3, #0
 80151f6:	6013      	str	r3, [r2, #0]
 80151f8:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 80151fc:	e78a      	b.n	8015114 <__gethex+0x114>
 80151fe:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8015202:	2a2e      	cmp	r2, #46	; 0x2e
 8015204:	d014      	beq.n	8015230 <__gethex+0x230>
 8015206:	2b20      	cmp	r3, #32
 8015208:	d106      	bne.n	8015218 <__gethex+0x218>
 801520a:	9b01      	ldr	r3, [sp, #4]
 801520c:	f843 bb04 	str.w	fp, [r3], #4
 8015210:	f04f 0b00 	mov.w	fp, #0
 8015214:	9301      	str	r3, [sp, #4]
 8015216:	465b      	mov	r3, fp
 8015218:	7828      	ldrb	r0, [r5, #0]
 801521a:	9303      	str	r3, [sp, #12]
 801521c:	f7ff feda 	bl	8014fd4 <__hexdig_fun>
 8015220:	9b03      	ldr	r3, [sp, #12]
 8015222:	f000 000f 	and.w	r0, r0, #15
 8015226:	4098      	lsls	r0, r3
 8015228:	ea4b 0b00 	orr.w	fp, fp, r0
 801522c:	3304      	adds	r3, #4
 801522e:	e7a1      	b.n	8015174 <__gethex+0x174>
 8015230:	45a8      	cmp	r8, r5
 8015232:	d8e8      	bhi.n	8015206 <__gethex+0x206>
 8015234:	2201      	movs	r2, #1
 8015236:	4628      	mov	r0, r5
 8015238:	9303      	str	r3, [sp, #12]
 801523a:	f7ff fe1b 	bl	8014e74 <strncmp>
 801523e:	4926      	ldr	r1, [pc, #152]	; (80152d8 <__gethex+0x2d8>)
 8015240:	9b03      	ldr	r3, [sp, #12]
 8015242:	2800      	cmp	r0, #0
 8015244:	d1df      	bne.n	8015206 <__gethex+0x206>
 8015246:	e795      	b.n	8015174 <__gethex+0x174>
 8015248:	f04f 0b03 	mov.w	fp, #3
 801524c:	e7c5      	b.n	80151da <__gethex+0x1da>
 801524e:	da0b      	bge.n	8015268 <__gethex+0x268>
 8015250:	eba5 0800 	sub.w	r8, r5, r0
 8015254:	4621      	mov	r1, r4
 8015256:	4642      	mov	r2, r8
 8015258:	4648      	mov	r0, r9
 801525a:	f7fe fb01 	bl	8013860 <__lshift>
 801525e:	eba6 0608 	sub.w	r6, r6, r8
 8015262:	4604      	mov	r4, r0
 8015264:	f100 0a14 	add.w	sl, r0, #20
 8015268:	f04f 0b00 	mov.w	fp, #0
 801526c:	e7ba      	b.n	80151e4 <__gethex+0x1e4>
 801526e:	687b      	ldr	r3, [r7, #4]
 8015270:	42b3      	cmp	r3, r6
 8015272:	dd73      	ble.n	801535c <__gethex+0x35c>
 8015274:	1b9e      	subs	r6, r3, r6
 8015276:	42b5      	cmp	r5, r6
 8015278:	dc34      	bgt.n	80152e4 <__gethex+0x2e4>
 801527a:	68fb      	ldr	r3, [r7, #12]
 801527c:	2b02      	cmp	r3, #2
 801527e:	d023      	beq.n	80152c8 <__gethex+0x2c8>
 8015280:	2b03      	cmp	r3, #3
 8015282:	d025      	beq.n	80152d0 <__gethex+0x2d0>
 8015284:	2b01      	cmp	r3, #1
 8015286:	d115      	bne.n	80152b4 <__gethex+0x2b4>
 8015288:	42b5      	cmp	r5, r6
 801528a:	d113      	bne.n	80152b4 <__gethex+0x2b4>
 801528c:	2d01      	cmp	r5, #1
 801528e:	d10b      	bne.n	80152a8 <__gethex+0x2a8>
 8015290:	9a02      	ldr	r2, [sp, #8]
 8015292:	687b      	ldr	r3, [r7, #4]
 8015294:	6013      	str	r3, [r2, #0]
 8015296:	2301      	movs	r3, #1
 8015298:	6123      	str	r3, [r4, #16]
 801529a:	f8ca 3000 	str.w	r3, [sl]
 801529e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80152a0:	f04f 0862 	mov.w	r8, #98	; 0x62
 80152a4:	601c      	str	r4, [r3, #0]
 80152a6:	e735      	b.n	8015114 <__gethex+0x114>
 80152a8:	1e69      	subs	r1, r5, #1
 80152aa:	4620      	mov	r0, r4
 80152ac:	f7fe fd0a 	bl	8013cc4 <__any_on>
 80152b0:	2800      	cmp	r0, #0
 80152b2:	d1ed      	bne.n	8015290 <__gethex+0x290>
 80152b4:	4621      	mov	r1, r4
 80152b6:	4648      	mov	r0, r9
 80152b8:	f7fe f8b8 	bl	801342c <_Bfree>
 80152bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80152be:	2300      	movs	r3, #0
 80152c0:	6013      	str	r3, [r2, #0]
 80152c2:	f04f 0850 	mov.w	r8, #80	; 0x50
 80152c6:	e725      	b.n	8015114 <__gethex+0x114>
 80152c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80152ca:	2b00      	cmp	r3, #0
 80152cc:	d1f2      	bne.n	80152b4 <__gethex+0x2b4>
 80152ce:	e7df      	b.n	8015290 <__gethex+0x290>
 80152d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80152d2:	2b00      	cmp	r3, #0
 80152d4:	d1dc      	bne.n	8015290 <__gethex+0x290>
 80152d6:	e7ed      	b.n	80152b4 <__gethex+0x2b4>
 80152d8:	08018b14 	.word	0x08018b14
 80152dc:	080189ad 	.word	0x080189ad
 80152e0:	08018cbe 	.word	0x08018cbe
 80152e4:	f106 38ff 	add.w	r8, r6, #4294967295
 80152e8:	f1bb 0f00 	cmp.w	fp, #0
 80152ec:	d133      	bne.n	8015356 <__gethex+0x356>
 80152ee:	f1b8 0f00 	cmp.w	r8, #0
 80152f2:	d004      	beq.n	80152fe <__gethex+0x2fe>
 80152f4:	4641      	mov	r1, r8
 80152f6:	4620      	mov	r0, r4
 80152f8:	f7fe fce4 	bl	8013cc4 <__any_on>
 80152fc:	4683      	mov	fp, r0
 80152fe:	ea4f 1268 	mov.w	r2, r8, asr #5
 8015302:	2301      	movs	r3, #1
 8015304:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8015308:	f008 081f 	and.w	r8, r8, #31
 801530c:	fa03 f308 	lsl.w	r3, r3, r8
 8015310:	4213      	tst	r3, r2
 8015312:	4631      	mov	r1, r6
 8015314:	4620      	mov	r0, r4
 8015316:	bf18      	it	ne
 8015318:	f04b 0b02 	orrne.w	fp, fp, #2
 801531c:	1bad      	subs	r5, r5, r6
 801531e:	f7ff fe07 	bl	8014f30 <rshift>
 8015322:	687e      	ldr	r6, [r7, #4]
 8015324:	f04f 0802 	mov.w	r8, #2
 8015328:	f1bb 0f00 	cmp.w	fp, #0
 801532c:	d04a      	beq.n	80153c4 <__gethex+0x3c4>
 801532e:	68fb      	ldr	r3, [r7, #12]
 8015330:	2b02      	cmp	r3, #2
 8015332:	d016      	beq.n	8015362 <__gethex+0x362>
 8015334:	2b03      	cmp	r3, #3
 8015336:	d018      	beq.n	801536a <__gethex+0x36a>
 8015338:	2b01      	cmp	r3, #1
 801533a:	d109      	bne.n	8015350 <__gethex+0x350>
 801533c:	f01b 0f02 	tst.w	fp, #2
 8015340:	d006      	beq.n	8015350 <__gethex+0x350>
 8015342:	f8da 3000 	ldr.w	r3, [sl]
 8015346:	ea4b 0b03 	orr.w	fp, fp, r3
 801534a:	f01b 0f01 	tst.w	fp, #1
 801534e:	d10f      	bne.n	8015370 <__gethex+0x370>
 8015350:	f048 0810 	orr.w	r8, r8, #16
 8015354:	e036      	b.n	80153c4 <__gethex+0x3c4>
 8015356:	f04f 0b01 	mov.w	fp, #1
 801535a:	e7d0      	b.n	80152fe <__gethex+0x2fe>
 801535c:	f04f 0801 	mov.w	r8, #1
 8015360:	e7e2      	b.n	8015328 <__gethex+0x328>
 8015362:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015364:	f1c3 0301 	rsb	r3, r3, #1
 8015368:	930f      	str	r3, [sp, #60]	; 0x3c
 801536a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801536c:	2b00      	cmp	r3, #0
 801536e:	d0ef      	beq.n	8015350 <__gethex+0x350>
 8015370:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8015374:	f104 0214 	add.w	r2, r4, #20
 8015378:	ea4f 038b 	mov.w	r3, fp, lsl #2
 801537c:	9301      	str	r3, [sp, #4]
 801537e:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8015382:	2300      	movs	r3, #0
 8015384:	4694      	mov	ip, r2
 8015386:	f852 1b04 	ldr.w	r1, [r2], #4
 801538a:	f1b1 3fff 	cmp.w	r1, #4294967295
 801538e:	d01e      	beq.n	80153ce <__gethex+0x3ce>
 8015390:	3101      	adds	r1, #1
 8015392:	f8cc 1000 	str.w	r1, [ip]
 8015396:	f1b8 0f02 	cmp.w	r8, #2
 801539a:	f104 0214 	add.w	r2, r4, #20
 801539e:	d13d      	bne.n	801541c <__gethex+0x41c>
 80153a0:	683b      	ldr	r3, [r7, #0]
 80153a2:	3b01      	subs	r3, #1
 80153a4:	42ab      	cmp	r3, r5
 80153a6:	d10b      	bne.n	80153c0 <__gethex+0x3c0>
 80153a8:	1169      	asrs	r1, r5, #5
 80153aa:	2301      	movs	r3, #1
 80153ac:	f005 051f 	and.w	r5, r5, #31
 80153b0:	fa03 f505 	lsl.w	r5, r3, r5
 80153b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80153b8:	421d      	tst	r5, r3
 80153ba:	bf18      	it	ne
 80153bc:	f04f 0801 	movne.w	r8, #1
 80153c0:	f048 0820 	orr.w	r8, r8, #32
 80153c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80153c6:	601c      	str	r4, [r3, #0]
 80153c8:	9b02      	ldr	r3, [sp, #8]
 80153ca:	601e      	str	r6, [r3, #0]
 80153cc:	e6a2      	b.n	8015114 <__gethex+0x114>
 80153ce:	4290      	cmp	r0, r2
 80153d0:	f842 3c04 	str.w	r3, [r2, #-4]
 80153d4:	d8d6      	bhi.n	8015384 <__gethex+0x384>
 80153d6:	68a2      	ldr	r2, [r4, #8]
 80153d8:	4593      	cmp	fp, r2
 80153da:	db17      	blt.n	801540c <__gethex+0x40c>
 80153dc:	6861      	ldr	r1, [r4, #4]
 80153de:	4648      	mov	r0, r9
 80153e0:	3101      	adds	r1, #1
 80153e2:	f7fd ffe3 	bl	80133ac <_Balloc>
 80153e6:	4682      	mov	sl, r0
 80153e8:	b918      	cbnz	r0, 80153f2 <__gethex+0x3f2>
 80153ea:	4b1b      	ldr	r3, [pc, #108]	; (8015458 <__gethex+0x458>)
 80153ec:	4602      	mov	r2, r0
 80153ee:	2184      	movs	r1, #132	; 0x84
 80153f0:	e6b3      	b.n	801515a <__gethex+0x15a>
 80153f2:	6922      	ldr	r2, [r4, #16]
 80153f4:	3202      	adds	r2, #2
 80153f6:	f104 010c 	add.w	r1, r4, #12
 80153fa:	0092      	lsls	r2, r2, #2
 80153fc:	300c      	adds	r0, #12
 80153fe:	f7fd f846 	bl	801248e <memcpy>
 8015402:	4621      	mov	r1, r4
 8015404:	4648      	mov	r0, r9
 8015406:	f7fe f811 	bl	801342c <_Bfree>
 801540a:	4654      	mov	r4, sl
 801540c:	6922      	ldr	r2, [r4, #16]
 801540e:	1c51      	adds	r1, r2, #1
 8015410:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8015414:	6121      	str	r1, [r4, #16]
 8015416:	2101      	movs	r1, #1
 8015418:	6151      	str	r1, [r2, #20]
 801541a:	e7bc      	b.n	8015396 <__gethex+0x396>
 801541c:	6921      	ldr	r1, [r4, #16]
 801541e:	4559      	cmp	r1, fp
 8015420:	dd0b      	ble.n	801543a <__gethex+0x43a>
 8015422:	2101      	movs	r1, #1
 8015424:	4620      	mov	r0, r4
 8015426:	f7ff fd83 	bl	8014f30 <rshift>
 801542a:	68bb      	ldr	r3, [r7, #8]
 801542c:	3601      	adds	r6, #1
 801542e:	42b3      	cmp	r3, r6
 8015430:	f6ff aedb 	blt.w	80151ea <__gethex+0x1ea>
 8015434:	f04f 0801 	mov.w	r8, #1
 8015438:	e7c2      	b.n	80153c0 <__gethex+0x3c0>
 801543a:	f015 051f 	ands.w	r5, r5, #31
 801543e:	d0f9      	beq.n	8015434 <__gethex+0x434>
 8015440:	9b01      	ldr	r3, [sp, #4]
 8015442:	441a      	add	r2, r3
 8015444:	f1c5 0520 	rsb	r5, r5, #32
 8015448:	f852 0c04 	ldr.w	r0, [r2, #-4]
 801544c:	f7fe f8a0 	bl	8013590 <__hi0bits>
 8015450:	42a8      	cmp	r0, r5
 8015452:	dbe6      	blt.n	8015422 <__gethex+0x422>
 8015454:	e7ee      	b.n	8015434 <__gethex+0x434>
 8015456:	bf00      	nop
 8015458:	080189ad 	.word	0x080189ad

0801545c <L_shift>:
 801545c:	f1c2 0208 	rsb	r2, r2, #8
 8015460:	0092      	lsls	r2, r2, #2
 8015462:	b570      	push	{r4, r5, r6, lr}
 8015464:	f1c2 0620 	rsb	r6, r2, #32
 8015468:	6843      	ldr	r3, [r0, #4]
 801546a:	6804      	ldr	r4, [r0, #0]
 801546c:	fa03 f506 	lsl.w	r5, r3, r6
 8015470:	432c      	orrs	r4, r5
 8015472:	40d3      	lsrs	r3, r2
 8015474:	6004      	str	r4, [r0, #0]
 8015476:	f840 3f04 	str.w	r3, [r0, #4]!
 801547a:	4288      	cmp	r0, r1
 801547c:	d3f4      	bcc.n	8015468 <L_shift+0xc>
 801547e:	bd70      	pop	{r4, r5, r6, pc}

08015480 <__match>:
 8015480:	b530      	push	{r4, r5, lr}
 8015482:	6803      	ldr	r3, [r0, #0]
 8015484:	3301      	adds	r3, #1
 8015486:	f811 4b01 	ldrb.w	r4, [r1], #1
 801548a:	b914      	cbnz	r4, 8015492 <__match+0x12>
 801548c:	6003      	str	r3, [r0, #0]
 801548e:	2001      	movs	r0, #1
 8015490:	bd30      	pop	{r4, r5, pc}
 8015492:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015496:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801549a:	2d19      	cmp	r5, #25
 801549c:	bf98      	it	ls
 801549e:	3220      	addls	r2, #32
 80154a0:	42a2      	cmp	r2, r4
 80154a2:	d0f0      	beq.n	8015486 <__match+0x6>
 80154a4:	2000      	movs	r0, #0
 80154a6:	e7f3      	b.n	8015490 <__match+0x10>

080154a8 <__hexnan>:
 80154a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80154ac:	680b      	ldr	r3, [r1, #0]
 80154ae:	6801      	ldr	r1, [r0, #0]
 80154b0:	115e      	asrs	r6, r3, #5
 80154b2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80154b6:	f013 031f 	ands.w	r3, r3, #31
 80154ba:	b087      	sub	sp, #28
 80154bc:	bf18      	it	ne
 80154be:	3604      	addne	r6, #4
 80154c0:	2500      	movs	r5, #0
 80154c2:	1f37      	subs	r7, r6, #4
 80154c4:	4682      	mov	sl, r0
 80154c6:	4690      	mov	r8, r2
 80154c8:	9301      	str	r3, [sp, #4]
 80154ca:	f846 5c04 	str.w	r5, [r6, #-4]
 80154ce:	46b9      	mov	r9, r7
 80154d0:	463c      	mov	r4, r7
 80154d2:	9502      	str	r5, [sp, #8]
 80154d4:	46ab      	mov	fp, r5
 80154d6:	784a      	ldrb	r2, [r1, #1]
 80154d8:	1c4b      	adds	r3, r1, #1
 80154da:	9303      	str	r3, [sp, #12]
 80154dc:	b342      	cbz	r2, 8015530 <__hexnan+0x88>
 80154de:	4610      	mov	r0, r2
 80154e0:	9105      	str	r1, [sp, #20]
 80154e2:	9204      	str	r2, [sp, #16]
 80154e4:	f7ff fd76 	bl	8014fd4 <__hexdig_fun>
 80154e8:	2800      	cmp	r0, #0
 80154ea:	d14f      	bne.n	801558c <__hexnan+0xe4>
 80154ec:	9a04      	ldr	r2, [sp, #16]
 80154ee:	9905      	ldr	r1, [sp, #20]
 80154f0:	2a20      	cmp	r2, #32
 80154f2:	d818      	bhi.n	8015526 <__hexnan+0x7e>
 80154f4:	9b02      	ldr	r3, [sp, #8]
 80154f6:	459b      	cmp	fp, r3
 80154f8:	dd13      	ble.n	8015522 <__hexnan+0x7a>
 80154fa:	454c      	cmp	r4, r9
 80154fc:	d206      	bcs.n	801550c <__hexnan+0x64>
 80154fe:	2d07      	cmp	r5, #7
 8015500:	dc04      	bgt.n	801550c <__hexnan+0x64>
 8015502:	462a      	mov	r2, r5
 8015504:	4649      	mov	r1, r9
 8015506:	4620      	mov	r0, r4
 8015508:	f7ff ffa8 	bl	801545c <L_shift>
 801550c:	4544      	cmp	r4, r8
 801550e:	d950      	bls.n	80155b2 <__hexnan+0x10a>
 8015510:	2300      	movs	r3, #0
 8015512:	f1a4 0904 	sub.w	r9, r4, #4
 8015516:	f844 3c04 	str.w	r3, [r4, #-4]
 801551a:	f8cd b008 	str.w	fp, [sp, #8]
 801551e:	464c      	mov	r4, r9
 8015520:	461d      	mov	r5, r3
 8015522:	9903      	ldr	r1, [sp, #12]
 8015524:	e7d7      	b.n	80154d6 <__hexnan+0x2e>
 8015526:	2a29      	cmp	r2, #41	; 0x29
 8015528:	d155      	bne.n	80155d6 <__hexnan+0x12e>
 801552a:	3102      	adds	r1, #2
 801552c:	f8ca 1000 	str.w	r1, [sl]
 8015530:	f1bb 0f00 	cmp.w	fp, #0
 8015534:	d04f      	beq.n	80155d6 <__hexnan+0x12e>
 8015536:	454c      	cmp	r4, r9
 8015538:	d206      	bcs.n	8015548 <__hexnan+0xa0>
 801553a:	2d07      	cmp	r5, #7
 801553c:	dc04      	bgt.n	8015548 <__hexnan+0xa0>
 801553e:	462a      	mov	r2, r5
 8015540:	4649      	mov	r1, r9
 8015542:	4620      	mov	r0, r4
 8015544:	f7ff ff8a 	bl	801545c <L_shift>
 8015548:	4544      	cmp	r4, r8
 801554a:	d934      	bls.n	80155b6 <__hexnan+0x10e>
 801554c:	f1a8 0204 	sub.w	r2, r8, #4
 8015550:	4623      	mov	r3, r4
 8015552:	f853 1b04 	ldr.w	r1, [r3], #4
 8015556:	f842 1f04 	str.w	r1, [r2, #4]!
 801555a:	429f      	cmp	r7, r3
 801555c:	d2f9      	bcs.n	8015552 <__hexnan+0xaa>
 801555e:	1b3b      	subs	r3, r7, r4
 8015560:	f023 0303 	bic.w	r3, r3, #3
 8015564:	3304      	adds	r3, #4
 8015566:	3e03      	subs	r6, #3
 8015568:	3401      	adds	r4, #1
 801556a:	42a6      	cmp	r6, r4
 801556c:	bf38      	it	cc
 801556e:	2304      	movcc	r3, #4
 8015570:	4443      	add	r3, r8
 8015572:	2200      	movs	r2, #0
 8015574:	f843 2b04 	str.w	r2, [r3], #4
 8015578:	429f      	cmp	r7, r3
 801557a:	d2fb      	bcs.n	8015574 <__hexnan+0xcc>
 801557c:	683b      	ldr	r3, [r7, #0]
 801557e:	b91b      	cbnz	r3, 8015588 <__hexnan+0xe0>
 8015580:	4547      	cmp	r7, r8
 8015582:	d126      	bne.n	80155d2 <__hexnan+0x12a>
 8015584:	2301      	movs	r3, #1
 8015586:	603b      	str	r3, [r7, #0]
 8015588:	2005      	movs	r0, #5
 801558a:	e025      	b.n	80155d8 <__hexnan+0x130>
 801558c:	3501      	adds	r5, #1
 801558e:	2d08      	cmp	r5, #8
 8015590:	f10b 0b01 	add.w	fp, fp, #1
 8015594:	dd06      	ble.n	80155a4 <__hexnan+0xfc>
 8015596:	4544      	cmp	r4, r8
 8015598:	d9c3      	bls.n	8015522 <__hexnan+0x7a>
 801559a:	2300      	movs	r3, #0
 801559c:	f844 3c04 	str.w	r3, [r4, #-4]
 80155a0:	2501      	movs	r5, #1
 80155a2:	3c04      	subs	r4, #4
 80155a4:	6822      	ldr	r2, [r4, #0]
 80155a6:	f000 000f 	and.w	r0, r0, #15
 80155aa:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80155ae:	6020      	str	r0, [r4, #0]
 80155b0:	e7b7      	b.n	8015522 <__hexnan+0x7a>
 80155b2:	2508      	movs	r5, #8
 80155b4:	e7b5      	b.n	8015522 <__hexnan+0x7a>
 80155b6:	9b01      	ldr	r3, [sp, #4]
 80155b8:	2b00      	cmp	r3, #0
 80155ba:	d0df      	beq.n	801557c <__hexnan+0xd4>
 80155bc:	f1c3 0320 	rsb	r3, r3, #32
 80155c0:	f04f 32ff 	mov.w	r2, #4294967295
 80155c4:	40da      	lsrs	r2, r3
 80155c6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80155ca:	4013      	ands	r3, r2
 80155cc:	f846 3c04 	str.w	r3, [r6, #-4]
 80155d0:	e7d4      	b.n	801557c <__hexnan+0xd4>
 80155d2:	3f04      	subs	r7, #4
 80155d4:	e7d2      	b.n	801557c <__hexnan+0xd4>
 80155d6:	2004      	movs	r0, #4
 80155d8:	b007      	add	sp, #28
 80155da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080155de <__ascii_mbtowc>:
 80155de:	b082      	sub	sp, #8
 80155e0:	b901      	cbnz	r1, 80155e4 <__ascii_mbtowc+0x6>
 80155e2:	a901      	add	r1, sp, #4
 80155e4:	b142      	cbz	r2, 80155f8 <__ascii_mbtowc+0x1a>
 80155e6:	b14b      	cbz	r3, 80155fc <__ascii_mbtowc+0x1e>
 80155e8:	7813      	ldrb	r3, [r2, #0]
 80155ea:	600b      	str	r3, [r1, #0]
 80155ec:	7812      	ldrb	r2, [r2, #0]
 80155ee:	1e10      	subs	r0, r2, #0
 80155f0:	bf18      	it	ne
 80155f2:	2001      	movne	r0, #1
 80155f4:	b002      	add	sp, #8
 80155f6:	4770      	bx	lr
 80155f8:	4610      	mov	r0, r2
 80155fa:	e7fb      	b.n	80155f4 <__ascii_mbtowc+0x16>
 80155fc:	f06f 0001 	mvn.w	r0, #1
 8015600:	e7f8      	b.n	80155f4 <__ascii_mbtowc+0x16>

08015602 <_realloc_r>:
 8015602:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015606:	4680      	mov	r8, r0
 8015608:	4614      	mov	r4, r2
 801560a:	460e      	mov	r6, r1
 801560c:	b921      	cbnz	r1, 8015618 <_realloc_r+0x16>
 801560e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015612:	4611      	mov	r1, r2
 8015614:	f7fd be3e 	b.w	8013294 <_malloc_r>
 8015618:	b92a      	cbnz	r2, 8015626 <_realloc_r+0x24>
 801561a:	f7fd fdc7 	bl	80131ac <_free_r>
 801561e:	4625      	mov	r5, r4
 8015620:	4628      	mov	r0, r5
 8015622:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015626:	f000 f842 	bl	80156ae <_malloc_usable_size_r>
 801562a:	4284      	cmp	r4, r0
 801562c:	4607      	mov	r7, r0
 801562e:	d802      	bhi.n	8015636 <_realloc_r+0x34>
 8015630:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8015634:	d812      	bhi.n	801565c <_realloc_r+0x5a>
 8015636:	4621      	mov	r1, r4
 8015638:	4640      	mov	r0, r8
 801563a:	f7fd fe2b 	bl	8013294 <_malloc_r>
 801563e:	4605      	mov	r5, r0
 8015640:	2800      	cmp	r0, #0
 8015642:	d0ed      	beq.n	8015620 <_realloc_r+0x1e>
 8015644:	42bc      	cmp	r4, r7
 8015646:	4622      	mov	r2, r4
 8015648:	4631      	mov	r1, r6
 801564a:	bf28      	it	cs
 801564c:	463a      	movcs	r2, r7
 801564e:	f7fc ff1e 	bl	801248e <memcpy>
 8015652:	4631      	mov	r1, r6
 8015654:	4640      	mov	r0, r8
 8015656:	f7fd fda9 	bl	80131ac <_free_r>
 801565a:	e7e1      	b.n	8015620 <_realloc_r+0x1e>
 801565c:	4635      	mov	r5, r6
 801565e:	e7df      	b.n	8015620 <_realloc_r+0x1e>

08015660 <__ascii_wctomb>:
 8015660:	b149      	cbz	r1, 8015676 <__ascii_wctomb+0x16>
 8015662:	2aff      	cmp	r2, #255	; 0xff
 8015664:	bf85      	ittet	hi
 8015666:	238a      	movhi	r3, #138	; 0x8a
 8015668:	6003      	strhi	r3, [r0, #0]
 801566a:	700a      	strbls	r2, [r1, #0]
 801566c:	f04f 30ff 	movhi.w	r0, #4294967295
 8015670:	bf98      	it	ls
 8015672:	2001      	movls	r0, #1
 8015674:	4770      	bx	lr
 8015676:	4608      	mov	r0, r1
 8015678:	4770      	bx	lr
	...

0801567c <fiprintf>:
 801567c:	b40e      	push	{r1, r2, r3}
 801567e:	b503      	push	{r0, r1, lr}
 8015680:	4601      	mov	r1, r0
 8015682:	ab03      	add	r3, sp, #12
 8015684:	4805      	ldr	r0, [pc, #20]	; (801569c <fiprintf+0x20>)
 8015686:	f853 2b04 	ldr.w	r2, [r3], #4
 801568a:	6800      	ldr	r0, [r0, #0]
 801568c:	9301      	str	r3, [sp, #4]
 801568e:	f000 f83f 	bl	8015710 <_vfiprintf_r>
 8015692:	b002      	add	sp, #8
 8015694:	f85d eb04 	ldr.w	lr, [sp], #4
 8015698:	b003      	add	sp, #12
 801569a:	4770      	bx	lr
 801569c:	200002b4 	.word	0x200002b4

080156a0 <abort>:
 80156a0:	b508      	push	{r3, lr}
 80156a2:	2006      	movs	r0, #6
 80156a4:	f000 fa0c 	bl	8015ac0 <raise>
 80156a8:	2001      	movs	r0, #1
 80156aa:	f7f0 fc85 	bl	8005fb8 <_exit>

080156ae <_malloc_usable_size_r>:
 80156ae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80156b2:	1f18      	subs	r0, r3, #4
 80156b4:	2b00      	cmp	r3, #0
 80156b6:	bfbc      	itt	lt
 80156b8:	580b      	ldrlt	r3, [r1, r0]
 80156ba:	18c0      	addlt	r0, r0, r3
 80156bc:	4770      	bx	lr

080156be <__sfputc_r>:
 80156be:	6893      	ldr	r3, [r2, #8]
 80156c0:	3b01      	subs	r3, #1
 80156c2:	2b00      	cmp	r3, #0
 80156c4:	b410      	push	{r4}
 80156c6:	6093      	str	r3, [r2, #8]
 80156c8:	da08      	bge.n	80156dc <__sfputc_r+0x1e>
 80156ca:	6994      	ldr	r4, [r2, #24]
 80156cc:	42a3      	cmp	r3, r4
 80156ce:	db01      	blt.n	80156d4 <__sfputc_r+0x16>
 80156d0:	290a      	cmp	r1, #10
 80156d2:	d103      	bne.n	80156dc <__sfputc_r+0x1e>
 80156d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80156d8:	f000 b934 	b.w	8015944 <__swbuf_r>
 80156dc:	6813      	ldr	r3, [r2, #0]
 80156de:	1c58      	adds	r0, r3, #1
 80156e0:	6010      	str	r0, [r2, #0]
 80156e2:	7019      	strb	r1, [r3, #0]
 80156e4:	4608      	mov	r0, r1
 80156e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80156ea:	4770      	bx	lr

080156ec <__sfputs_r>:
 80156ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80156ee:	4606      	mov	r6, r0
 80156f0:	460f      	mov	r7, r1
 80156f2:	4614      	mov	r4, r2
 80156f4:	18d5      	adds	r5, r2, r3
 80156f6:	42ac      	cmp	r4, r5
 80156f8:	d101      	bne.n	80156fe <__sfputs_r+0x12>
 80156fa:	2000      	movs	r0, #0
 80156fc:	e007      	b.n	801570e <__sfputs_r+0x22>
 80156fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015702:	463a      	mov	r2, r7
 8015704:	4630      	mov	r0, r6
 8015706:	f7ff ffda 	bl	80156be <__sfputc_r>
 801570a:	1c43      	adds	r3, r0, #1
 801570c:	d1f3      	bne.n	80156f6 <__sfputs_r+0xa>
 801570e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08015710 <_vfiprintf_r>:
 8015710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015714:	460d      	mov	r5, r1
 8015716:	b09d      	sub	sp, #116	; 0x74
 8015718:	4614      	mov	r4, r2
 801571a:	4698      	mov	r8, r3
 801571c:	4606      	mov	r6, r0
 801571e:	b118      	cbz	r0, 8015728 <_vfiprintf_r+0x18>
 8015720:	6a03      	ldr	r3, [r0, #32]
 8015722:	b90b      	cbnz	r3, 8015728 <_vfiprintf_r+0x18>
 8015724:	f7fc fd9a 	bl	801225c <__sinit>
 8015728:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801572a:	07d9      	lsls	r1, r3, #31
 801572c:	d405      	bmi.n	801573a <_vfiprintf_r+0x2a>
 801572e:	89ab      	ldrh	r3, [r5, #12]
 8015730:	059a      	lsls	r2, r3, #22
 8015732:	d402      	bmi.n	801573a <_vfiprintf_r+0x2a>
 8015734:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8015736:	f7fc fea8 	bl	801248a <__retarget_lock_acquire_recursive>
 801573a:	89ab      	ldrh	r3, [r5, #12]
 801573c:	071b      	lsls	r3, r3, #28
 801573e:	d501      	bpl.n	8015744 <_vfiprintf_r+0x34>
 8015740:	692b      	ldr	r3, [r5, #16]
 8015742:	b99b      	cbnz	r3, 801576c <_vfiprintf_r+0x5c>
 8015744:	4629      	mov	r1, r5
 8015746:	4630      	mov	r0, r6
 8015748:	f000 f93a 	bl	80159c0 <__swsetup_r>
 801574c:	b170      	cbz	r0, 801576c <_vfiprintf_r+0x5c>
 801574e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8015750:	07dc      	lsls	r4, r3, #31
 8015752:	d504      	bpl.n	801575e <_vfiprintf_r+0x4e>
 8015754:	f04f 30ff 	mov.w	r0, #4294967295
 8015758:	b01d      	add	sp, #116	; 0x74
 801575a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801575e:	89ab      	ldrh	r3, [r5, #12]
 8015760:	0598      	lsls	r0, r3, #22
 8015762:	d4f7      	bmi.n	8015754 <_vfiprintf_r+0x44>
 8015764:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8015766:	f7fc fe91 	bl	801248c <__retarget_lock_release_recursive>
 801576a:	e7f3      	b.n	8015754 <_vfiprintf_r+0x44>
 801576c:	2300      	movs	r3, #0
 801576e:	9309      	str	r3, [sp, #36]	; 0x24
 8015770:	2320      	movs	r3, #32
 8015772:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015776:	f8cd 800c 	str.w	r8, [sp, #12]
 801577a:	2330      	movs	r3, #48	; 0x30
 801577c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8015930 <_vfiprintf_r+0x220>
 8015780:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015784:	f04f 0901 	mov.w	r9, #1
 8015788:	4623      	mov	r3, r4
 801578a:	469a      	mov	sl, r3
 801578c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015790:	b10a      	cbz	r2, 8015796 <_vfiprintf_r+0x86>
 8015792:	2a25      	cmp	r2, #37	; 0x25
 8015794:	d1f9      	bne.n	801578a <_vfiprintf_r+0x7a>
 8015796:	ebba 0b04 	subs.w	fp, sl, r4
 801579a:	d00b      	beq.n	80157b4 <_vfiprintf_r+0xa4>
 801579c:	465b      	mov	r3, fp
 801579e:	4622      	mov	r2, r4
 80157a0:	4629      	mov	r1, r5
 80157a2:	4630      	mov	r0, r6
 80157a4:	f7ff ffa2 	bl	80156ec <__sfputs_r>
 80157a8:	3001      	adds	r0, #1
 80157aa:	f000 80a9 	beq.w	8015900 <_vfiprintf_r+0x1f0>
 80157ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80157b0:	445a      	add	r2, fp
 80157b2:	9209      	str	r2, [sp, #36]	; 0x24
 80157b4:	f89a 3000 	ldrb.w	r3, [sl]
 80157b8:	2b00      	cmp	r3, #0
 80157ba:	f000 80a1 	beq.w	8015900 <_vfiprintf_r+0x1f0>
 80157be:	2300      	movs	r3, #0
 80157c0:	f04f 32ff 	mov.w	r2, #4294967295
 80157c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80157c8:	f10a 0a01 	add.w	sl, sl, #1
 80157cc:	9304      	str	r3, [sp, #16]
 80157ce:	9307      	str	r3, [sp, #28]
 80157d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80157d4:	931a      	str	r3, [sp, #104]	; 0x68
 80157d6:	4654      	mov	r4, sl
 80157d8:	2205      	movs	r2, #5
 80157da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80157de:	4854      	ldr	r0, [pc, #336]	; (8015930 <_vfiprintf_r+0x220>)
 80157e0:	f7ea fd1e 	bl	8000220 <memchr>
 80157e4:	9a04      	ldr	r2, [sp, #16]
 80157e6:	b9d8      	cbnz	r0, 8015820 <_vfiprintf_r+0x110>
 80157e8:	06d1      	lsls	r1, r2, #27
 80157ea:	bf44      	itt	mi
 80157ec:	2320      	movmi	r3, #32
 80157ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80157f2:	0713      	lsls	r3, r2, #28
 80157f4:	bf44      	itt	mi
 80157f6:	232b      	movmi	r3, #43	; 0x2b
 80157f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80157fc:	f89a 3000 	ldrb.w	r3, [sl]
 8015800:	2b2a      	cmp	r3, #42	; 0x2a
 8015802:	d015      	beq.n	8015830 <_vfiprintf_r+0x120>
 8015804:	9a07      	ldr	r2, [sp, #28]
 8015806:	4654      	mov	r4, sl
 8015808:	2000      	movs	r0, #0
 801580a:	f04f 0c0a 	mov.w	ip, #10
 801580e:	4621      	mov	r1, r4
 8015810:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015814:	3b30      	subs	r3, #48	; 0x30
 8015816:	2b09      	cmp	r3, #9
 8015818:	d94d      	bls.n	80158b6 <_vfiprintf_r+0x1a6>
 801581a:	b1b0      	cbz	r0, 801584a <_vfiprintf_r+0x13a>
 801581c:	9207      	str	r2, [sp, #28]
 801581e:	e014      	b.n	801584a <_vfiprintf_r+0x13a>
 8015820:	eba0 0308 	sub.w	r3, r0, r8
 8015824:	fa09 f303 	lsl.w	r3, r9, r3
 8015828:	4313      	orrs	r3, r2
 801582a:	9304      	str	r3, [sp, #16]
 801582c:	46a2      	mov	sl, r4
 801582e:	e7d2      	b.n	80157d6 <_vfiprintf_r+0xc6>
 8015830:	9b03      	ldr	r3, [sp, #12]
 8015832:	1d19      	adds	r1, r3, #4
 8015834:	681b      	ldr	r3, [r3, #0]
 8015836:	9103      	str	r1, [sp, #12]
 8015838:	2b00      	cmp	r3, #0
 801583a:	bfbb      	ittet	lt
 801583c:	425b      	neglt	r3, r3
 801583e:	f042 0202 	orrlt.w	r2, r2, #2
 8015842:	9307      	strge	r3, [sp, #28]
 8015844:	9307      	strlt	r3, [sp, #28]
 8015846:	bfb8      	it	lt
 8015848:	9204      	strlt	r2, [sp, #16]
 801584a:	7823      	ldrb	r3, [r4, #0]
 801584c:	2b2e      	cmp	r3, #46	; 0x2e
 801584e:	d10c      	bne.n	801586a <_vfiprintf_r+0x15a>
 8015850:	7863      	ldrb	r3, [r4, #1]
 8015852:	2b2a      	cmp	r3, #42	; 0x2a
 8015854:	d134      	bne.n	80158c0 <_vfiprintf_r+0x1b0>
 8015856:	9b03      	ldr	r3, [sp, #12]
 8015858:	1d1a      	adds	r2, r3, #4
 801585a:	681b      	ldr	r3, [r3, #0]
 801585c:	9203      	str	r2, [sp, #12]
 801585e:	2b00      	cmp	r3, #0
 8015860:	bfb8      	it	lt
 8015862:	f04f 33ff 	movlt.w	r3, #4294967295
 8015866:	3402      	adds	r4, #2
 8015868:	9305      	str	r3, [sp, #20]
 801586a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8015940 <_vfiprintf_r+0x230>
 801586e:	7821      	ldrb	r1, [r4, #0]
 8015870:	2203      	movs	r2, #3
 8015872:	4650      	mov	r0, sl
 8015874:	f7ea fcd4 	bl	8000220 <memchr>
 8015878:	b138      	cbz	r0, 801588a <_vfiprintf_r+0x17a>
 801587a:	9b04      	ldr	r3, [sp, #16]
 801587c:	eba0 000a 	sub.w	r0, r0, sl
 8015880:	2240      	movs	r2, #64	; 0x40
 8015882:	4082      	lsls	r2, r0
 8015884:	4313      	orrs	r3, r2
 8015886:	3401      	adds	r4, #1
 8015888:	9304      	str	r3, [sp, #16]
 801588a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801588e:	4829      	ldr	r0, [pc, #164]	; (8015934 <_vfiprintf_r+0x224>)
 8015890:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015894:	2206      	movs	r2, #6
 8015896:	f7ea fcc3 	bl	8000220 <memchr>
 801589a:	2800      	cmp	r0, #0
 801589c:	d03f      	beq.n	801591e <_vfiprintf_r+0x20e>
 801589e:	4b26      	ldr	r3, [pc, #152]	; (8015938 <_vfiprintf_r+0x228>)
 80158a0:	bb1b      	cbnz	r3, 80158ea <_vfiprintf_r+0x1da>
 80158a2:	9b03      	ldr	r3, [sp, #12]
 80158a4:	3307      	adds	r3, #7
 80158a6:	f023 0307 	bic.w	r3, r3, #7
 80158aa:	3308      	adds	r3, #8
 80158ac:	9303      	str	r3, [sp, #12]
 80158ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80158b0:	443b      	add	r3, r7
 80158b2:	9309      	str	r3, [sp, #36]	; 0x24
 80158b4:	e768      	b.n	8015788 <_vfiprintf_r+0x78>
 80158b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80158ba:	460c      	mov	r4, r1
 80158bc:	2001      	movs	r0, #1
 80158be:	e7a6      	b.n	801580e <_vfiprintf_r+0xfe>
 80158c0:	2300      	movs	r3, #0
 80158c2:	3401      	adds	r4, #1
 80158c4:	9305      	str	r3, [sp, #20]
 80158c6:	4619      	mov	r1, r3
 80158c8:	f04f 0c0a 	mov.w	ip, #10
 80158cc:	4620      	mov	r0, r4
 80158ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80158d2:	3a30      	subs	r2, #48	; 0x30
 80158d4:	2a09      	cmp	r2, #9
 80158d6:	d903      	bls.n	80158e0 <_vfiprintf_r+0x1d0>
 80158d8:	2b00      	cmp	r3, #0
 80158da:	d0c6      	beq.n	801586a <_vfiprintf_r+0x15a>
 80158dc:	9105      	str	r1, [sp, #20]
 80158de:	e7c4      	b.n	801586a <_vfiprintf_r+0x15a>
 80158e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80158e4:	4604      	mov	r4, r0
 80158e6:	2301      	movs	r3, #1
 80158e8:	e7f0      	b.n	80158cc <_vfiprintf_r+0x1bc>
 80158ea:	ab03      	add	r3, sp, #12
 80158ec:	9300      	str	r3, [sp, #0]
 80158ee:	462a      	mov	r2, r5
 80158f0:	4b12      	ldr	r3, [pc, #72]	; (801593c <_vfiprintf_r+0x22c>)
 80158f2:	a904      	add	r1, sp, #16
 80158f4:	4630      	mov	r0, r6
 80158f6:	f7fb fe4f 	bl	8011598 <_printf_float>
 80158fa:	4607      	mov	r7, r0
 80158fc:	1c78      	adds	r0, r7, #1
 80158fe:	d1d6      	bne.n	80158ae <_vfiprintf_r+0x19e>
 8015900:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8015902:	07d9      	lsls	r1, r3, #31
 8015904:	d405      	bmi.n	8015912 <_vfiprintf_r+0x202>
 8015906:	89ab      	ldrh	r3, [r5, #12]
 8015908:	059a      	lsls	r2, r3, #22
 801590a:	d402      	bmi.n	8015912 <_vfiprintf_r+0x202>
 801590c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801590e:	f7fc fdbd 	bl	801248c <__retarget_lock_release_recursive>
 8015912:	89ab      	ldrh	r3, [r5, #12]
 8015914:	065b      	lsls	r3, r3, #25
 8015916:	f53f af1d 	bmi.w	8015754 <_vfiprintf_r+0x44>
 801591a:	9809      	ldr	r0, [sp, #36]	; 0x24
 801591c:	e71c      	b.n	8015758 <_vfiprintf_r+0x48>
 801591e:	ab03      	add	r3, sp, #12
 8015920:	9300      	str	r3, [sp, #0]
 8015922:	462a      	mov	r2, r5
 8015924:	4b05      	ldr	r3, [pc, #20]	; (801593c <_vfiprintf_r+0x22c>)
 8015926:	a904      	add	r1, sp, #16
 8015928:	4630      	mov	r0, r6
 801592a:	f7fc f8d9 	bl	8011ae0 <_printf_i>
 801592e:	e7e4      	b.n	80158fa <_vfiprintf_r+0x1ea>
 8015930:	08018c69 	.word	0x08018c69
 8015934:	08018c73 	.word	0x08018c73
 8015938:	08011599 	.word	0x08011599
 801593c:	080156ed 	.word	0x080156ed
 8015940:	08018c6f 	.word	0x08018c6f

08015944 <__swbuf_r>:
 8015944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015946:	460e      	mov	r6, r1
 8015948:	4614      	mov	r4, r2
 801594a:	4605      	mov	r5, r0
 801594c:	b118      	cbz	r0, 8015956 <__swbuf_r+0x12>
 801594e:	6a03      	ldr	r3, [r0, #32]
 8015950:	b90b      	cbnz	r3, 8015956 <__swbuf_r+0x12>
 8015952:	f7fc fc83 	bl	801225c <__sinit>
 8015956:	69a3      	ldr	r3, [r4, #24]
 8015958:	60a3      	str	r3, [r4, #8]
 801595a:	89a3      	ldrh	r3, [r4, #12]
 801595c:	071a      	lsls	r2, r3, #28
 801595e:	d525      	bpl.n	80159ac <__swbuf_r+0x68>
 8015960:	6923      	ldr	r3, [r4, #16]
 8015962:	b31b      	cbz	r3, 80159ac <__swbuf_r+0x68>
 8015964:	6823      	ldr	r3, [r4, #0]
 8015966:	6922      	ldr	r2, [r4, #16]
 8015968:	1a98      	subs	r0, r3, r2
 801596a:	6963      	ldr	r3, [r4, #20]
 801596c:	b2f6      	uxtb	r6, r6
 801596e:	4283      	cmp	r3, r0
 8015970:	4637      	mov	r7, r6
 8015972:	dc04      	bgt.n	801597e <__swbuf_r+0x3a>
 8015974:	4621      	mov	r1, r4
 8015976:	4628      	mov	r0, r5
 8015978:	f7ff fa3a 	bl	8014df0 <_fflush_r>
 801597c:	b9e0      	cbnz	r0, 80159b8 <__swbuf_r+0x74>
 801597e:	68a3      	ldr	r3, [r4, #8]
 8015980:	3b01      	subs	r3, #1
 8015982:	60a3      	str	r3, [r4, #8]
 8015984:	6823      	ldr	r3, [r4, #0]
 8015986:	1c5a      	adds	r2, r3, #1
 8015988:	6022      	str	r2, [r4, #0]
 801598a:	701e      	strb	r6, [r3, #0]
 801598c:	6962      	ldr	r2, [r4, #20]
 801598e:	1c43      	adds	r3, r0, #1
 8015990:	429a      	cmp	r2, r3
 8015992:	d004      	beq.n	801599e <__swbuf_r+0x5a>
 8015994:	89a3      	ldrh	r3, [r4, #12]
 8015996:	07db      	lsls	r3, r3, #31
 8015998:	d506      	bpl.n	80159a8 <__swbuf_r+0x64>
 801599a:	2e0a      	cmp	r6, #10
 801599c:	d104      	bne.n	80159a8 <__swbuf_r+0x64>
 801599e:	4621      	mov	r1, r4
 80159a0:	4628      	mov	r0, r5
 80159a2:	f7ff fa25 	bl	8014df0 <_fflush_r>
 80159a6:	b938      	cbnz	r0, 80159b8 <__swbuf_r+0x74>
 80159a8:	4638      	mov	r0, r7
 80159aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80159ac:	4621      	mov	r1, r4
 80159ae:	4628      	mov	r0, r5
 80159b0:	f000 f806 	bl	80159c0 <__swsetup_r>
 80159b4:	2800      	cmp	r0, #0
 80159b6:	d0d5      	beq.n	8015964 <__swbuf_r+0x20>
 80159b8:	f04f 37ff 	mov.w	r7, #4294967295
 80159bc:	e7f4      	b.n	80159a8 <__swbuf_r+0x64>
	...

080159c0 <__swsetup_r>:
 80159c0:	b538      	push	{r3, r4, r5, lr}
 80159c2:	4b2a      	ldr	r3, [pc, #168]	; (8015a6c <__swsetup_r+0xac>)
 80159c4:	4605      	mov	r5, r0
 80159c6:	6818      	ldr	r0, [r3, #0]
 80159c8:	460c      	mov	r4, r1
 80159ca:	b118      	cbz	r0, 80159d4 <__swsetup_r+0x14>
 80159cc:	6a03      	ldr	r3, [r0, #32]
 80159ce:	b90b      	cbnz	r3, 80159d4 <__swsetup_r+0x14>
 80159d0:	f7fc fc44 	bl	801225c <__sinit>
 80159d4:	89a3      	ldrh	r3, [r4, #12]
 80159d6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80159da:	0718      	lsls	r0, r3, #28
 80159dc:	d422      	bmi.n	8015a24 <__swsetup_r+0x64>
 80159de:	06d9      	lsls	r1, r3, #27
 80159e0:	d407      	bmi.n	80159f2 <__swsetup_r+0x32>
 80159e2:	2309      	movs	r3, #9
 80159e4:	602b      	str	r3, [r5, #0]
 80159e6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80159ea:	81a3      	strh	r3, [r4, #12]
 80159ec:	f04f 30ff 	mov.w	r0, #4294967295
 80159f0:	e034      	b.n	8015a5c <__swsetup_r+0x9c>
 80159f2:	0758      	lsls	r0, r3, #29
 80159f4:	d512      	bpl.n	8015a1c <__swsetup_r+0x5c>
 80159f6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80159f8:	b141      	cbz	r1, 8015a0c <__swsetup_r+0x4c>
 80159fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80159fe:	4299      	cmp	r1, r3
 8015a00:	d002      	beq.n	8015a08 <__swsetup_r+0x48>
 8015a02:	4628      	mov	r0, r5
 8015a04:	f7fd fbd2 	bl	80131ac <_free_r>
 8015a08:	2300      	movs	r3, #0
 8015a0a:	6363      	str	r3, [r4, #52]	; 0x34
 8015a0c:	89a3      	ldrh	r3, [r4, #12]
 8015a0e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8015a12:	81a3      	strh	r3, [r4, #12]
 8015a14:	2300      	movs	r3, #0
 8015a16:	6063      	str	r3, [r4, #4]
 8015a18:	6923      	ldr	r3, [r4, #16]
 8015a1a:	6023      	str	r3, [r4, #0]
 8015a1c:	89a3      	ldrh	r3, [r4, #12]
 8015a1e:	f043 0308 	orr.w	r3, r3, #8
 8015a22:	81a3      	strh	r3, [r4, #12]
 8015a24:	6923      	ldr	r3, [r4, #16]
 8015a26:	b94b      	cbnz	r3, 8015a3c <__swsetup_r+0x7c>
 8015a28:	89a3      	ldrh	r3, [r4, #12]
 8015a2a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8015a2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015a32:	d003      	beq.n	8015a3c <__swsetup_r+0x7c>
 8015a34:	4621      	mov	r1, r4
 8015a36:	4628      	mov	r0, r5
 8015a38:	f000 f884 	bl	8015b44 <__smakebuf_r>
 8015a3c:	89a0      	ldrh	r0, [r4, #12]
 8015a3e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8015a42:	f010 0301 	ands.w	r3, r0, #1
 8015a46:	d00a      	beq.n	8015a5e <__swsetup_r+0x9e>
 8015a48:	2300      	movs	r3, #0
 8015a4a:	60a3      	str	r3, [r4, #8]
 8015a4c:	6963      	ldr	r3, [r4, #20]
 8015a4e:	425b      	negs	r3, r3
 8015a50:	61a3      	str	r3, [r4, #24]
 8015a52:	6923      	ldr	r3, [r4, #16]
 8015a54:	b943      	cbnz	r3, 8015a68 <__swsetup_r+0xa8>
 8015a56:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8015a5a:	d1c4      	bne.n	80159e6 <__swsetup_r+0x26>
 8015a5c:	bd38      	pop	{r3, r4, r5, pc}
 8015a5e:	0781      	lsls	r1, r0, #30
 8015a60:	bf58      	it	pl
 8015a62:	6963      	ldrpl	r3, [r4, #20]
 8015a64:	60a3      	str	r3, [r4, #8]
 8015a66:	e7f4      	b.n	8015a52 <__swsetup_r+0x92>
 8015a68:	2000      	movs	r0, #0
 8015a6a:	e7f7      	b.n	8015a5c <__swsetup_r+0x9c>
 8015a6c:	200002b4 	.word	0x200002b4

08015a70 <_raise_r>:
 8015a70:	291f      	cmp	r1, #31
 8015a72:	b538      	push	{r3, r4, r5, lr}
 8015a74:	4604      	mov	r4, r0
 8015a76:	460d      	mov	r5, r1
 8015a78:	d904      	bls.n	8015a84 <_raise_r+0x14>
 8015a7a:	2316      	movs	r3, #22
 8015a7c:	6003      	str	r3, [r0, #0]
 8015a7e:	f04f 30ff 	mov.w	r0, #4294967295
 8015a82:	bd38      	pop	{r3, r4, r5, pc}
 8015a84:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8015a86:	b112      	cbz	r2, 8015a8e <_raise_r+0x1e>
 8015a88:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015a8c:	b94b      	cbnz	r3, 8015aa2 <_raise_r+0x32>
 8015a8e:	4620      	mov	r0, r4
 8015a90:	f000 f830 	bl	8015af4 <_getpid_r>
 8015a94:	462a      	mov	r2, r5
 8015a96:	4601      	mov	r1, r0
 8015a98:	4620      	mov	r0, r4
 8015a9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015a9e:	f000 b817 	b.w	8015ad0 <_kill_r>
 8015aa2:	2b01      	cmp	r3, #1
 8015aa4:	d00a      	beq.n	8015abc <_raise_r+0x4c>
 8015aa6:	1c59      	adds	r1, r3, #1
 8015aa8:	d103      	bne.n	8015ab2 <_raise_r+0x42>
 8015aaa:	2316      	movs	r3, #22
 8015aac:	6003      	str	r3, [r0, #0]
 8015aae:	2001      	movs	r0, #1
 8015ab0:	e7e7      	b.n	8015a82 <_raise_r+0x12>
 8015ab2:	2400      	movs	r4, #0
 8015ab4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8015ab8:	4628      	mov	r0, r5
 8015aba:	4798      	blx	r3
 8015abc:	2000      	movs	r0, #0
 8015abe:	e7e0      	b.n	8015a82 <_raise_r+0x12>

08015ac0 <raise>:
 8015ac0:	4b02      	ldr	r3, [pc, #8]	; (8015acc <raise+0xc>)
 8015ac2:	4601      	mov	r1, r0
 8015ac4:	6818      	ldr	r0, [r3, #0]
 8015ac6:	f7ff bfd3 	b.w	8015a70 <_raise_r>
 8015aca:	bf00      	nop
 8015acc:	200002b4 	.word	0x200002b4

08015ad0 <_kill_r>:
 8015ad0:	b538      	push	{r3, r4, r5, lr}
 8015ad2:	4d07      	ldr	r5, [pc, #28]	; (8015af0 <_kill_r+0x20>)
 8015ad4:	2300      	movs	r3, #0
 8015ad6:	4604      	mov	r4, r0
 8015ad8:	4608      	mov	r0, r1
 8015ada:	4611      	mov	r1, r2
 8015adc:	602b      	str	r3, [r5, #0]
 8015ade:	f7f0 fa5b 	bl	8005f98 <_kill>
 8015ae2:	1c43      	adds	r3, r0, #1
 8015ae4:	d102      	bne.n	8015aec <_kill_r+0x1c>
 8015ae6:	682b      	ldr	r3, [r5, #0]
 8015ae8:	b103      	cbz	r3, 8015aec <_kill_r+0x1c>
 8015aea:	6023      	str	r3, [r4, #0]
 8015aec:	bd38      	pop	{r3, r4, r5, pc}
 8015aee:	bf00      	nop
 8015af0:	20002750 	.word	0x20002750

08015af4 <_getpid_r>:
 8015af4:	f7f0 ba48 	b.w	8005f88 <_getpid>

08015af8 <__swhatbuf_r>:
 8015af8:	b570      	push	{r4, r5, r6, lr}
 8015afa:	460c      	mov	r4, r1
 8015afc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015b00:	2900      	cmp	r1, #0
 8015b02:	b096      	sub	sp, #88	; 0x58
 8015b04:	4615      	mov	r5, r2
 8015b06:	461e      	mov	r6, r3
 8015b08:	da0d      	bge.n	8015b26 <__swhatbuf_r+0x2e>
 8015b0a:	89a3      	ldrh	r3, [r4, #12]
 8015b0c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8015b10:	f04f 0100 	mov.w	r1, #0
 8015b14:	bf0c      	ite	eq
 8015b16:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8015b1a:	2340      	movne	r3, #64	; 0x40
 8015b1c:	2000      	movs	r0, #0
 8015b1e:	6031      	str	r1, [r6, #0]
 8015b20:	602b      	str	r3, [r5, #0]
 8015b22:	b016      	add	sp, #88	; 0x58
 8015b24:	bd70      	pop	{r4, r5, r6, pc}
 8015b26:	466a      	mov	r2, sp
 8015b28:	f000 f848 	bl	8015bbc <_fstat_r>
 8015b2c:	2800      	cmp	r0, #0
 8015b2e:	dbec      	blt.n	8015b0a <__swhatbuf_r+0x12>
 8015b30:	9901      	ldr	r1, [sp, #4]
 8015b32:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8015b36:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8015b3a:	4259      	negs	r1, r3
 8015b3c:	4159      	adcs	r1, r3
 8015b3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015b42:	e7eb      	b.n	8015b1c <__swhatbuf_r+0x24>

08015b44 <__smakebuf_r>:
 8015b44:	898b      	ldrh	r3, [r1, #12]
 8015b46:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8015b48:	079d      	lsls	r5, r3, #30
 8015b4a:	4606      	mov	r6, r0
 8015b4c:	460c      	mov	r4, r1
 8015b4e:	d507      	bpl.n	8015b60 <__smakebuf_r+0x1c>
 8015b50:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8015b54:	6023      	str	r3, [r4, #0]
 8015b56:	6123      	str	r3, [r4, #16]
 8015b58:	2301      	movs	r3, #1
 8015b5a:	6163      	str	r3, [r4, #20]
 8015b5c:	b002      	add	sp, #8
 8015b5e:	bd70      	pop	{r4, r5, r6, pc}
 8015b60:	ab01      	add	r3, sp, #4
 8015b62:	466a      	mov	r2, sp
 8015b64:	f7ff ffc8 	bl	8015af8 <__swhatbuf_r>
 8015b68:	9900      	ldr	r1, [sp, #0]
 8015b6a:	4605      	mov	r5, r0
 8015b6c:	4630      	mov	r0, r6
 8015b6e:	f7fd fb91 	bl	8013294 <_malloc_r>
 8015b72:	b948      	cbnz	r0, 8015b88 <__smakebuf_r+0x44>
 8015b74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015b78:	059a      	lsls	r2, r3, #22
 8015b7a:	d4ef      	bmi.n	8015b5c <__smakebuf_r+0x18>
 8015b7c:	f023 0303 	bic.w	r3, r3, #3
 8015b80:	f043 0302 	orr.w	r3, r3, #2
 8015b84:	81a3      	strh	r3, [r4, #12]
 8015b86:	e7e3      	b.n	8015b50 <__smakebuf_r+0xc>
 8015b88:	89a3      	ldrh	r3, [r4, #12]
 8015b8a:	6020      	str	r0, [r4, #0]
 8015b8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015b90:	81a3      	strh	r3, [r4, #12]
 8015b92:	9b00      	ldr	r3, [sp, #0]
 8015b94:	6163      	str	r3, [r4, #20]
 8015b96:	9b01      	ldr	r3, [sp, #4]
 8015b98:	6120      	str	r0, [r4, #16]
 8015b9a:	b15b      	cbz	r3, 8015bb4 <__smakebuf_r+0x70>
 8015b9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015ba0:	4630      	mov	r0, r6
 8015ba2:	f000 f81d 	bl	8015be0 <_isatty_r>
 8015ba6:	b128      	cbz	r0, 8015bb4 <__smakebuf_r+0x70>
 8015ba8:	89a3      	ldrh	r3, [r4, #12]
 8015baa:	f023 0303 	bic.w	r3, r3, #3
 8015bae:	f043 0301 	orr.w	r3, r3, #1
 8015bb2:	81a3      	strh	r3, [r4, #12]
 8015bb4:	89a3      	ldrh	r3, [r4, #12]
 8015bb6:	431d      	orrs	r5, r3
 8015bb8:	81a5      	strh	r5, [r4, #12]
 8015bba:	e7cf      	b.n	8015b5c <__smakebuf_r+0x18>

08015bbc <_fstat_r>:
 8015bbc:	b538      	push	{r3, r4, r5, lr}
 8015bbe:	4d07      	ldr	r5, [pc, #28]	; (8015bdc <_fstat_r+0x20>)
 8015bc0:	2300      	movs	r3, #0
 8015bc2:	4604      	mov	r4, r0
 8015bc4:	4608      	mov	r0, r1
 8015bc6:	4611      	mov	r1, r2
 8015bc8:	602b      	str	r3, [r5, #0]
 8015bca:	f7f0 fa44 	bl	8006056 <_fstat>
 8015bce:	1c43      	adds	r3, r0, #1
 8015bd0:	d102      	bne.n	8015bd8 <_fstat_r+0x1c>
 8015bd2:	682b      	ldr	r3, [r5, #0]
 8015bd4:	b103      	cbz	r3, 8015bd8 <_fstat_r+0x1c>
 8015bd6:	6023      	str	r3, [r4, #0]
 8015bd8:	bd38      	pop	{r3, r4, r5, pc}
 8015bda:	bf00      	nop
 8015bdc:	20002750 	.word	0x20002750

08015be0 <_isatty_r>:
 8015be0:	b538      	push	{r3, r4, r5, lr}
 8015be2:	4d06      	ldr	r5, [pc, #24]	; (8015bfc <_isatty_r+0x1c>)
 8015be4:	2300      	movs	r3, #0
 8015be6:	4604      	mov	r4, r0
 8015be8:	4608      	mov	r0, r1
 8015bea:	602b      	str	r3, [r5, #0]
 8015bec:	f7f0 fa43 	bl	8006076 <_isatty>
 8015bf0:	1c43      	adds	r3, r0, #1
 8015bf2:	d102      	bne.n	8015bfa <_isatty_r+0x1a>
 8015bf4:	682b      	ldr	r3, [r5, #0]
 8015bf6:	b103      	cbz	r3, 8015bfa <_isatty_r+0x1a>
 8015bf8:	6023      	str	r3, [r4, #0]
 8015bfa:	bd38      	pop	{r3, r4, r5, pc}
 8015bfc:	20002750 	.word	0x20002750

08015c00 <fmod>:
 8015c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015c02:	ed2d 8b02 	vpush	{d8}
 8015c06:	ec57 6b10 	vmov	r6, r7, d0
 8015c0a:	ec55 4b11 	vmov	r4, r5, d1
 8015c0e:	f000 f86d 	bl	8015cec <__ieee754_fmod>
 8015c12:	4622      	mov	r2, r4
 8015c14:	462b      	mov	r3, r5
 8015c16:	4630      	mov	r0, r6
 8015c18:	4639      	mov	r1, r7
 8015c1a:	eeb0 8a40 	vmov.f32	s16, s0
 8015c1e:	eef0 8a60 	vmov.f32	s17, s1
 8015c22:	f7ea ffab 	bl	8000b7c <__aeabi_dcmpun>
 8015c26:	b990      	cbnz	r0, 8015c4e <fmod+0x4e>
 8015c28:	2200      	movs	r2, #0
 8015c2a:	2300      	movs	r3, #0
 8015c2c:	4620      	mov	r0, r4
 8015c2e:	4629      	mov	r1, r5
 8015c30:	f7ea ff72 	bl	8000b18 <__aeabi_dcmpeq>
 8015c34:	b158      	cbz	r0, 8015c4e <fmod+0x4e>
 8015c36:	f7fc fbfd 	bl	8012434 <__errno>
 8015c3a:	2321      	movs	r3, #33	; 0x21
 8015c3c:	6003      	str	r3, [r0, #0]
 8015c3e:	2200      	movs	r2, #0
 8015c40:	2300      	movs	r3, #0
 8015c42:	4610      	mov	r0, r2
 8015c44:	4619      	mov	r1, r3
 8015c46:	f7ea fe29 	bl	800089c <__aeabi_ddiv>
 8015c4a:	ec41 0b18 	vmov	d8, r0, r1
 8015c4e:	eeb0 0a48 	vmov.f32	s0, s16
 8015c52:	eef0 0a68 	vmov.f32	s1, s17
 8015c56:	ecbd 8b02 	vpop	{d8}
 8015c5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08015c5c <round>:
 8015c5c:	ec53 2b10 	vmov	r2, r3, d0
 8015c60:	b570      	push	{r4, r5, r6, lr}
 8015c62:	f3c3 540a 	ubfx	r4, r3, #20, #11
 8015c66:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 8015c6a:	2813      	cmp	r0, #19
 8015c6c:	ee10 5a10 	vmov	r5, s0
 8015c70:	4619      	mov	r1, r3
 8015c72:	dc18      	bgt.n	8015ca6 <round+0x4a>
 8015c74:	2800      	cmp	r0, #0
 8015c76:	da09      	bge.n	8015c8c <round+0x30>
 8015c78:	3001      	adds	r0, #1
 8015c7a:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 8015c7e:	d103      	bne.n	8015c88 <round+0x2c>
 8015c80:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8015c84:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8015c88:	2300      	movs	r3, #0
 8015c8a:	e02a      	b.n	8015ce2 <round+0x86>
 8015c8c:	4c16      	ldr	r4, [pc, #88]	; (8015ce8 <round+0x8c>)
 8015c8e:	4104      	asrs	r4, r0
 8015c90:	ea03 0604 	and.w	r6, r3, r4
 8015c94:	4316      	orrs	r6, r2
 8015c96:	d011      	beq.n	8015cbc <round+0x60>
 8015c98:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8015c9c:	4103      	asrs	r3, r0
 8015c9e:	440b      	add	r3, r1
 8015ca0:	ea23 0104 	bic.w	r1, r3, r4
 8015ca4:	e7f0      	b.n	8015c88 <round+0x2c>
 8015ca6:	2833      	cmp	r0, #51	; 0x33
 8015ca8:	dd0b      	ble.n	8015cc2 <round+0x66>
 8015caa:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8015cae:	d105      	bne.n	8015cbc <round+0x60>
 8015cb0:	ee10 0a10 	vmov	r0, s0
 8015cb4:	f7ea fb12 	bl	80002dc <__adddf3>
 8015cb8:	4602      	mov	r2, r0
 8015cba:	460b      	mov	r3, r1
 8015cbc:	ec43 2b10 	vmov	d0, r2, r3
 8015cc0:	bd70      	pop	{r4, r5, r6, pc}
 8015cc2:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 8015cc6:	f04f 34ff 	mov.w	r4, #4294967295
 8015cca:	40f4      	lsrs	r4, r6
 8015ccc:	4214      	tst	r4, r2
 8015cce:	d0f5      	beq.n	8015cbc <round+0x60>
 8015cd0:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 8015cd4:	2301      	movs	r3, #1
 8015cd6:	4083      	lsls	r3, r0
 8015cd8:	195b      	adds	r3, r3, r5
 8015cda:	bf28      	it	cs
 8015cdc:	3101      	addcs	r1, #1
 8015cde:	ea23 0304 	bic.w	r3, r3, r4
 8015ce2:	461a      	mov	r2, r3
 8015ce4:	460b      	mov	r3, r1
 8015ce6:	e7e9      	b.n	8015cbc <round+0x60>
 8015ce8:	000fffff 	.word	0x000fffff

08015cec <__ieee754_fmod>:
 8015cec:	ec53 2b11 	vmov	r2, r3, d1
 8015cf0:	f023 4c00 	bic.w	ip, r3, #2147483648	; 0x80000000
 8015cf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015cf8:	ea5c 0402 	orrs.w	r4, ip, r2
 8015cfc:	ec51 0b10 	vmov	r0, r1, d0
 8015d00:	ee11 7a10 	vmov	r7, s2
 8015d04:	ee11 ea10 	vmov	lr, s2
 8015d08:	461e      	mov	r6, r3
 8015d0a:	d00c      	beq.n	8015d26 <__ieee754_fmod+0x3a>
 8015d0c:	4c78      	ldr	r4, [pc, #480]	; (8015ef0 <__ieee754_fmod+0x204>)
 8015d0e:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 8015d12:	45a0      	cmp	r8, r4
 8015d14:	4689      	mov	r9, r1
 8015d16:	dc06      	bgt.n	8015d26 <__ieee754_fmod+0x3a>
 8015d18:	4254      	negs	r4, r2
 8015d1a:	4d76      	ldr	r5, [pc, #472]	; (8015ef4 <__ieee754_fmod+0x208>)
 8015d1c:	4314      	orrs	r4, r2
 8015d1e:	ea4c 74d4 	orr.w	r4, ip, r4, lsr #31
 8015d22:	42ac      	cmp	r4, r5
 8015d24:	d909      	bls.n	8015d3a <__ieee754_fmod+0x4e>
 8015d26:	f7ea fc8f 	bl	8000648 <__aeabi_dmul>
 8015d2a:	4602      	mov	r2, r0
 8015d2c:	460b      	mov	r3, r1
 8015d2e:	f7ea fdb5 	bl	800089c <__aeabi_ddiv>
 8015d32:	ec41 0b10 	vmov	d0, r0, r1
 8015d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015d3a:	45e0      	cmp	r8, ip
 8015d3c:	ee10 aa10 	vmov	sl, s0
 8015d40:	ee10 4a10 	vmov	r4, s0
 8015d44:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8015d48:	dc09      	bgt.n	8015d5e <__ieee754_fmod+0x72>
 8015d4a:	dbf2      	blt.n	8015d32 <__ieee754_fmod+0x46>
 8015d4c:	4290      	cmp	r0, r2
 8015d4e:	d3f0      	bcc.n	8015d32 <__ieee754_fmod+0x46>
 8015d50:	d105      	bne.n	8015d5e <__ieee754_fmod+0x72>
 8015d52:	4b69      	ldr	r3, [pc, #420]	; (8015ef8 <__ieee754_fmod+0x20c>)
 8015d54:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 8015d58:	e9d3 0100 	ldrd	r0, r1, [r3]
 8015d5c:	e7e9      	b.n	8015d32 <__ieee754_fmod+0x46>
 8015d5e:	4a65      	ldr	r2, [pc, #404]	; (8015ef4 <__ieee754_fmod+0x208>)
 8015d60:	ea19 0f02 	tst.w	r9, r2
 8015d64:	d148      	bne.n	8015df8 <__ieee754_fmod+0x10c>
 8015d66:	f1b8 0f00 	cmp.w	r8, #0
 8015d6a:	d13d      	bne.n	8015de8 <__ieee754_fmod+0xfc>
 8015d6c:	4963      	ldr	r1, [pc, #396]	; (8015efc <__ieee754_fmod+0x210>)
 8015d6e:	4653      	mov	r3, sl
 8015d70:	2b00      	cmp	r3, #0
 8015d72:	dc36      	bgt.n	8015de2 <__ieee754_fmod+0xf6>
 8015d74:	4216      	tst	r6, r2
 8015d76:	d14f      	bne.n	8015e18 <__ieee754_fmod+0x12c>
 8015d78:	f1bc 0f00 	cmp.w	ip, #0
 8015d7c:	d144      	bne.n	8015e08 <__ieee754_fmod+0x11c>
 8015d7e:	4a5f      	ldr	r2, [pc, #380]	; (8015efc <__ieee754_fmod+0x210>)
 8015d80:	463b      	mov	r3, r7
 8015d82:	2b00      	cmp	r3, #0
 8015d84:	dc3d      	bgt.n	8015e02 <__ieee754_fmod+0x116>
 8015d86:	485e      	ldr	r0, [pc, #376]	; (8015f00 <__ieee754_fmod+0x214>)
 8015d88:	4281      	cmp	r1, r0
 8015d8a:	db4a      	blt.n	8015e22 <__ieee754_fmod+0x136>
 8015d8c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015d90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8015d94:	485a      	ldr	r0, [pc, #360]	; (8015f00 <__ieee754_fmod+0x214>)
 8015d96:	4282      	cmp	r2, r0
 8015d98:	db57      	blt.n	8015e4a <__ieee754_fmod+0x15e>
 8015d9a:	f3c6 0613 	ubfx	r6, r6, #0, #20
 8015d9e:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 8015da2:	1a89      	subs	r1, r1, r2
 8015da4:	1b98      	subs	r0, r3, r6
 8015da6:	eba4 070e 	sub.w	r7, r4, lr
 8015daa:	2900      	cmp	r1, #0
 8015dac:	d162      	bne.n	8015e74 <__ieee754_fmod+0x188>
 8015dae:	4574      	cmp	r4, lr
 8015db0:	bf38      	it	cc
 8015db2:	f100 30ff 	addcc.w	r0, r0, #4294967295
 8015db6:	2800      	cmp	r0, #0
 8015db8:	bfa4      	itt	ge
 8015dba:	463c      	movge	r4, r7
 8015dbc:	4603      	movge	r3, r0
 8015dbe:	ea53 0104 	orrs.w	r1, r3, r4
 8015dc2:	d0c6      	beq.n	8015d52 <__ieee754_fmod+0x66>
 8015dc4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8015dc8:	db69      	blt.n	8015e9e <__ieee754_fmod+0x1b2>
 8015dca:	494d      	ldr	r1, [pc, #308]	; (8015f00 <__ieee754_fmod+0x214>)
 8015dcc:	428a      	cmp	r2, r1
 8015dce:	db6c      	blt.n	8015eaa <__ieee754_fmod+0x1be>
 8015dd0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8015dd4:	432b      	orrs	r3, r5
 8015dd6:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 8015dda:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8015dde:	4620      	mov	r0, r4
 8015de0:	e7a7      	b.n	8015d32 <__ieee754_fmod+0x46>
 8015de2:	3901      	subs	r1, #1
 8015de4:	005b      	lsls	r3, r3, #1
 8015de6:	e7c3      	b.n	8015d70 <__ieee754_fmod+0x84>
 8015de8:	4945      	ldr	r1, [pc, #276]	; (8015f00 <__ieee754_fmod+0x214>)
 8015dea:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 8015dee:	2b00      	cmp	r3, #0
 8015df0:	ddc0      	ble.n	8015d74 <__ieee754_fmod+0x88>
 8015df2:	3901      	subs	r1, #1
 8015df4:	005b      	lsls	r3, r3, #1
 8015df6:	e7fa      	b.n	8015dee <__ieee754_fmod+0x102>
 8015df8:	ea4f 5128 	mov.w	r1, r8, asr #20
 8015dfc:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8015e00:	e7b8      	b.n	8015d74 <__ieee754_fmod+0x88>
 8015e02:	3a01      	subs	r2, #1
 8015e04:	005b      	lsls	r3, r3, #1
 8015e06:	e7bc      	b.n	8015d82 <__ieee754_fmod+0x96>
 8015e08:	4a3d      	ldr	r2, [pc, #244]	; (8015f00 <__ieee754_fmod+0x214>)
 8015e0a:	ea4f 23cc 	mov.w	r3, ip, lsl #11
 8015e0e:	2b00      	cmp	r3, #0
 8015e10:	ddb9      	ble.n	8015d86 <__ieee754_fmod+0x9a>
 8015e12:	3a01      	subs	r2, #1
 8015e14:	005b      	lsls	r3, r3, #1
 8015e16:	e7fa      	b.n	8015e0e <__ieee754_fmod+0x122>
 8015e18:	ea4f 522c 	mov.w	r2, ip, asr #20
 8015e1c:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8015e20:	e7b1      	b.n	8015d86 <__ieee754_fmod+0x9a>
 8015e22:	1a40      	subs	r0, r0, r1
 8015e24:	281f      	cmp	r0, #31
 8015e26:	dc0a      	bgt.n	8015e3e <__ieee754_fmod+0x152>
 8015e28:	f201 431e 	addw	r3, r1, #1054	; 0x41e
 8015e2c:	fa08 f800 	lsl.w	r8, r8, r0
 8015e30:	fa2a f303 	lsr.w	r3, sl, r3
 8015e34:	ea43 0308 	orr.w	r3, r3, r8
 8015e38:	fa0a f400 	lsl.w	r4, sl, r0
 8015e3c:	e7aa      	b.n	8015d94 <__ieee754_fmod+0xa8>
 8015e3e:	4b31      	ldr	r3, [pc, #196]	; (8015f04 <__ieee754_fmod+0x218>)
 8015e40:	1a5b      	subs	r3, r3, r1
 8015e42:	fa0a f303 	lsl.w	r3, sl, r3
 8015e46:	2400      	movs	r4, #0
 8015e48:	e7a4      	b.n	8015d94 <__ieee754_fmod+0xa8>
 8015e4a:	1a80      	subs	r0, r0, r2
 8015e4c:	281f      	cmp	r0, #31
 8015e4e:	dc0a      	bgt.n	8015e66 <__ieee754_fmod+0x17a>
 8015e50:	f202 461e 	addw	r6, r2, #1054	; 0x41e
 8015e54:	fa0c fc00 	lsl.w	ip, ip, r0
 8015e58:	fa27 f606 	lsr.w	r6, r7, r6
 8015e5c:	ea46 060c 	orr.w	r6, r6, ip
 8015e60:	fa07 fe00 	lsl.w	lr, r7, r0
 8015e64:	e79d      	b.n	8015da2 <__ieee754_fmod+0xb6>
 8015e66:	4e27      	ldr	r6, [pc, #156]	; (8015f04 <__ieee754_fmod+0x218>)
 8015e68:	1ab6      	subs	r6, r6, r2
 8015e6a:	fa07 f606 	lsl.w	r6, r7, r6
 8015e6e:	f04f 0e00 	mov.w	lr, #0
 8015e72:	e796      	b.n	8015da2 <__ieee754_fmod+0xb6>
 8015e74:	4574      	cmp	r4, lr
 8015e76:	bf38      	it	cc
 8015e78:	f100 30ff 	addcc.w	r0, r0, #4294967295
 8015e7c:	2800      	cmp	r0, #0
 8015e7e:	da05      	bge.n	8015e8c <__ieee754_fmod+0x1a0>
 8015e80:	0fe0      	lsrs	r0, r4, #31
 8015e82:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8015e86:	0064      	lsls	r4, r4, #1
 8015e88:	3901      	subs	r1, #1
 8015e8a:	e78b      	b.n	8015da4 <__ieee754_fmod+0xb8>
 8015e8c:	ea50 0307 	orrs.w	r3, r0, r7
 8015e90:	f43f af5f 	beq.w	8015d52 <__ieee754_fmod+0x66>
 8015e94:	0ffb      	lsrs	r3, r7, #31
 8015e96:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8015e9a:	007c      	lsls	r4, r7, #1
 8015e9c:	e7f4      	b.n	8015e88 <__ieee754_fmod+0x19c>
 8015e9e:	0fe1      	lsrs	r1, r4, #31
 8015ea0:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8015ea4:	0064      	lsls	r4, r4, #1
 8015ea6:	3a01      	subs	r2, #1
 8015ea8:	e78c      	b.n	8015dc4 <__ieee754_fmod+0xd8>
 8015eaa:	1a89      	subs	r1, r1, r2
 8015eac:	2914      	cmp	r1, #20
 8015eae:	dc0a      	bgt.n	8015ec6 <__ieee754_fmod+0x1da>
 8015eb0:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 8015eb4:	fa03 f202 	lsl.w	r2, r3, r2
 8015eb8:	40cc      	lsrs	r4, r1
 8015eba:	4322      	orrs	r2, r4
 8015ebc:	410b      	asrs	r3, r1
 8015ebe:	ea43 0105 	orr.w	r1, r3, r5
 8015ec2:	4610      	mov	r0, r2
 8015ec4:	e735      	b.n	8015d32 <__ieee754_fmod+0x46>
 8015ec6:	291f      	cmp	r1, #31
 8015ec8:	dc07      	bgt.n	8015eda <__ieee754_fmod+0x1ee>
 8015eca:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 8015ece:	40cc      	lsrs	r4, r1
 8015ed0:	fa03 f202 	lsl.w	r2, r3, r2
 8015ed4:	4322      	orrs	r2, r4
 8015ed6:	462b      	mov	r3, r5
 8015ed8:	e7f1      	b.n	8015ebe <__ieee754_fmod+0x1d2>
 8015eda:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 8015ede:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8015ee2:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 8015ee6:	32e2      	adds	r2, #226	; 0xe2
 8015ee8:	fa43 f202 	asr.w	r2, r3, r2
 8015eec:	e7f3      	b.n	8015ed6 <__ieee754_fmod+0x1ea>
 8015eee:	bf00      	nop
 8015ef0:	7fefffff 	.word	0x7fefffff
 8015ef4:	7ff00000 	.word	0x7ff00000
 8015ef8:	08018d20 	.word	0x08018d20
 8015efc:	fffffbed 	.word	0xfffffbed
 8015f00:	fffffc02 	.word	0xfffffc02
 8015f04:	fffffbe2 	.word	0xfffffbe2

08015f08 <_init>:
 8015f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015f0a:	bf00      	nop
 8015f0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015f0e:	bc08      	pop	{r3}
 8015f10:	469e      	mov	lr, r3
 8015f12:	4770      	bx	lr

08015f14 <_fini>:
 8015f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015f16:	bf00      	nop
 8015f18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015f1a:	bc08      	pop	{r3}
 8015f1c:	469e      	mov	lr, r3
 8015f1e:	4770      	bx	lr
