PWR_CTRL1_DIV2_DOWN_EN	,	V_31
rate_table	,	V_18
samsung_clk_register_div	,	F_20
samsung_clk_save	,	F_2
PWR_CTRL2	,	V_44
PWR_CTRL1	,	V_37
vpll	,	V_22
PWR_CTRL2_CORE1_UP_RATIO	,	V_43
tmp	,	V_10
pr_warn	,	F_8
epll_24mhz_tbl	,	V_19
samsung_clk_register_fixed_rate	,	F_18
"%s: unable to determine soc\n"	,	L_3
ext_clk_match	,	V_13
MHZ	,	V_15
ARRAY_SIZE	,	F_3
exynos5250_fixed_factor_clks	,	V_25
samsung_clk_init	,	F_13
ctx	,	V_9
exynos5250_clk_suspend	,	F_1
exynos5250_pll_pmux_clks	,	V_14
samsung_clk_alloc_reg_dump	,	F_7
panic	,	F_12
exynos5250_div_clks	,	V_27
"%s: failed to map registers\n"	,	L_2
__func__	,	V_4
exynos5250_fixed_rate_ext_clks	,	V_12
"mout_vpllsrc"	,	L_6
_get_rate	,	F_16
exynos5250_gate_clks	,	V_28
exynos5250_clk_regs	,	V_3
PWR_CTRL1_CORE2_DOWN_RATIO	,	V_29
PWR_CTRL2_CORE2_UP_RATIO	,	V_42
np	,	V_7
samsung_clk_register_mux	,	F_15
apll	,	V_20
epll	,	V_17
PWR_CTRL1_DIV1_DOWN_EN	,	V_32
samsung_clk_restore	,	F_5
"%s: unable to allocate context.\n"	,	L_4
device_node	,	V_6
vpll_24mhz_tbl	,	V_23
PWR_CTRL2_DIV1_UP_EN	,	V_39
__raw_writel	,	F_22
exynos5250_clk_sleep_init	,	F_6
reg_base	,	V_1
CLK_NR_CLKS	,	V_11
samsung_clk_of_register_fixed_ext	,	F_14
exynos5250_fixed_rate_clks	,	V_24
exynos5250_save	,	V_2
exynos5250_clk_resume	,	F_4
samsung_clk_register_pll	,	F_17
"div_arm2"	,	L_8
apll_24mhz_tbl	,	V_21
pr_info	,	F_23
"Exynos5250: clock setup completed, armclk=%ld\n"	,	L_7
PWR_CTRL2_DIV2_UP_EN	,	V_38
exynos5250_plls	,	V_16
"fin_pll"	,	L_5
"%s: failed to allocate sleep save data, no sleep support!\n"	,	L_1
PWR_CTRL1_USE_CORE0_WFI	,	V_36
exynos5250_clk_init	,	F_10
PWR_CTRL2_DUR_STANDBY2_VAL	,	V_40
samsung_clk_register_fixed_factor	,	F_19
exynos5250_mux_clks	,	V_26
PWR_CTRL1_USE_CORE0_WFE	,	V_34
PWR_CTRL1_USE_CORE1_WFI	,	V_35
samsung_clk_provider	,	V_8
exynos5250_clk_syscore_ops	,	V_5
__init	,	T_1
of_iomap	,	F_11
samsung_clk_register_gate	,	F_21
register_syscore_ops	,	F_9
PWR_CTRL1_CORE1_DOWN_RATIO	,	V_30
PWR_CTRL1_USE_CORE1_WFE	,	V_33
PWR_CTRL2_DUR_STANDBY1_VAL	,	V_41
