[N
47
20
10 if_id_pipe
43
8 iInstExt
1
85 /home/anorris/CPRE381/ProjectGit/cpre_381/sw_Pipeline/containers/sim_container_0/work
38
3 i_A
37
3 i_B
32
16 onescomplementor
9
16 ripplecarryadder
11
6 dffg_n
19
10 ADDR_WIDTH
36
5 andg2
2
8 mux2t1_n
12
11 decoder5_32
4
1 N
13
5 mixed
25
8 behavior
5
8 mux4t1_n
17
3 rtl
6
8 dataflow
24
13 barrelshifter
35
11 ex_mem_pipe
28
9 structure
15
7 pc_dffg
42
14 mips_processor
29
6 xorg_n
22
8 mux8t1_n
40
9 i_shift_C
26
7 shifter
47
12 OUTPUT_TRACE
45
2 tb
30
5 org_n
27
6 norg_n
18
10 DATA_WIDTH
21
10 id_ex_pipe
39
11 i_direction
10
7 mux32t1
14
3 reg
3
10 structural
16
3 mem
41
11 mem_wb_pipe
23
4 i_w1
8
4 i_w2
7
4 i_w3
46
9 gCLK_HPER
31
6 andg_n
34
3 alu
44
9 iInstAddr
33
15 addersubtractor
]
[G
1
45
13
1
4
1
0
32
0
0 0
0
0
]
[G
1
26
25
1
4
1
0
32
0
0 0
0
0
]
[G
1
26
25
2
4
1
0
32
0
0 0
0
0
]
[G
1
32
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
22
6
1
4
1
0
32
0
0 0
0
0
]
[G
1
9
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
16
17
1
18
1
0
32
0
0 0
0
0
]
[G
1
11
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
29
28
1
4
1
0
32
0
0 0
0
0
]
[G
1
42
28
1
4
1
0
32
0
0 0
0
0
]
[G
1
21
13
1
4
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
30
28
1
4
1
0
32
0
0 0
0
0
]
[G
1
27
28
1
4
1
0
32
0
0 0
0
0
]
[G
1
10
6
1
4
1
0
32
0
0 0
0
0
]
[G
1
41
13
1
4
1
0
32
0
0 0
0
0
]
[G
1
34
13
1
4
1
0
32
0
0 0
0
0
]
[G
1
20
13
1
4
1
0
32
0
0 0
0
0
]
[G
1
31
28
1
4
1
0
32
0
0 0
0
0
]
[G
1
12
13
1
4
1
0
32
0
0 0
0
0
]
[G
1
45
13
1
47
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
14
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
16
17
1
19
1
0
10
0
0 0
0
0
]
[G
1
35
13
1
4
1
0
32
0
0 0
0
0
]
[G
1
5
6
1
4
1
0
5
0
0 0
0
0
]
[G
1
5
6
2
4
1
0
32
0
0 0
0
0
]
[G
1
24
25
1
4
1
0
32
0
0 0
0
0
]
[G
1
15
13
1
4
1
0
32
0
0 0
0
0
]
[G
1
45
13
1
46
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
33
3
1
4
1
0
32
0
0 0
0
0
]
[P
1
42
28
43
44
1
0
0
]
[P
1
26
25
39
40
2
0
0
]
[P
1
5
6
7
8
1
0
0
]
[P
1
36
6
37
38
2
0
0
]
[P
1
22
6
8
23
1
0
0
]
