// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_18 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_396_p2;
reg   [0:0] icmp_ln86_reg_1379;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1379_pp0_iter1_reg;
wire   [0:0] icmp_ln86_465_fu_402_p2;
reg   [0:0] icmp_ln86_465_reg_1384;
reg   [0:0] icmp_ln86_465_reg_1384_pp0_iter1_reg;
wire   [0:0] icmp_ln86_466_fu_408_p2;
reg   [0:0] icmp_ln86_466_reg_1392;
wire   [0:0] icmp_ln86_467_fu_414_p2;
reg   [0:0] icmp_ln86_467_reg_1398;
reg   [0:0] icmp_ln86_467_reg_1398_pp0_iter1_reg;
wire   [0:0] icmp_ln86_468_fu_420_p2;
reg   [0:0] icmp_ln86_468_reg_1404;
reg   [0:0] icmp_ln86_468_reg_1404_pp0_iter1_reg;
reg   [0:0] icmp_ln86_468_reg_1404_pp0_iter2_reg;
wire   [0:0] icmp_ln86_469_fu_426_p2;
reg   [0:0] icmp_ln86_469_reg_1410;
wire   [0:0] icmp_ln86_470_fu_432_p2;
reg   [0:0] icmp_ln86_470_reg_1416;
reg   [0:0] icmp_ln86_470_reg_1416_pp0_iter1_reg;
reg   [0:0] icmp_ln86_470_reg_1416_pp0_iter2_reg;
reg   [0:0] icmp_ln86_470_reg_1416_pp0_iter3_reg;
reg   [0:0] icmp_ln86_470_reg_1416_pp0_iter4_reg;
wire   [0:0] icmp_ln86_471_fu_438_p2;
reg   [0:0] icmp_ln86_471_reg_1422;
reg   [0:0] icmp_ln86_471_reg_1422_pp0_iter1_reg;
wire   [0:0] icmp_ln86_472_fu_444_p2;
reg   [0:0] icmp_ln86_472_reg_1428;
reg   [0:0] icmp_ln86_472_reg_1428_pp0_iter1_reg;
reg   [0:0] icmp_ln86_472_reg_1428_pp0_iter2_reg;
wire   [0:0] icmp_ln86_473_fu_450_p2;
reg   [0:0] icmp_ln86_473_reg_1434;
reg   [0:0] icmp_ln86_473_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_473_reg_1434_pp0_iter2_reg;
reg   [0:0] icmp_ln86_473_reg_1434_pp0_iter3_reg;
wire   [0:0] icmp_ln86_474_fu_456_p2;
reg   [0:0] icmp_ln86_474_reg_1440;
reg   [0:0] icmp_ln86_474_reg_1440_pp0_iter1_reg;
reg   [0:0] icmp_ln86_474_reg_1440_pp0_iter2_reg;
reg   [0:0] icmp_ln86_474_reg_1440_pp0_iter3_reg;
wire   [0:0] icmp_ln86_475_fu_462_p2;
reg   [0:0] icmp_ln86_475_reg_1446;
wire   [0:0] icmp_ln86_476_fu_468_p2;
reg   [0:0] icmp_ln86_476_reg_1452;
reg   [0:0] icmp_ln86_476_reg_1452_pp0_iter1_reg;
reg   [0:0] icmp_ln86_476_reg_1452_pp0_iter2_reg;
reg   [0:0] icmp_ln86_476_reg_1452_pp0_iter3_reg;
reg   [0:0] icmp_ln86_476_reg_1452_pp0_iter4_reg;
wire   [0:0] icmp_ln86_477_fu_474_p2;
reg   [0:0] icmp_ln86_477_reg_1458;
reg   [0:0] icmp_ln86_477_reg_1458_pp0_iter1_reg;
reg   [0:0] icmp_ln86_477_reg_1458_pp0_iter2_reg;
reg   [0:0] icmp_ln86_477_reg_1458_pp0_iter3_reg;
reg   [0:0] icmp_ln86_477_reg_1458_pp0_iter4_reg;
reg   [0:0] icmp_ln86_477_reg_1458_pp0_iter5_reg;
wire   [0:0] icmp_ln86_478_fu_480_p2;
reg   [0:0] icmp_ln86_478_reg_1464;
reg   [0:0] icmp_ln86_478_reg_1464_pp0_iter1_reg;
reg   [0:0] icmp_ln86_478_reg_1464_pp0_iter2_reg;
reg   [0:0] icmp_ln86_478_reg_1464_pp0_iter3_reg;
reg   [0:0] icmp_ln86_478_reg_1464_pp0_iter4_reg;
reg   [0:0] icmp_ln86_478_reg_1464_pp0_iter5_reg;
reg   [0:0] icmp_ln86_478_reg_1464_pp0_iter6_reg;
wire   [0:0] icmp_ln86_479_fu_486_p2;
reg   [0:0] icmp_ln86_479_reg_1470;
reg   [0:0] icmp_ln86_479_reg_1470_pp0_iter1_reg;
wire   [0:0] icmp_ln86_480_fu_492_p2;
reg   [0:0] icmp_ln86_480_reg_1475;
reg   [0:0] icmp_ln86_480_reg_1475_pp0_iter1_reg;
wire   [0:0] icmp_ln86_481_fu_498_p2;
reg   [0:0] icmp_ln86_481_reg_1480;
reg   [0:0] icmp_ln86_481_reg_1480_pp0_iter1_reg;
reg   [0:0] icmp_ln86_481_reg_1480_pp0_iter2_reg;
wire   [0:0] icmp_ln86_482_fu_504_p2;
reg   [0:0] icmp_ln86_482_reg_1485;
reg   [0:0] icmp_ln86_482_reg_1485_pp0_iter1_reg;
reg   [0:0] icmp_ln86_482_reg_1485_pp0_iter2_reg;
wire   [0:0] icmp_ln86_483_fu_510_p2;
reg   [0:0] icmp_ln86_483_reg_1490;
reg   [0:0] icmp_ln86_483_reg_1490_pp0_iter1_reg;
reg   [0:0] icmp_ln86_483_reg_1490_pp0_iter2_reg;
wire   [0:0] icmp_ln86_484_fu_516_p2;
reg   [0:0] icmp_ln86_484_reg_1495;
reg   [0:0] icmp_ln86_484_reg_1495_pp0_iter1_reg;
reg   [0:0] icmp_ln86_484_reg_1495_pp0_iter2_reg;
reg   [0:0] icmp_ln86_484_reg_1495_pp0_iter3_reg;
wire   [0:0] icmp_ln86_485_fu_522_p2;
reg   [0:0] icmp_ln86_485_reg_1500;
reg   [0:0] icmp_ln86_485_reg_1500_pp0_iter1_reg;
reg   [0:0] icmp_ln86_485_reg_1500_pp0_iter2_reg;
reg   [0:0] icmp_ln86_485_reg_1500_pp0_iter3_reg;
wire   [0:0] icmp_ln86_486_fu_528_p2;
reg   [0:0] icmp_ln86_486_reg_1505;
reg   [0:0] icmp_ln86_486_reg_1505_pp0_iter1_reg;
reg   [0:0] icmp_ln86_486_reg_1505_pp0_iter2_reg;
reg   [0:0] icmp_ln86_486_reg_1505_pp0_iter3_reg;
wire   [0:0] icmp_ln86_487_fu_534_p2;
reg   [0:0] icmp_ln86_487_reg_1510;
reg   [0:0] icmp_ln86_487_reg_1510_pp0_iter1_reg;
reg   [0:0] icmp_ln86_487_reg_1510_pp0_iter2_reg;
reg   [0:0] icmp_ln86_487_reg_1510_pp0_iter3_reg;
reg   [0:0] icmp_ln86_487_reg_1510_pp0_iter4_reg;
wire   [0:0] icmp_ln86_488_fu_540_p2;
reg   [0:0] icmp_ln86_488_reg_1515;
reg   [0:0] icmp_ln86_488_reg_1515_pp0_iter1_reg;
reg   [0:0] icmp_ln86_488_reg_1515_pp0_iter2_reg;
reg   [0:0] icmp_ln86_488_reg_1515_pp0_iter3_reg;
reg   [0:0] icmp_ln86_488_reg_1515_pp0_iter4_reg;
wire   [0:0] icmp_ln86_489_fu_546_p2;
reg   [0:0] icmp_ln86_489_reg_1520;
reg   [0:0] icmp_ln86_489_reg_1520_pp0_iter1_reg;
reg   [0:0] icmp_ln86_489_reg_1520_pp0_iter2_reg;
reg   [0:0] icmp_ln86_489_reg_1520_pp0_iter3_reg;
reg   [0:0] icmp_ln86_489_reg_1520_pp0_iter4_reg;
wire   [0:0] icmp_ln86_490_fu_552_p2;
reg   [0:0] icmp_ln86_490_reg_1525;
reg   [0:0] icmp_ln86_490_reg_1525_pp0_iter1_reg;
reg   [0:0] icmp_ln86_490_reg_1525_pp0_iter2_reg;
reg   [0:0] icmp_ln86_490_reg_1525_pp0_iter3_reg;
reg   [0:0] icmp_ln86_490_reg_1525_pp0_iter4_reg;
reg   [0:0] icmp_ln86_490_reg_1525_pp0_iter5_reg;
wire   [0:0] icmp_ln86_491_fu_558_p2;
reg   [0:0] icmp_ln86_491_reg_1530;
reg   [0:0] icmp_ln86_491_reg_1530_pp0_iter1_reg;
reg   [0:0] icmp_ln86_491_reg_1530_pp0_iter2_reg;
reg   [0:0] icmp_ln86_491_reg_1530_pp0_iter3_reg;
reg   [0:0] icmp_ln86_491_reg_1530_pp0_iter4_reg;
reg   [0:0] icmp_ln86_491_reg_1530_pp0_iter5_reg;
wire   [0:0] icmp_ln86_492_fu_564_p2;
reg   [0:0] icmp_ln86_492_reg_1535;
reg   [0:0] icmp_ln86_492_reg_1535_pp0_iter1_reg;
reg   [0:0] icmp_ln86_492_reg_1535_pp0_iter2_reg;
reg   [0:0] icmp_ln86_492_reg_1535_pp0_iter3_reg;
reg   [0:0] icmp_ln86_492_reg_1535_pp0_iter4_reg;
reg   [0:0] icmp_ln86_492_reg_1535_pp0_iter5_reg;
wire   [0:0] icmp_ln86_493_fu_570_p2;
reg   [0:0] icmp_ln86_493_reg_1540;
reg   [0:0] icmp_ln86_493_reg_1540_pp0_iter1_reg;
reg   [0:0] icmp_ln86_493_reg_1540_pp0_iter2_reg;
reg   [0:0] icmp_ln86_493_reg_1540_pp0_iter3_reg;
reg   [0:0] icmp_ln86_493_reg_1540_pp0_iter4_reg;
reg   [0:0] icmp_ln86_493_reg_1540_pp0_iter5_reg;
reg   [0:0] icmp_ln86_493_reg_1540_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_576_p2;
reg   [0:0] xor_ln104_reg_1545;
wire   [0:0] and_ln104_91_fu_591_p2;
reg   [0:0] and_ln104_91_reg_1551;
reg   [0:0] and_ln104_91_reg_1551_pp0_iter2_reg;
reg   [0:0] and_ln104_91_reg_1551_pp0_iter3_reg;
reg   [0:0] and_ln104_91_reg_1551_pp0_iter4_reg;
reg   [0:0] and_ln104_91_reg_1551_pp0_iter5_reg;
reg   [0:0] and_ln104_91_reg_1551_pp0_iter6_reg;
reg   [0:0] and_ln104_91_reg_1551_pp0_iter7_reg;
wire   [0:0] and_ln102_448_fu_596_p2;
reg   [0:0] and_ln102_448_reg_1558;
wire   [0:0] and_ln104_94_fu_610_p2;
reg   [0:0] and_ln104_94_reg_1564;
reg   [0:0] and_ln104_94_reg_1564_pp0_iter2_reg;
reg   [0:0] and_ln104_94_reg_1564_pp0_iter3_reg;
reg   [0:0] and_ln104_94_reg_1564_pp0_iter4_reg;
wire   [0:0] and_ln102_452_fu_616_p2;
reg   [0:0] and_ln102_452_reg_1571;
wire   [0:0] and_ln102_456_fu_621_p2;
reg   [0:0] and_ln102_456_reg_1577;
wire   [0:0] and_ln104_96_fu_631_p2;
reg   [0:0] and_ln104_96_reg_1586;
reg   [0:0] and_ln104_96_reg_1586_pp0_iter2_reg;
reg   [0:0] and_ln104_96_reg_1586_pp0_iter3_reg;
reg   [0:0] and_ln104_96_reg_1586_pp0_iter4_reg;
wire   [0:0] and_ln104_fu_642_p2;
reg   [0:0] and_ln104_reg_1592;
wire   [0:0] and_ln104_92_fu_652_p2;
reg   [0:0] and_ln104_92_reg_1598;
wire   [0:0] and_ln102_449_fu_657_p2;
reg   [0:0] and_ln102_449_reg_1603;
reg   [0:0] and_ln102_449_reg_1603_pp0_iter3_reg;
wire   [0:0] and_ln102_453_fu_667_p2;
reg   [0:0] and_ln102_453_reg_1610;
wire   [0:0] or_ln117_432_fu_730_p2;
reg   [0:0] or_ln117_432_reg_1615;
wire   [2:0] select_ln117_455_fu_742_p3;
reg   [2:0] select_ln117_455_reg_1620;
wire   [0:0] or_ln117_434_fu_750_p2;
reg   [0:0] or_ln117_434_reg_1625;
wire   [0:0] or_ln117_436_fu_756_p2;
reg   [0:0] or_ln117_436_reg_1631;
wire   [0:0] and_ln104_93_fu_765_p2;
reg   [0:0] and_ln104_93_reg_1640;
wire   [0:0] and_ln102_455_fu_779_p2;
reg   [0:0] and_ln102_455_reg_1645;
wire   [0:0] or_ln117_438_fu_851_p2;
reg   [0:0] or_ln117_438_reg_1651;
wire   [3:0] select_ln117_461_fu_864_p3;
reg   [3:0] select_ln117_461_reg_1656;
wire   [0:0] or_ln117_440_fu_872_p2;
reg   [0:0] or_ln117_440_reg_1661;
wire   [0:0] or_ln117_444_fu_876_p2;
reg   [0:0] or_ln117_444_reg_1668;
reg   [0:0] or_ln117_444_reg_1668_pp0_iter4_reg;
wire   [0:0] and_ln102_457_fu_890_p2;
reg   [0:0] and_ln102_457_reg_1675;
wire   [4:0] select_ln117_467_fu_980_p3;
reg   [4:0] select_ln117_467_reg_1681;
wire   [0:0] or_ln117_446_fu_987_p2;
reg   [0:0] or_ln117_446_reg_1686;
wire   [0:0] and_ln102_451_fu_991_p2;
reg   [0:0] and_ln102_451_reg_1694;
wire   [0:0] and_ln104_95_fu_1000_p2;
reg   [0:0] and_ln104_95_reg_1700;
reg   [0:0] and_ln104_95_reg_1700_pp0_iter6_reg;
wire   [0:0] and_ln102_458_fu_1010_p2;
reg   [0:0] and_ln102_458_reg_1706;
wire   [0:0] or_ln117_450_fu_1083_p2;
reg   [0:0] or_ln117_450_reg_1711;
reg   [0:0] or_ln117_450_reg_1711_pp0_iter6_reg;
reg   [0:0] or_ln117_450_reg_1711_pp0_iter7_reg;
wire   [4:0] select_ln117_473_fu_1095_p3;
reg   [4:0] select_ln117_473_reg_1718;
wire   [0:0] or_ln117_452_fu_1103_p2;
reg   [0:0] or_ln117_452_reg_1723;
wire   [0:0] or_ln117_456_fu_1187_p2;
reg   [0:0] or_ln117_456_reg_1729;
wire   [4:0] select_ln117_479_fu_1201_p3;
reg   [4:0] select_ln117_479_reg_1734;
wire   [12:0] tmp_fu_1236_p65;
reg   [12:0] tmp_reg_1739;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_225_fu_586_p2;
wire   [0:0] and_ln102_fu_582_p2;
wire   [0:0] xor_ln104_228_fu_605_p2;
wire   [0:0] and_ln102_450_fu_600_p2;
wire   [0:0] xor_ln104_234_fu_626_p2;
wire   [0:0] xor_ln104_224_fu_637_p2;
wire   [0:0] xor_ln104_226_fu_647_p2;
wire   [0:0] xor_ln104_230_fu_662_p2;
wire   [0:0] and_ln102_475_fu_676_p2;
wire   [0:0] and_ln102_460_fu_672_p2;
wire   [0:0] xor_ln117_fu_691_p2;
wire   [0:0] or_ln117_fu_686_p2;
wire   [1:0] zext_ln117_fu_696_p1;
wire   [0:0] or_ln117_430_fu_700_p2;
wire   [0:0] and_ln102_461_fu_681_p2;
wire   [1:0] select_ln117_fu_704_p3;
wire   [1:0] select_ln117_453_fu_718_p3;
wire   [0:0] or_ln117_431_fu_712_p2;
wire   [2:0] zext_ln117_51_fu_726_p1;
wire   [2:0] select_ln117_454_fu_734_p3;
wire   [0:0] xor_ln104_227_fu_760_p2;
wire   [0:0] xor_ln104_231_fu_770_p2;
wire   [0:0] and_ln102_476_fu_788_p2;
wire   [0:0] and_ln102_454_fu_775_p2;
wire   [0:0] and_ln102_462_fu_784_p2;
wire   [0:0] or_ln117_433_fu_803_p2;
wire   [0:0] and_ln102_463_fu_793_p2;
wire   [2:0] select_ln117_456_fu_808_p3;
wire   [2:0] select_ln117_457_fu_820_p3;
wire   [0:0] or_ln117_435_fu_815_p2;
wire   [3:0] zext_ln117_52_fu_827_p1;
wire   [0:0] and_ln102_464_fu_798_p2;
wire   [3:0] select_ln117_458_fu_831_p3;
wire   [0:0] or_ln117_437_fu_839_p2;
wire   [3:0] select_ln117_459_fu_844_p3;
wire   [3:0] select_ln117_460_fu_856_p3;
wire   [0:0] xor_ln104_232_fu_880_p2;
wire   [0:0] and_ln102_477_fu_894_p2;
wire   [0:0] xor_ln104_233_fu_885_p2;
wire   [0:0] and_ln102_478_fu_908_p2;
wire   [0:0] and_ln102_465_fu_899_p2;
wire   [0:0] or_ln117_439_fu_918_p2;
wire   [0:0] and_ln102_466_fu_904_p2;
wire   [3:0] select_ln117_462_fu_923_p3;
wire   [0:0] or_ln117_441_fu_930_p2;
wire   [3:0] select_ln117_463_fu_935_p3;
wire   [0:0] or_ln117_442_fu_942_p2;
wire   [0:0] and_ln102_467_fu_913_p2;
wire   [3:0] select_ln117_464_fu_946_p3;
wire   [3:0] select_ln117_465_fu_960_p3;
wire   [0:0] or_ln117_443_fu_954_p2;
wire   [4:0] zext_ln117_53_fu_968_p1;
wire   [4:0] select_ln117_466_fu_972_p3;
wire   [0:0] xor_ln104_229_fu_995_p2;
wire   [0:0] xor_ln104_235_fu_1005_p2;
wire   [0:0] and_ln102_479_fu_1023_p2;
wire   [0:0] and_ln102_468_fu_1015_p2;
wire   [0:0] or_ln117_445_fu_1033_p2;
wire   [0:0] and_ln102_469_fu_1019_p2;
wire   [4:0] select_ln117_468_fu_1038_p3;
wire   [0:0] or_ln117_447_fu_1045_p2;
wire   [4:0] select_ln117_469_fu_1050_p3;
wire   [0:0] or_ln117_448_fu_1057_p2;
wire   [0:0] and_ln102_470_fu_1028_p2;
wire   [4:0] select_ln117_470_fu_1061_p3;
wire   [0:0] or_ln117_449_fu_1069_p2;
wire   [4:0] select_ln117_471_fu_1075_p3;
wire   [4:0] select_ln117_472_fu_1087_p3;
wire   [0:0] xor_ln104_236_fu_1109_p2;
wire   [0:0] and_ln102_480_fu_1122_p2;
wire   [0:0] and_ln102_459_fu_1114_p2;
wire   [0:0] and_ln102_471_fu_1118_p2;
wire   [0:0] or_ln117_451_fu_1137_p2;
wire   [0:0] and_ln102_472_fu_1127_p2;
wire   [4:0] select_ln117_474_fu_1142_p3;
wire   [0:0] or_ln117_453_fu_1149_p2;
wire   [4:0] select_ln117_475_fu_1154_p3;
wire   [0:0] or_ln117_454_fu_1161_p2;
wire   [0:0] and_ln102_473_fu_1132_p2;
wire   [4:0] select_ln117_476_fu_1165_p3;
wire   [0:0] or_ln117_455_fu_1173_p2;
wire   [4:0] select_ln117_477_fu_1179_p3;
wire   [4:0] select_ln117_478_fu_1193_p3;
wire   [0:0] xor_ln104_237_fu_1209_p2;
wire   [0:0] and_ln102_481_fu_1214_p2;
wire   [0:0] and_ln102_474_fu_1219_p2;
wire   [0:0] or_ln117_457_fu_1224_p2;
wire   [12:0] tmp_fu_1236_p63;
wire   [4:0] tmp_fu_1236_p64;
wire   [0:0] or_ln117_458_fu_1368_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
wire   [4:0] tmp_fu_1236_p1;
wire   [4:0] tmp_fu_1236_p3;
wire   [4:0] tmp_fu_1236_p5;
wire   [4:0] tmp_fu_1236_p7;
wire   [4:0] tmp_fu_1236_p9;
wire   [4:0] tmp_fu_1236_p11;
wire   [4:0] tmp_fu_1236_p13;
wire   [4:0] tmp_fu_1236_p15;
wire   [4:0] tmp_fu_1236_p17;
wire   [4:0] tmp_fu_1236_p19;
wire   [4:0] tmp_fu_1236_p21;
wire   [4:0] tmp_fu_1236_p23;
wire   [4:0] tmp_fu_1236_p25;
wire   [4:0] tmp_fu_1236_p27;
wire   [4:0] tmp_fu_1236_p29;
wire   [4:0] tmp_fu_1236_p31;
wire  signed [4:0] tmp_fu_1236_p33;
wire  signed [4:0] tmp_fu_1236_p35;
wire  signed [4:0] tmp_fu_1236_p37;
wire  signed [4:0] tmp_fu_1236_p39;
wire  signed [4:0] tmp_fu_1236_p41;
wire  signed [4:0] tmp_fu_1236_p43;
wire  signed [4:0] tmp_fu_1236_p45;
wire  signed [4:0] tmp_fu_1236_p47;
wire  signed [4:0] tmp_fu_1236_p49;
wire  signed [4:0] tmp_fu_1236_p51;
wire  signed [4:0] tmp_fu_1236_p53;
wire  signed [4:0] tmp_fu_1236_p55;
wire  signed [4:0] tmp_fu_1236_p57;
wire  signed [4:0] tmp_fu_1236_p59;
wire  signed [4:0] tmp_fu_1236_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_63_5_13_1_1_x2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_63_5_13_1_1_x2_U1898(
    .din0(13'd775),
    .din1(13'd8152),
    .din2(13'd19),
    .din3(13'd200),
    .din4(13'd1045),
    .din5(13'd477),
    .din6(13'd7874),
    .din7(13'd7969),
    .din8(13'd16),
    .din9(13'd505),
    .din10(13'd83),
    .din11(13'd224),
    .din12(13'd2278),
    .din13(13'd172),
    .din14(13'd1343),
    .din15(13'd224),
    .din16(13'd8057),
    .din17(13'd282),
    .din18(13'd7893),
    .din19(13'd8171),
    .din20(13'd1339),
    .din21(13'd1793),
    .din22(13'd96),
    .din23(13'd243),
    .din24(13'd7674),
    .din25(13'd7978),
    .din26(13'd528),
    .din27(13'd8153),
    .din28(13'd7961),
    .din29(13'd1779),
    .din30(13'd7827),
    .def(tmp_fu_1236_p63),
    .sel(tmp_fu_1236_p64),
    .dout(tmp_fu_1236_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_448_reg_1558 <= and_ln102_448_fu_596_p2;
        and_ln102_449_reg_1603 <= and_ln102_449_fu_657_p2;
        and_ln102_449_reg_1603_pp0_iter3_reg <= and_ln102_449_reg_1603;
        and_ln102_451_reg_1694 <= and_ln102_451_fu_991_p2;
        and_ln102_452_reg_1571 <= and_ln102_452_fu_616_p2;
        and_ln102_453_reg_1610 <= and_ln102_453_fu_667_p2;
        and_ln102_455_reg_1645 <= and_ln102_455_fu_779_p2;
        and_ln102_456_reg_1577 <= and_ln102_456_fu_621_p2;
        and_ln102_457_reg_1675 <= and_ln102_457_fu_890_p2;
        and_ln102_458_reg_1706 <= and_ln102_458_fu_1010_p2;
        and_ln104_91_reg_1551 <= and_ln104_91_fu_591_p2;
        and_ln104_91_reg_1551_pp0_iter2_reg <= and_ln104_91_reg_1551;
        and_ln104_91_reg_1551_pp0_iter3_reg <= and_ln104_91_reg_1551_pp0_iter2_reg;
        and_ln104_91_reg_1551_pp0_iter4_reg <= and_ln104_91_reg_1551_pp0_iter3_reg;
        and_ln104_91_reg_1551_pp0_iter5_reg <= and_ln104_91_reg_1551_pp0_iter4_reg;
        and_ln104_91_reg_1551_pp0_iter6_reg <= and_ln104_91_reg_1551_pp0_iter5_reg;
        and_ln104_91_reg_1551_pp0_iter7_reg <= and_ln104_91_reg_1551_pp0_iter6_reg;
        and_ln104_92_reg_1598 <= and_ln104_92_fu_652_p2;
        and_ln104_93_reg_1640 <= and_ln104_93_fu_765_p2;
        and_ln104_94_reg_1564 <= and_ln104_94_fu_610_p2;
        and_ln104_94_reg_1564_pp0_iter2_reg <= and_ln104_94_reg_1564;
        and_ln104_94_reg_1564_pp0_iter3_reg <= and_ln104_94_reg_1564_pp0_iter2_reg;
        and_ln104_94_reg_1564_pp0_iter4_reg <= and_ln104_94_reg_1564_pp0_iter3_reg;
        and_ln104_95_reg_1700 <= and_ln104_95_fu_1000_p2;
        and_ln104_95_reg_1700_pp0_iter6_reg <= and_ln104_95_reg_1700;
        and_ln104_96_reg_1586 <= and_ln104_96_fu_631_p2;
        and_ln104_96_reg_1586_pp0_iter2_reg <= and_ln104_96_reg_1586;
        and_ln104_96_reg_1586_pp0_iter3_reg <= and_ln104_96_reg_1586_pp0_iter2_reg;
        and_ln104_96_reg_1586_pp0_iter4_reg <= and_ln104_96_reg_1586_pp0_iter3_reg;
        and_ln104_reg_1592 <= and_ln104_fu_642_p2;
        icmp_ln86_465_reg_1384 <= icmp_ln86_465_fu_402_p2;
        icmp_ln86_465_reg_1384_pp0_iter1_reg <= icmp_ln86_465_reg_1384;
        icmp_ln86_466_reg_1392 <= icmp_ln86_466_fu_408_p2;
        icmp_ln86_467_reg_1398 <= icmp_ln86_467_fu_414_p2;
        icmp_ln86_467_reg_1398_pp0_iter1_reg <= icmp_ln86_467_reg_1398;
        icmp_ln86_468_reg_1404 <= icmp_ln86_468_fu_420_p2;
        icmp_ln86_468_reg_1404_pp0_iter1_reg <= icmp_ln86_468_reg_1404;
        icmp_ln86_468_reg_1404_pp0_iter2_reg <= icmp_ln86_468_reg_1404_pp0_iter1_reg;
        icmp_ln86_469_reg_1410 <= icmp_ln86_469_fu_426_p2;
        icmp_ln86_470_reg_1416 <= icmp_ln86_470_fu_432_p2;
        icmp_ln86_470_reg_1416_pp0_iter1_reg <= icmp_ln86_470_reg_1416;
        icmp_ln86_470_reg_1416_pp0_iter2_reg <= icmp_ln86_470_reg_1416_pp0_iter1_reg;
        icmp_ln86_470_reg_1416_pp0_iter3_reg <= icmp_ln86_470_reg_1416_pp0_iter2_reg;
        icmp_ln86_470_reg_1416_pp0_iter4_reg <= icmp_ln86_470_reg_1416_pp0_iter3_reg;
        icmp_ln86_471_reg_1422 <= icmp_ln86_471_fu_438_p2;
        icmp_ln86_471_reg_1422_pp0_iter1_reg <= icmp_ln86_471_reg_1422;
        icmp_ln86_472_reg_1428 <= icmp_ln86_472_fu_444_p2;
        icmp_ln86_472_reg_1428_pp0_iter1_reg <= icmp_ln86_472_reg_1428;
        icmp_ln86_472_reg_1428_pp0_iter2_reg <= icmp_ln86_472_reg_1428_pp0_iter1_reg;
        icmp_ln86_473_reg_1434 <= icmp_ln86_473_fu_450_p2;
        icmp_ln86_473_reg_1434_pp0_iter1_reg <= icmp_ln86_473_reg_1434;
        icmp_ln86_473_reg_1434_pp0_iter2_reg <= icmp_ln86_473_reg_1434_pp0_iter1_reg;
        icmp_ln86_473_reg_1434_pp0_iter3_reg <= icmp_ln86_473_reg_1434_pp0_iter2_reg;
        icmp_ln86_474_reg_1440 <= icmp_ln86_474_fu_456_p2;
        icmp_ln86_474_reg_1440_pp0_iter1_reg <= icmp_ln86_474_reg_1440;
        icmp_ln86_474_reg_1440_pp0_iter2_reg <= icmp_ln86_474_reg_1440_pp0_iter1_reg;
        icmp_ln86_474_reg_1440_pp0_iter3_reg <= icmp_ln86_474_reg_1440_pp0_iter2_reg;
        icmp_ln86_475_reg_1446 <= icmp_ln86_475_fu_462_p2;
        icmp_ln86_476_reg_1452 <= icmp_ln86_476_fu_468_p2;
        icmp_ln86_476_reg_1452_pp0_iter1_reg <= icmp_ln86_476_reg_1452;
        icmp_ln86_476_reg_1452_pp0_iter2_reg <= icmp_ln86_476_reg_1452_pp0_iter1_reg;
        icmp_ln86_476_reg_1452_pp0_iter3_reg <= icmp_ln86_476_reg_1452_pp0_iter2_reg;
        icmp_ln86_476_reg_1452_pp0_iter4_reg <= icmp_ln86_476_reg_1452_pp0_iter3_reg;
        icmp_ln86_477_reg_1458 <= icmp_ln86_477_fu_474_p2;
        icmp_ln86_477_reg_1458_pp0_iter1_reg <= icmp_ln86_477_reg_1458;
        icmp_ln86_477_reg_1458_pp0_iter2_reg <= icmp_ln86_477_reg_1458_pp0_iter1_reg;
        icmp_ln86_477_reg_1458_pp0_iter3_reg <= icmp_ln86_477_reg_1458_pp0_iter2_reg;
        icmp_ln86_477_reg_1458_pp0_iter4_reg <= icmp_ln86_477_reg_1458_pp0_iter3_reg;
        icmp_ln86_477_reg_1458_pp0_iter5_reg <= icmp_ln86_477_reg_1458_pp0_iter4_reg;
        icmp_ln86_478_reg_1464 <= icmp_ln86_478_fu_480_p2;
        icmp_ln86_478_reg_1464_pp0_iter1_reg <= icmp_ln86_478_reg_1464;
        icmp_ln86_478_reg_1464_pp0_iter2_reg <= icmp_ln86_478_reg_1464_pp0_iter1_reg;
        icmp_ln86_478_reg_1464_pp0_iter3_reg <= icmp_ln86_478_reg_1464_pp0_iter2_reg;
        icmp_ln86_478_reg_1464_pp0_iter4_reg <= icmp_ln86_478_reg_1464_pp0_iter3_reg;
        icmp_ln86_478_reg_1464_pp0_iter5_reg <= icmp_ln86_478_reg_1464_pp0_iter4_reg;
        icmp_ln86_478_reg_1464_pp0_iter6_reg <= icmp_ln86_478_reg_1464_pp0_iter5_reg;
        icmp_ln86_479_reg_1470 <= icmp_ln86_479_fu_486_p2;
        icmp_ln86_479_reg_1470_pp0_iter1_reg <= icmp_ln86_479_reg_1470;
        icmp_ln86_480_reg_1475 <= icmp_ln86_480_fu_492_p2;
        icmp_ln86_480_reg_1475_pp0_iter1_reg <= icmp_ln86_480_reg_1475;
        icmp_ln86_481_reg_1480 <= icmp_ln86_481_fu_498_p2;
        icmp_ln86_481_reg_1480_pp0_iter1_reg <= icmp_ln86_481_reg_1480;
        icmp_ln86_481_reg_1480_pp0_iter2_reg <= icmp_ln86_481_reg_1480_pp0_iter1_reg;
        icmp_ln86_482_reg_1485 <= icmp_ln86_482_fu_504_p2;
        icmp_ln86_482_reg_1485_pp0_iter1_reg <= icmp_ln86_482_reg_1485;
        icmp_ln86_482_reg_1485_pp0_iter2_reg <= icmp_ln86_482_reg_1485_pp0_iter1_reg;
        icmp_ln86_483_reg_1490 <= icmp_ln86_483_fu_510_p2;
        icmp_ln86_483_reg_1490_pp0_iter1_reg <= icmp_ln86_483_reg_1490;
        icmp_ln86_483_reg_1490_pp0_iter2_reg <= icmp_ln86_483_reg_1490_pp0_iter1_reg;
        icmp_ln86_484_reg_1495 <= icmp_ln86_484_fu_516_p2;
        icmp_ln86_484_reg_1495_pp0_iter1_reg <= icmp_ln86_484_reg_1495;
        icmp_ln86_484_reg_1495_pp0_iter2_reg <= icmp_ln86_484_reg_1495_pp0_iter1_reg;
        icmp_ln86_484_reg_1495_pp0_iter3_reg <= icmp_ln86_484_reg_1495_pp0_iter2_reg;
        icmp_ln86_485_reg_1500 <= icmp_ln86_485_fu_522_p2;
        icmp_ln86_485_reg_1500_pp0_iter1_reg <= icmp_ln86_485_reg_1500;
        icmp_ln86_485_reg_1500_pp0_iter2_reg <= icmp_ln86_485_reg_1500_pp0_iter1_reg;
        icmp_ln86_485_reg_1500_pp0_iter3_reg <= icmp_ln86_485_reg_1500_pp0_iter2_reg;
        icmp_ln86_486_reg_1505 <= icmp_ln86_486_fu_528_p2;
        icmp_ln86_486_reg_1505_pp0_iter1_reg <= icmp_ln86_486_reg_1505;
        icmp_ln86_486_reg_1505_pp0_iter2_reg <= icmp_ln86_486_reg_1505_pp0_iter1_reg;
        icmp_ln86_486_reg_1505_pp0_iter3_reg <= icmp_ln86_486_reg_1505_pp0_iter2_reg;
        icmp_ln86_487_reg_1510 <= icmp_ln86_487_fu_534_p2;
        icmp_ln86_487_reg_1510_pp0_iter1_reg <= icmp_ln86_487_reg_1510;
        icmp_ln86_487_reg_1510_pp0_iter2_reg <= icmp_ln86_487_reg_1510_pp0_iter1_reg;
        icmp_ln86_487_reg_1510_pp0_iter3_reg <= icmp_ln86_487_reg_1510_pp0_iter2_reg;
        icmp_ln86_487_reg_1510_pp0_iter4_reg <= icmp_ln86_487_reg_1510_pp0_iter3_reg;
        icmp_ln86_488_reg_1515 <= icmp_ln86_488_fu_540_p2;
        icmp_ln86_488_reg_1515_pp0_iter1_reg <= icmp_ln86_488_reg_1515;
        icmp_ln86_488_reg_1515_pp0_iter2_reg <= icmp_ln86_488_reg_1515_pp0_iter1_reg;
        icmp_ln86_488_reg_1515_pp0_iter3_reg <= icmp_ln86_488_reg_1515_pp0_iter2_reg;
        icmp_ln86_488_reg_1515_pp0_iter4_reg <= icmp_ln86_488_reg_1515_pp0_iter3_reg;
        icmp_ln86_489_reg_1520 <= icmp_ln86_489_fu_546_p2;
        icmp_ln86_489_reg_1520_pp0_iter1_reg <= icmp_ln86_489_reg_1520;
        icmp_ln86_489_reg_1520_pp0_iter2_reg <= icmp_ln86_489_reg_1520_pp0_iter1_reg;
        icmp_ln86_489_reg_1520_pp0_iter3_reg <= icmp_ln86_489_reg_1520_pp0_iter2_reg;
        icmp_ln86_489_reg_1520_pp0_iter4_reg <= icmp_ln86_489_reg_1520_pp0_iter3_reg;
        icmp_ln86_490_reg_1525 <= icmp_ln86_490_fu_552_p2;
        icmp_ln86_490_reg_1525_pp0_iter1_reg <= icmp_ln86_490_reg_1525;
        icmp_ln86_490_reg_1525_pp0_iter2_reg <= icmp_ln86_490_reg_1525_pp0_iter1_reg;
        icmp_ln86_490_reg_1525_pp0_iter3_reg <= icmp_ln86_490_reg_1525_pp0_iter2_reg;
        icmp_ln86_490_reg_1525_pp0_iter4_reg <= icmp_ln86_490_reg_1525_pp0_iter3_reg;
        icmp_ln86_490_reg_1525_pp0_iter5_reg <= icmp_ln86_490_reg_1525_pp0_iter4_reg;
        icmp_ln86_491_reg_1530 <= icmp_ln86_491_fu_558_p2;
        icmp_ln86_491_reg_1530_pp0_iter1_reg <= icmp_ln86_491_reg_1530;
        icmp_ln86_491_reg_1530_pp0_iter2_reg <= icmp_ln86_491_reg_1530_pp0_iter1_reg;
        icmp_ln86_491_reg_1530_pp0_iter3_reg <= icmp_ln86_491_reg_1530_pp0_iter2_reg;
        icmp_ln86_491_reg_1530_pp0_iter4_reg <= icmp_ln86_491_reg_1530_pp0_iter3_reg;
        icmp_ln86_491_reg_1530_pp0_iter5_reg <= icmp_ln86_491_reg_1530_pp0_iter4_reg;
        icmp_ln86_492_reg_1535 <= icmp_ln86_492_fu_564_p2;
        icmp_ln86_492_reg_1535_pp0_iter1_reg <= icmp_ln86_492_reg_1535;
        icmp_ln86_492_reg_1535_pp0_iter2_reg <= icmp_ln86_492_reg_1535_pp0_iter1_reg;
        icmp_ln86_492_reg_1535_pp0_iter3_reg <= icmp_ln86_492_reg_1535_pp0_iter2_reg;
        icmp_ln86_492_reg_1535_pp0_iter4_reg <= icmp_ln86_492_reg_1535_pp0_iter3_reg;
        icmp_ln86_492_reg_1535_pp0_iter5_reg <= icmp_ln86_492_reg_1535_pp0_iter4_reg;
        icmp_ln86_493_reg_1540 <= icmp_ln86_493_fu_570_p2;
        icmp_ln86_493_reg_1540_pp0_iter1_reg <= icmp_ln86_493_reg_1540;
        icmp_ln86_493_reg_1540_pp0_iter2_reg <= icmp_ln86_493_reg_1540_pp0_iter1_reg;
        icmp_ln86_493_reg_1540_pp0_iter3_reg <= icmp_ln86_493_reg_1540_pp0_iter2_reg;
        icmp_ln86_493_reg_1540_pp0_iter4_reg <= icmp_ln86_493_reg_1540_pp0_iter3_reg;
        icmp_ln86_493_reg_1540_pp0_iter5_reg <= icmp_ln86_493_reg_1540_pp0_iter4_reg;
        icmp_ln86_493_reg_1540_pp0_iter6_reg <= icmp_ln86_493_reg_1540_pp0_iter5_reg;
        icmp_ln86_reg_1379 <= icmp_ln86_fu_396_p2;
        icmp_ln86_reg_1379_pp0_iter1_reg <= icmp_ln86_reg_1379;
        or_ln117_432_reg_1615 <= or_ln117_432_fu_730_p2;
        or_ln117_434_reg_1625 <= or_ln117_434_fu_750_p2;
        or_ln117_436_reg_1631 <= or_ln117_436_fu_756_p2;
        or_ln117_438_reg_1651 <= or_ln117_438_fu_851_p2;
        or_ln117_440_reg_1661 <= or_ln117_440_fu_872_p2;
        or_ln117_444_reg_1668 <= or_ln117_444_fu_876_p2;
        or_ln117_444_reg_1668_pp0_iter4_reg <= or_ln117_444_reg_1668;
        or_ln117_446_reg_1686 <= or_ln117_446_fu_987_p2;
        or_ln117_450_reg_1711 <= or_ln117_450_fu_1083_p2;
        or_ln117_450_reg_1711_pp0_iter6_reg <= or_ln117_450_reg_1711;
        or_ln117_450_reg_1711_pp0_iter7_reg <= or_ln117_450_reg_1711_pp0_iter6_reg;
        or_ln117_452_reg_1723 <= or_ln117_452_fu_1103_p2;
        or_ln117_456_reg_1729 <= or_ln117_456_fu_1187_p2;
        select_ln117_455_reg_1620 <= select_ln117_455_fu_742_p3;
        select_ln117_461_reg_1656 <= select_ln117_461_fu_864_p3;
        select_ln117_467_reg_1681 <= select_ln117_467_fu_980_p3;
        select_ln117_473_reg_1718 <= select_ln117_473_fu_1095_p3;
        select_ln117_479_reg_1734 <= select_ln117_479_fu_1201_p3;
        tmp_reg_1739 <= tmp_fu_1236_p65;
        xor_ln104_reg_1545 <= xor_ln104_fu_576_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_448_fu_596_p2 = (icmp_ln86_467_reg_1398 & icmp_ln86_465_reg_1384);

assign and_ln102_449_fu_657_p2 = (icmp_ln86_468_reg_1404_pp0_iter1_reg & and_ln104_fu_642_p2);

assign and_ln102_450_fu_600_p2 = (icmp_ln86_469_reg_1410 & and_ln102_fu_582_p2);

assign and_ln102_451_fu_991_p2 = (icmp_ln86_470_reg_1416_pp0_iter4_reg & and_ln104_91_reg_1551_pp0_iter4_reg);

assign and_ln102_452_fu_616_p2 = (icmp_ln86_471_reg_1422 & and_ln102_448_fu_596_p2);

assign and_ln102_453_fu_667_p2 = (icmp_ln86_472_reg_1428_pp0_iter1_reg & and_ln104_92_fu_652_p2);

assign and_ln102_454_fu_775_p2 = (icmp_ln86_473_reg_1434_pp0_iter2_reg & and_ln102_449_reg_1603);

assign and_ln102_455_fu_779_p2 = (icmp_ln86_474_reg_1440_pp0_iter2_reg & and_ln104_93_fu_765_p2);

assign and_ln102_456_fu_621_p2 = (icmp_ln86_475_reg_1446 & and_ln102_450_fu_600_p2);

assign and_ln102_457_fu_890_p2 = (icmp_ln86_476_reg_1452_pp0_iter3_reg & and_ln104_94_reg_1564_pp0_iter3_reg);

assign and_ln102_458_fu_1010_p2 = (icmp_ln86_477_reg_1458_pp0_iter4_reg & and_ln102_451_fu_991_p2);

assign and_ln102_459_fu_1114_p2 = (icmp_ln86_478_reg_1464_pp0_iter5_reg & and_ln104_95_reg_1700);

assign and_ln102_460_fu_672_p2 = (icmp_ln86_479_reg_1470_pp0_iter1_reg & and_ln102_452_reg_1571);

assign and_ln102_461_fu_681_p2 = (and_ln102_475_fu_676_p2 & and_ln102_448_reg_1558);

assign and_ln102_462_fu_784_p2 = (icmp_ln86_481_reg_1480_pp0_iter2_reg & and_ln102_453_reg_1610);

assign and_ln102_463_fu_793_p2 = (and_ln104_92_reg_1598 & and_ln102_476_fu_788_p2);

assign and_ln102_464_fu_798_p2 = (icmp_ln86_483_reg_1490_pp0_iter2_reg & and_ln102_454_fu_775_p2);

assign and_ln102_465_fu_899_p2 = (and_ln102_477_fu_894_p2 & and_ln102_449_reg_1603_pp0_iter3_reg);

assign and_ln102_466_fu_904_p2 = (icmp_ln86_485_reg_1500_pp0_iter3_reg & and_ln102_455_reg_1645);

assign and_ln102_467_fu_913_p2 = (and_ln104_93_reg_1640 & and_ln102_478_fu_908_p2);

assign and_ln102_468_fu_1015_p2 = (icmp_ln86_487_reg_1510_pp0_iter4_reg & and_ln104_96_reg_1586_pp0_iter4_reg);

assign and_ln102_469_fu_1019_p2 = (icmp_ln86_488_reg_1515_pp0_iter4_reg & and_ln102_457_reg_1675);

assign and_ln102_470_fu_1028_p2 = (and_ln104_94_reg_1564_pp0_iter4_reg & and_ln102_479_fu_1023_p2);

assign and_ln102_471_fu_1118_p2 = (icmp_ln86_490_reg_1525_pp0_iter5_reg & and_ln102_458_reg_1706);

assign and_ln102_472_fu_1127_p2 = (and_ln102_480_fu_1122_p2 & and_ln102_451_reg_1694);

assign and_ln102_473_fu_1132_p2 = (icmp_ln86_492_reg_1535_pp0_iter5_reg & and_ln102_459_fu_1114_p2);

assign and_ln102_474_fu_1219_p2 = (and_ln104_95_reg_1700_pp0_iter6_reg & and_ln102_481_fu_1214_p2);

assign and_ln102_475_fu_676_p2 = (xor_ln104_230_fu_662_p2 & icmp_ln86_480_reg_1475_pp0_iter1_reg);

assign and_ln102_476_fu_788_p2 = (xor_ln104_231_fu_770_p2 & icmp_ln86_482_reg_1485_pp0_iter2_reg);

assign and_ln102_477_fu_894_p2 = (xor_ln104_232_fu_880_p2 & icmp_ln86_484_reg_1495_pp0_iter3_reg);

assign and_ln102_478_fu_908_p2 = (xor_ln104_233_fu_885_p2 & icmp_ln86_486_reg_1505_pp0_iter3_reg);

assign and_ln102_479_fu_1023_p2 = (xor_ln104_235_fu_1005_p2 & icmp_ln86_489_reg_1520_pp0_iter4_reg);

assign and_ln102_480_fu_1122_p2 = (xor_ln104_236_fu_1109_p2 & icmp_ln86_491_reg_1530_pp0_iter5_reg);

assign and_ln102_481_fu_1214_p2 = (xor_ln104_237_fu_1209_p2 & icmp_ln86_493_reg_1540_pp0_iter6_reg);

assign and_ln102_fu_582_p2 = (xor_ln104_reg_1545 & icmp_ln86_466_reg_1392);

assign and_ln104_91_fu_591_p2 = (xor_ln104_reg_1545 & xor_ln104_225_fu_586_p2);

assign and_ln104_92_fu_652_p2 = (xor_ln104_226_fu_647_p2 & icmp_ln86_465_reg_1384_pp0_iter1_reg);

assign and_ln104_93_fu_765_p2 = (xor_ln104_227_fu_760_p2 & and_ln104_reg_1592);

assign and_ln104_94_fu_610_p2 = (xor_ln104_228_fu_605_p2 & and_ln102_fu_582_p2);

assign and_ln104_95_fu_1000_p2 = (xor_ln104_229_fu_995_p2 & and_ln104_91_reg_1551_pp0_iter4_reg);

assign and_ln104_96_fu_631_p2 = (xor_ln104_234_fu_626_p2 & and_ln102_450_fu_600_p2);

assign and_ln104_fu_642_p2 = (xor_ln104_224_fu_637_p2 & icmp_ln86_reg_1379_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_458_fu_1368_p2[0:0] == 1'b1) ? tmp_reg_1739 : 13'd0);

assign icmp_ln86_465_fu_402_p2 = (($signed(p_read10_int_reg) < $signed(18'd34)) ? 1'b1 : 1'b0);

assign icmp_ln86_466_fu_408_p2 = (($signed(p_read8_int_reg) < $signed(18'd458)) ? 1'b1 : 1'b0);

assign icmp_ln86_467_fu_414_p2 = (($signed(p_read6_int_reg) < $signed(18'd7814)) ? 1'b1 : 1'b0);

assign icmp_ln86_468_fu_420_p2 = (($signed(p_read21_int_reg) < $signed(18'd55809)) ? 1'b1 : 1'b0);

assign icmp_ln86_469_fu_426_p2 = (($signed(p_read1_int_reg) < $signed(18'd213132)) ? 1'b1 : 1'b0);

assign icmp_ln86_470_fu_432_p2 = (($signed(p_read17_int_reg) < $signed(18'd81)) ? 1'b1 : 1'b0);

assign icmp_ln86_471_fu_438_p2 = (($signed(p_read5_int_reg) < $signed(18'd29044)) ? 1'b1 : 1'b0);

assign icmp_ln86_472_fu_444_p2 = (($signed(p_read20_int_reg) < $signed(18'd74922)) ? 1'b1 : 1'b0);

assign icmp_ln86_473_fu_450_p2 = (($signed(p_read11_int_reg) < $signed(18'd148)) ? 1'b1 : 1'b0);

assign icmp_ln86_474_fu_456_p2 = (($signed(p_read15_int_reg) < $signed(18'd1141)) ? 1'b1 : 1'b0);

assign icmp_ln86_475_fu_462_p2 = (($signed(p_read2_int_reg) < $signed(18'd260503)) ? 1'b1 : 1'b0);

assign icmp_ln86_476_fu_468_p2 = (($signed(p_read16_int_reg) < $signed(18'd269)) ? 1'b1 : 1'b0);

assign icmp_ln86_477_fu_474_p2 = (($signed(p_read1_int_reg) < $signed(18'd245328)) ? 1'b1 : 1'b0);

assign icmp_ln86_478_fu_480_p2 = (($signed(p_read7_int_reg) < $signed(18'd981)) ? 1'b1 : 1'b0);

assign icmp_ln86_479_fu_486_p2 = (($signed(p_read6_int_reg) < $signed(18'd3718)) ? 1'b1 : 1'b0);

assign icmp_ln86_480_fu_492_p2 = (($signed(p_read13_int_reg) < $signed(18'd738)) ? 1'b1 : 1'b0);

assign icmp_ln86_481_fu_498_p2 = (($signed(p_read4_int_reg) < $signed(18'd30874)) ? 1'b1 : 1'b0);

assign icmp_ln86_482_fu_504_p2 = (($signed(p_read3_int_reg) < $signed(18'd96000)) ? 1'b1 : 1'b0);

assign icmp_ln86_483_fu_510_p2 = (($signed(p_read12_int_reg) < $signed(18'd164)) ? 1'b1 : 1'b0);

assign icmp_ln86_484_fu_516_p2 = (($signed(p_read10_int_reg) < $signed(18'd39)) ? 1'b1 : 1'b0);

assign icmp_ln86_485_fu_522_p2 = (($signed(p_read15_int_reg) < $signed(18'd1118)) ? 1'b1 : 1'b0);

assign icmp_ln86_486_fu_528_p2 = (($signed(p_read10_int_reg) < $signed(18'd35)) ? 1'b1 : 1'b0);

assign icmp_ln86_487_fu_534_p2 = (($signed(p_read14_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_488_fu_540_p2 = (($signed(p_read13_int_reg) < $signed(18'd983)) ? 1'b1 : 1'b0);

assign icmp_ln86_489_fu_546_p2 = (($signed(p_read1_int_reg) < $signed(18'd214506)) ? 1'b1 : 1'b0);

assign icmp_ln86_490_fu_552_p2 = (($signed(p_read19_int_reg) < $signed(18'd192)) ? 1'b1 : 1'b0);

assign icmp_ln86_491_fu_558_p2 = (($signed(p_read18_int_reg) < $signed(18'd15)) ? 1'b1 : 1'b0);

assign icmp_ln86_492_fu_564_p2 = (($signed(p_read9_int_reg) < $signed(18'd77)) ? 1'b1 : 1'b0);

assign icmp_ln86_493_fu_570_p2 = (($signed(p_read18_int_reg) < $signed(18'd82)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_396_p2 = (($signed(p_read10_int_reg) < $signed(18'd44)) ? 1'b1 : 1'b0);

assign or_ln117_430_fu_700_p2 = (and_ln102_456_reg_1577 | and_ln102_452_reg_1571);

assign or_ln117_431_fu_712_p2 = (or_ln117_430_fu_700_p2 | and_ln102_461_fu_681_p2);

assign or_ln117_432_fu_730_p2 = (and_ln102_456_reg_1577 | and_ln102_448_reg_1558);

assign or_ln117_433_fu_803_p2 = (or_ln117_432_reg_1615 | and_ln102_462_fu_784_p2);

assign or_ln117_434_fu_750_p2 = (or_ln117_432_fu_730_p2 | and_ln102_453_fu_667_p2);

assign or_ln117_435_fu_815_p2 = (or_ln117_434_reg_1625 | and_ln102_463_fu_793_p2);

assign or_ln117_436_fu_756_p2 = (icmp_ln86_465_reg_1384_pp0_iter1_reg | and_ln102_456_reg_1577);

assign or_ln117_437_fu_839_p2 = (or_ln117_436_reg_1631 | and_ln102_464_fu_798_p2);

assign or_ln117_438_fu_851_p2 = (or_ln117_436_reg_1631 | and_ln102_454_fu_775_p2);

assign or_ln117_439_fu_918_p2 = (or_ln117_438_reg_1651 | and_ln102_465_fu_899_p2);

assign or_ln117_440_fu_872_p2 = (or_ln117_436_reg_1631 | and_ln102_449_reg_1603);

assign or_ln117_441_fu_930_p2 = (or_ln117_440_reg_1661 | and_ln102_466_fu_904_p2);

assign or_ln117_442_fu_942_p2 = (or_ln117_440_reg_1661 | and_ln102_455_reg_1645);

assign or_ln117_443_fu_954_p2 = (or_ln117_442_fu_942_p2 | and_ln102_467_fu_913_p2);

assign or_ln117_444_fu_876_p2 = (or_ln117_436_reg_1631 | and_ln104_reg_1592);

assign or_ln117_445_fu_1033_p2 = (or_ln117_444_reg_1668_pp0_iter4_reg | and_ln102_468_fu_1015_p2);

assign or_ln117_446_fu_987_p2 = (or_ln117_444_reg_1668 | and_ln104_96_reg_1586_pp0_iter3_reg);

assign or_ln117_447_fu_1045_p2 = (or_ln117_446_reg_1686 | and_ln102_469_fu_1019_p2);

assign or_ln117_448_fu_1057_p2 = (or_ln117_446_reg_1686 | and_ln102_457_reg_1675);

assign or_ln117_449_fu_1069_p2 = (or_ln117_448_fu_1057_p2 | and_ln102_470_fu_1028_p2);

assign or_ln117_450_fu_1083_p2 = (or_ln117_446_reg_1686 | and_ln104_94_reg_1564_pp0_iter4_reg);

assign or_ln117_451_fu_1137_p2 = (or_ln117_450_reg_1711 | and_ln102_471_fu_1118_p2);

assign or_ln117_452_fu_1103_p2 = (or_ln117_450_fu_1083_p2 | and_ln102_458_fu_1010_p2);

assign or_ln117_453_fu_1149_p2 = (or_ln117_452_reg_1723 | and_ln102_472_fu_1127_p2);

assign or_ln117_454_fu_1161_p2 = (or_ln117_450_reg_1711 | and_ln102_451_reg_1694);

assign or_ln117_455_fu_1173_p2 = (or_ln117_454_fu_1161_p2 | and_ln102_473_fu_1132_p2);

assign or_ln117_456_fu_1187_p2 = (or_ln117_454_fu_1161_p2 | and_ln102_459_fu_1114_p2);

assign or_ln117_457_fu_1224_p2 = (or_ln117_456_reg_1729 | and_ln102_474_fu_1219_p2);

assign or_ln117_458_fu_1368_p2 = (or_ln117_450_reg_1711_pp0_iter7_reg | and_ln104_91_reg_1551_pp0_iter7_reg);

assign or_ln117_fu_686_p2 = (and_ln102_460_fu_672_p2 | and_ln102_456_reg_1577);

assign select_ln117_453_fu_718_p3 = ((or_ln117_430_fu_700_p2[0:0] == 1'b1) ? select_ln117_fu_704_p3 : 2'd3);

assign select_ln117_454_fu_734_p3 = ((or_ln117_431_fu_712_p2[0:0] == 1'b1) ? zext_ln117_51_fu_726_p1 : 3'd4);

assign select_ln117_455_fu_742_p3 = ((or_ln117_432_fu_730_p2[0:0] == 1'b1) ? select_ln117_454_fu_734_p3 : 3'd5);

assign select_ln117_456_fu_808_p3 = ((or_ln117_433_fu_803_p2[0:0] == 1'b1) ? select_ln117_455_reg_1620 : 3'd6);

assign select_ln117_457_fu_820_p3 = ((or_ln117_434_reg_1625[0:0] == 1'b1) ? select_ln117_456_fu_808_p3 : 3'd7);

assign select_ln117_458_fu_831_p3 = ((or_ln117_435_fu_815_p2[0:0] == 1'b1) ? zext_ln117_52_fu_827_p1 : 4'd8);

assign select_ln117_459_fu_844_p3 = ((or_ln117_436_reg_1631[0:0] == 1'b1) ? select_ln117_458_fu_831_p3 : 4'd9);

assign select_ln117_460_fu_856_p3 = ((or_ln117_437_fu_839_p2[0:0] == 1'b1) ? select_ln117_459_fu_844_p3 : 4'd10);

assign select_ln117_461_fu_864_p3 = ((or_ln117_438_fu_851_p2[0:0] == 1'b1) ? select_ln117_460_fu_856_p3 : 4'd11);

assign select_ln117_462_fu_923_p3 = ((or_ln117_439_fu_918_p2[0:0] == 1'b1) ? select_ln117_461_reg_1656 : 4'd12);

assign select_ln117_463_fu_935_p3 = ((or_ln117_440_reg_1661[0:0] == 1'b1) ? select_ln117_462_fu_923_p3 : 4'd13);

assign select_ln117_464_fu_946_p3 = ((or_ln117_441_fu_930_p2[0:0] == 1'b1) ? select_ln117_463_fu_935_p3 : 4'd14);

assign select_ln117_465_fu_960_p3 = ((or_ln117_442_fu_942_p2[0:0] == 1'b1) ? select_ln117_464_fu_946_p3 : 4'd15);

assign select_ln117_466_fu_972_p3 = ((or_ln117_443_fu_954_p2[0:0] == 1'b1) ? zext_ln117_53_fu_968_p1 : 5'd16);

assign select_ln117_467_fu_980_p3 = ((or_ln117_444_reg_1668[0:0] == 1'b1) ? select_ln117_466_fu_972_p3 : 5'd17);

assign select_ln117_468_fu_1038_p3 = ((or_ln117_445_fu_1033_p2[0:0] == 1'b1) ? select_ln117_467_reg_1681 : 5'd18);

assign select_ln117_469_fu_1050_p3 = ((or_ln117_446_reg_1686[0:0] == 1'b1) ? select_ln117_468_fu_1038_p3 : 5'd19);

assign select_ln117_470_fu_1061_p3 = ((or_ln117_447_fu_1045_p2[0:0] == 1'b1) ? select_ln117_469_fu_1050_p3 : 5'd20);

assign select_ln117_471_fu_1075_p3 = ((or_ln117_448_fu_1057_p2[0:0] == 1'b1) ? select_ln117_470_fu_1061_p3 : 5'd21);

assign select_ln117_472_fu_1087_p3 = ((or_ln117_449_fu_1069_p2[0:0] == 1'b1) ? select_ln117_471_fu_1075_p3 : 5'd22);

assign select_ln117_473_fu_1095_p3 = ((or_ln117_450_fu_1083_p2[0:0] == 1'b1) ? select_ln117_472_fu_1087_p3 : 5'd23);

assign select_ln117_474_fu_1142_p3 = ((or_ln117_451_fu_1137_p2[0:0] == 1'b1) ? select_ln117_473_reg_1718 : 5'd24);

assign select_ln117_475_fu_1154_p3 = ((or_ln117_452_reg_1723[0:0] == 1'b1) ? select_ln117_474_fu_1142_p3 : 5'd25);

assign select_ln117_476_fu_1165_p3 = ((or_ln117_453_fu_1149_p2[0:0] == 1'b1) ? select_ln117_475_fu_1154_p3 : 5'd26);

assign select_ln117_477_fu_1179_p3 = ((or_ln117_454_fu_1161_p2[0:0] == 1'b1) ? select_ln117_476_fu_1165_p3 : 5'd27);

assign select_ln117_478_fu_1193_p3 = ((or_ln117_455_fu_1173_p2[0:0] == 1'b1) ? select_ln117_477_fu_1179_p3 : 5'd28);

assign select_ln117_479_fu_1201_p3 = ((or_ln117_456_fu_1187_p2[0:0] == 1'b1) ? select_ln117_478_fu_1193_p3 : 5'd29);

assign select_ln117_fu_704_p3 = ((or_ln117_fu_686_p2[0:0] == 1'b1) ? zext_ln117_fu_696_p1 : 2'd2);

assign tmp_fu_1236_p63 = 'bx;

assign tmp_fu_1236_p64 = ((or_ln117_457_fu_1224_p2[0:0] == 1'b1) ? select_ln117_479_reg_1734 : 5'd30);

assign xor_ln104_224_fu_637_p2 = (icmp_ln86_465_reg_1384_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_225_fu_586_p2 = (icmp_ln86_466_reg_1392 ^ 1'd1);

assign xor_ln104_226_fu_647_p2 = (icmp_ln86_467_reg_1398_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_227_fu_760_p2 = (icmp_ln86_468_reg_1404_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_228_fu_605_p2 = (icmp_ln86_469_reg_1410 ^ 1'd1);

assign xor_ln104_229_fu_995_p2 = (icmp_ln86_470_reg_1416_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_230_fu_662_p2 = (icmp_ln86_471_reg_1422_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_231_fu_770_p2 = (icmp_ln86_472_reg_1428_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_232_fu_880_p2 = (icmp_ln86_473_reg_1434_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_233_fu_885_p2 = (icmp_ln86_474_reg_1440_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_234_fu_626_p2 = (icmp_ln86_475_reg_1446 ^ 1'd1);

assign xor_ln104_235_fu_1005_p2 = (icmp_ln86_476_reg_1452_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_236_fu_1109_p2 = (icmp_ln86_477_reg_1458_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_237_fu_1209_p2 = (icmp_ln86_478_reg_1464_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_576_p2 = (icmp_ln86_fu_396_p2 ^ 1'd1);

assign xor_ln117_fu_691_p2 = (1'd1 ^ and_ln102_456_reg_1577);

assign zext_ln117_51_fu_726_p1 = select_ln117_453_fu_718_p3;

assign zext_ln117_52_fu_827_p1 = select_ln117_457_fu_820_p3;

assign zext_ln117_53_fu_968_p1 = select_ln117_465_fu_960_p3;

assign zext_ln117_fu_696_p1 = xor_ln117_fu_691_p2;

endmodule //conifer_jettag_accelerator_decision_function_18
