library ieee;
use ieee.std_logic_1164.all;
        
entity odd is 
   generic (n: integer range 0 to 31 :=16 ) ;
   port (data : in std_logic_vector (n-1 downto 0);
            res: out std_logic);
end;

architecture parity of odd is
signal par : std_logic:= '0';
begin
process (data)
begin
for i in n-1 downto 0 loop
par <= par xor data (i);
end loop;
end process;
res<=par;
end;
