$date
	Thu Aug  4 08:58:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_fulladd $end
$var wire 1 ! c_out $end
$var wire 4 " sum [3:0] $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % c_in $end
$var integer 32 & i [31:0] $end
$scope module fa0 $end
$var wire 4 ' a [3:0] $end
$var wire 4 ( b [3:0] $end
$var wire 1 ) c_in $end
$var reg 1 * c_out $end
$var reg 4 + sum [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
0*
0)
b0 (
b0 '
b0 &
0%
b0 $
b0 #
b0 "
0!
$end
#10
b110 +
b110 "
1%
1)
b1 $
b1 (
b100 #
b100 '
b1 &
#20
1*
1!
b1 +
b1 "
b1101 $
b1101 (
b11 #
b11 '
b10 &
#30
0*
0!
b1000 +
b1000 "
b10 $
b10 (
b101 #
b101 '
b11 &
#40
1*
1!
b100 +
b100 "
b110 $
b110 (
b1101 #
b1101 '
b100 &
#50
b1010 +
b1010 "
b1100 $
b1100 (
b101 &
