;redcode
;assert 1
	SPL 0, <92
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN <-147, -100
	DJN <-127, <-100
	SLT 20, @12
	ADD -207, <-126
	SUB -207, <-126
	MOV -7, <-29
	ADD -207, <-126
	ADD -207, <-126
	MOV 10, 1
	ADD -207, <-126
	MOV -7, <-25
	CMP 702, 10
	MOV -7, <-25
	SLT 290, @0
	DJN <-127, 100
	JMZ 270, 60
	DJN -7, @-25
	ADD #30, 9
	MOV @-127, 100
	SUB -207, <-126
	MOV -7, <-25
	SUB -207, <-126
	ADD @127, 106
	MOV -207, <-126
	ADD 10, 1
	ADD 10, 1
	DJN <-127, 100
	ADD -207, <-126
	CMP @0, @2
	ADD 270, 62
	DJN <-127, 100
	DJN <-127, 100
	DJN <-127, 100
	DJN <-127, 100
	SLT 290, @0
	JMP <-127, 100
	JMP <127, 106
	JMP <127, 106
	SLT @0, @2
	JMP <127, 106
	SPL 0, <92
	SUB -207, <-126
	DAT #300, #90
	SUB -207, <-126
	DAT #300, #90
	ADD #30, 9
